/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.53
Hash     : 4b7f724
Date     : May 13 2024
Type     : Engineering
Log Time   : Mon May 13 10:09:10 2024 GMT

INFO: Created design: GJC4. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/../dsp38_test.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: GJC4
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/analysis/GJC4_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/analysis/GJC4_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/analysis/GJC4_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v' to AST representation.
Generating RTLIL representation for module `\GJC4'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top GJC4' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC4

3.2. Analyzing design hierarchy..
Top module:  \GJC4
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "DSP38"
Dumping file port_info.json ...

End of script. Logfile hash: 159e58f377, CPU: user 0.03s system 0.01s, MEM: 16.38 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design GJC4 is analyzed
INFO: ANL: Top Modules: GJC4

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: GJC4
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/yosys -s GJC4.ys -l GJC4_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/yosys -s GJC4.ys -l GJC4_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `GJC4.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v' to AST representation.
Generating RTLIL representation for module `\GJC4'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC4

3.2. Analyzing design hierarchy..
Top module:  \GJC4
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \GJC4

4.17.2. Analyzing design hierarchy..
Top module:  \GJC4
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.28. Executing CHECK pass (checking for obvious problems).
Checking module GJC4...
Found and reported 0 problems.

4.29. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module GJC4:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.130. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.142. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.168. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.169. Executing ABC pass (technology mapping using ABC).

4.169.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.169.2. Extracting gate netlist of module `\GJC4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.175. Executing OPT_SHARE pass.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.179. Executing ABC pass (technology mapping using ABC).

4.179.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.179.2. Extracting gate netlist of module `\GJC4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.185. Executing OPT_SHARE pass.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\GJC4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\GJC4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.209. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing BMUXMAP pass.

4.239. Executing DEMUXMAP pass.

4.240. Executing SPLITNETS pass (splitting up multi-bit signals).

4.241. Executing ABC pass (technology mapping using ABC).

4.241.1. Extracting gate netlist of module `\GJC4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.255. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.257. Executing OPT_SHARE pass.

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.266. Executing OPT_SHARE pass.

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.271. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.272. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.273. Executing RS_DFFSR_CONV pass.

4.274. Printing statistics.

=== GJC4 ===

   Number of wires:                 37
   Number of wire bits:            733
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     DSP38                          12

4.275. Executing TECHMAP pass (map to technology primitives).

4.275.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.275.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.275.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~122 debug messages>

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.277. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.287. Executing OPT_SHARE pass.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.291. Executing TECHMAP pass (map to technology primitives).

4.291.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.291.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.292. Executing ABC pass (technology mapping using ABC).

4.292.1. Extracting gate netlist of module `\GJC4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC4.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC4'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC4.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing HIERARCHY pass (managing design hierarchy).

4.302.1. Analyzing design hierarchy..
Top module:  \GJC4

4.302.2. Analyzing design hierarchy..
Top module:  \GJC4
Removed 0 unused modules.

4.303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..

4.304. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.306. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on GJC4.clk[0].

4.307. Executing TECHMAP pass (map to technology primitives).

4.307.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.307.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.309. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port GJC4.a using rs__I_BUF.
Mapping port GJC4.acc_fir using rs__I_BUF.
Mapping port GJC4.b using rs__I_BUF.
Mapping port GJC4.clk using rs__I_BUF.
Mapping port GJC4.dly_b_mult using rs__O_BUF.
Mapping port GJC4.dly_b_mult_regin using rs__O_BUF.
Mapping port GJC4.dly_b_mult_regin_regout using rs__O_BUF.
Mapping port GJC4.dly_b_mult_regout using rs__O_BUF.
Mapping port GJC4.dly_b_multacc using rs__O_BUF.
Mapping port GJC4.dly_b_multacc_regin using rs__O_BUF.
Mapping port GJC4.dly_b_multacc_regin_regout using rs__O_BUF.
Mapping port GJC4.dly_b_multacc_regout using rs__O_BUF.
Mapping port GJC4.dly_b_multadd using rs__O_BUF.
Mapping port GJC4.dly_b_multadd_regin using rs__O_BUF.
Mapping port GJC4.dly_b_multadd_regin_regout using rs__O_BUF.
Mapping port GJC4.dly_b_multadd_regout using rs__O_BUF.
Mapping port GJC4.feedback using rs__I_BUF.
Mapping port GJC4.load_acc using rs__I_BUF.
Mapping port GJC4.reset using rs__I_BUF.
Mapping port GJC4.round using rs__I_BUF.
Mapping port GJC4.saturate_enable using rs__I_BUF.
Mapping port GJC4.shift_right using rs__I_BUF.
Mapping port GJC4.subtract using rs__I_BUF.
Mapping port GJC4.unsigned_a using rs__I_BUF.
Mapping port GJC4.unsigned_b using rs__I_BUF.
Mapping port GJC4.z_mult using rs__O_BUF.
Mapping port GJC4.z_mult_regin using rs__O_BUF.
Mapping port GJC4.z_mult_regin_regout using rs__O_BUF.
Mapping port GJC4.z_mult_regout using rs__O_BUF.
Mapping port GJC4.z_multacc using rs__O_BUF.
Mapping port GJC4.z_multacc_regin using rs__O_BUF.
Mapping port GJC4.z_multacc_regin_regout using rs__O_BUF.
Mapping port GJC4.z_multacc_regout using rs__O_BUF.
Mapping port GJC4.z_multadd using rs__O_BUF.
Mapping port GJC4.z_multadd_regin using rs__O_BUF.
Mapping port GJC4.z_multadd_regin_regout using rs__O_BUF.
Mapping port GJC4.z_multadd_regout using rs__O_BUF.

4.310. Executing TECHMAP pass (map to technology primitives).

4.310.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.310.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~739 debug messages>

4.311. Printing statistics.

=== GJC4 ===

   Number of wires:               2274
   Number of wire bits:           3666
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                746
     CLK_BUF                         1
     DSP38                          12
     I_BUF                          61
     O_BUF                         672

4.312. Executing TECHMAP pass (map to technology primitives).

4.312.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.312.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC4..
Removed 0 unused cells and 2199 unused wires.
<suppressed ~1 debug messages>

4.314. Executing SPLITNETS pass (splitting up multi-bit signals).

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \GJC4

4.315.2. Analyzing design hierarchy..
Top module:  \GJC4
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.316. Printing statistics.

=== GJC4 ===

   Number of wires:                 75
   Number of wire bits:           1467
   Number of public wires:          37
   Number of public wire bits:     733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                746
     CLK_BUF                         1
     DSP38                          12
     I_BUF                          61
     O_BUF                         672

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\GJC4'.

5.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

5.2. Executing RTLIL backend.
Output filename: design.rtlil

5.3. Executing SPLITNETS pass (splitting up multi-bit signals).

5.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_GJC4.
<suppressed ~1 debug messages>

5.5. Executing Verilog backend.
Dumping module `\GJC4'.

5.5.1. Executing BLIF backend.
Run Script

5.5.2. Executing Verilog backend.
Dumping module `\GJC4'.

5.5.2.1. Executing BLIF backend.

5.5.2.2. Executing Verilog backend.
Dumping module `\fabric_GJC4'.

5.5.2.2.1. Executing BLIF backend.

End of script. Logfile hash: 1f75f2eca6, CPU: user 12.33s system 0.06s, MEM: 32.83 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 1x design_edit (11 sec), 1% 44x read_verilog (0 sec), ...
INFO: SYN: Design GJC4 is synthesized
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././sim/co_sim_tb/co_sim_GJC4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: GJC4
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_GJC4 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././sim/co_sim_tb/co_sim_GJC4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/GJC4_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
 ... done, 0.03 seconds.
RUNNING FUNCTORS
 ... done, 0.07 seconds.
 -F cprop ...
 ... Iteration detected 61 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 2330 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 2330 dangling signals and 102 events.
 ... done
CALCULATING ISLANDS
 ... done, 0.01 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, STATISTICS
lex_string: add_count=8470 hit_count=53150
0.03 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2762be5ca" -f"/tmp/ivrlg762be5ca" -p"/tmp/ivrli762be5ca" |/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh762be5ca" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
***Reset Test is applied***
Data Matched: Actual output: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Netlist Output 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Time: 8000 
***Reset Test is ended***
Data Matched: Actual output: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Netlist Output 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Time: 10000 
Data Matched: Actual output: 0, 0, 0, 0, 5460544, 0, 0, 89729, 89729, 89729, 89729, 274831683584, 0, 5460544, 89729, 26462158848, 89729, 89729, 89729, 89729, 5460544, 89729, 89729, 89729, Netlist Output 0, 0, 0, 0, 5460544, 0, 0, 89729, 89729, 89729, 89729, 274831683584, 0, 5460544, 89729, 26462158848, 89729, 89729, 89729, 89729, 5460544, 89729, 89729, 89729, Time: 12000 
Data Matched: Actual output: 5460544, 0, 0, 271635102841, 791700, 271635102841, 5460544, 22509, 22509, 22509, 22509, 791700, 5460544, 791700, 22509, 271635102841, 22509, 22509, 22509, 22509, 791700, 22509, 22509, 22509, Netlist Output 5460544, 0, 0, 271635102841, 791700, 271635102841, 5460544, 22509, 22509, 22509, 22509, 791700, 5460544, 791700, 22509, 271635102841, 22509, 22509, 22509, 22509, 791700, 22509, 22509, 22509, Time: 14000 
Data Matched: Actual output: 791700, 5460544, 271635102841, 0, 7, 0, 791700, 169678, 169678, 169678, 169678, 7, 791700, 7, 169678, 0, 169678, 169678, 169678, 169678, 7, 169678, 169678, 169678, Netlist Output 791700, 5460544, 271635102841, 0, 7, 0, 791700, 169678, 169678, 169678, 169678, 7, 791700, 7, 169678, 0, 169678, 169678, 169678, 169678, 7, 169678, 169678, 169678, Time: 16000 
Data Matched: Actual output: 7, 791700, 0, 0, 264, 0, 7, 17834, 17834, 17834, 17834, 264, 7, 264, 17834, 0, 17834, 17834, 17834, 17834, 264, 17834, 17834, 17834, Netlist Output 7, 791700, 0, 0, 264, 0, 7, 17834, 17834, 17834, 17834, 264, 7, 264, 17834, 0, 17834, 17834, 17834, 17834, 264, 17834, 17834, 17834, Time: 18000 
Data Matched: Actual output: 264, 7, 0, 0, 4, 0, 264, 94927, 94927, 94927, 94927, 274877906943, 264, 274877906943, 94927, 0, 94927, 94927, 94927, 94927, 274877906943, 94927, 94927, 94927, Netlist Output 264, 7, 0, 0, 4, 0, 264, 94927, 94927, 94927, 94927, 274877906943, 264, 274877906943, 94927, 0, 94927, 94927, 94927, 94927, 274877906943, 94927, 94927, 94927, Time: 20000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 4, 264, 0, 0, 0, 0, 274877906943, 69099, 69099, 69099, 69099, 0, 4, 0, 69099, 0, 69099, 69099, 69099, 69099, 0, 69099, 69099, 69099, Netlist Output 4, 264, 0, 0, 0, 0, 274877906943, 69099, 69099, 69099, 69099, 0, 4, 0, 69099, 0, 69099, 69099, 69099, 69099, 0, 69099, 69099, 69099, Time: 22000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 4, 0, 0, 274877906943, 0, 0, 144186, 144186, 144186, 144186, 274877906943, 0, 274877906943, 144186, 0, 144186, 144186, 144186, 144186, 274877906943, 144186, 144186, 144186, Netlist Output 0, 4, 0, 0, 274877906943, 0, 0, 144186, 144186, 144186, 144186, 274877906943, 0, 274877906943, 144186, 0, 144186, 144186, 144186, 144186, 274877906943, 144186, 144186, 144186, Time: 24000 
Data Matched: Actual output: 274877906943, 0, 0, 0, 274877906943, 0, 274877906943, 22175, 22175, 22175, 22175, 274877906935, 274877906943, 274877906943, 22175, 2077708800, 22175, 22175, 22175, 22175, 274877906943, 22175, 22175, 22175, Netlist Output 274877906943, 0, 0, 0, 274877906943, 0, 274877906943, 22175, 22175, 22175, 22175, 274877906935, 274877906943, 274877906943, 22175, 2077708800, 22175, 22175, 22175, 22175, 274877906943, 22175, 22175, 22175, Time: 26000 
Data Matched: Actual output: 0, 274877906943, 0, 0, 0, 0, 274877906943, 257480, 257480, 257480, 257480, 0, 0, 0, 257480, 0, 257480, 257480, 257480, 257480, 0, 257480, 257480, 257480, Netlist Output 0, 274877906943, 0, 0, 0, 0, 274877906943, 257480, 257480, 257480, 257480, 0, 0, 0, 257480, 0, 257480, 257480, 257480, 257480, 0, 257480, 257480, 257480, Time: 28000 
Data Matched: Actual output: 0, 0, 0, 0, 274877735095, 0, 0, 153947, 153947, 153947, 153947, 206158430208, 0, 206158430208, 153947, 0, 153947, 153947, 153947, 153947, 206158430208, 153947, 153947, 153947, Netlist Output 0, 0, 0, 0, 274877735095, 0, 0, 153947, 153947, 153947, 153947, 206158430208, 0, 206158430208, 153947, 0, 153947, 153947, 153947, 153947, 206158430208, 153947, 153947, 153947, Time: 30000 
Data Matched: Actual output: 274877735095, 0, 0, 22754167296, 0, 22754167296, 206158430208, 242851, 242851, 242851, 242851, 6, 274877735095, 6, 242851, 22754167296, 242851, 242851, 242851, 242851, 6, 242851, 242851, 242851, Netlist Output 274877735095, 0, 0, 22754167296, 0, 22754167296, 206158430208, 242851, 242851, 242851, 242851, 6, 274877735095, 6, 242851, 22754167296, 242851, 242851, 242851, 242851, 6, 242851, 242851, 242851, Time: 32000 
Data Matched: Actual output: 0, 274877735095, 22754167296, 0, 2955, 0, 6, 224474, 224474, 224474, 224474, 2955, 0, 2955, 224474, 0, 224474, 224474, 224474, 224474, 2955, 224474, 224474, 224474, Netlist Output 0, 274877735095, 22754167296, 0, 2955, 0, 6, 224474, 224474, 224474, 224474, 2955, 0, 2955, 224474, 0, 224474, 224474, 224474, 224474, 2955, 224474, 224474, 224474, Time: 34000 
Data Matched: Actual output: 2955, 0, 0, 0, 0, 0, 2955, 179354, 179354, 179354, 179354, 0, 2955, 0, 179354, 0, 179354, 179354, 179354, 179354, 0, 179354, 179354, 179354, Netlist Output 2955, 0, 0, 0, 0, 0, 2955, 179354, 179354, 179354, 179354, 0, 2955, 0, 179354, 0, 179354, 179354, 179354, 179354, 0, 179354, 179354, 179354, Time: 36000 
Data Matched: Actual output: 0, 2955, 0, 0, 274860158464, 0, 0, 49044, 49044, 49044, 49044, 274860158464, 0, 274860158464, 49044, 0, 49044, 49044, 49044, 49044, 274860158464, 49044, 49044, 49044, Netlist Output 0, 2955, 0, 0, 274860158464, 0, 0, 49044, 49044, 49044, 49044, 274860158464, 0, 274860158464, 49044, 0, 49044, 49044, 49044, 49044, 274860158464, 49044, 49044, 49044, Time: 38000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 55 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, 0, 0, 0, 0, 274860158464, 225685, 225685, 225685, 225685, 0, 0, 0, 225685, 0, 225685, 225685, 225685, 225685, 0, 225685, 225685, 225685, Netlist Output 0, 0, 0, 0, 0, 0, 274860158464, 225685, 225685, 225685, 225685, 0, 0, 0, 225685, 0, 225685, 225685, 225685, 225685, 0, 225685, 225685, 225685, Time: 40000 
Data Matched: Actual output: 0, 0, 0, 0, 264945795072, 0, 0, 254984, 254984, 254984, 254984, 273057955840, 0, 273057955840, 254984, 0, 254984, 254984, 254984, 254984, 273057955840, 254984, 254984, 254984, Netlist Output 0, 0, 0, 0, 264945795072, 0, 0, 254984, 254984, 254984, 254984, 273057955840, 0, 273057955840, 254984, 0, 254984, 254984, 254984, 254984, 273057955840, 254984, 254984, 254984, Time: 42000 
Data Matched: Actual output: 264945795072, 0, 0, 0, 272394878976, 0, 273057955840, 104890, 104890, 104890, 104890, 642, 264945795072, 642, 104890, 0, 104890, 104890, 104890, 104890, 642, 104890, 104890, 104890, Netlist Output 264945795072, 0, 0, 0, 272394878976, 0, 273057955840, 104890, 104890, 104890, 104890, 642, 264945795072, 642, 104890, 0, 104890, 104890, 104890, 104890, 642, 104890, 104890, 104890, Time: 44000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
Data Matched: Actual output: 272394878976, 264945795072, 0, 0, 264945795072, 0, 642, 99197, 99197, 99197, 99197, 255013683200, 272394878976, 255013683200, 99197, 0, 99197, 99197, 99197, 99197, 255013683200, 99197, 99197, 99197, Netlist Output 272394878976, 264945795072, 0, 0, 264945795072, 0, 642, 99197, 99197, 99197, 99197, 255013683200, 272394878976, 255013683200, 99197, 0, 99197, 99197, 99197, 99197, 255013683200, 99197, 99197, 99197, Time: 46000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 53 which is greater than 43 which serves no function
Data Matched: Actual output: 264945795072, 272394878976, 0, 25499500407, 137438953472, 25499500407, 255013683200, 96417, 96417, 96417, 96417, 137438953472, 264945795072, 137438953472, 96417, 25499500407, 96417, 96417, 96417, 96417, 137438953472, 96417, 96417, 96417, Netlist Output 264945795072, 272394878976, 0, 25499500407, 137438953472, 25499500407, 255013683200, 96417, 96417, 96417, 96417, 137438953472, 264945795072, 137438953472, 96417, 25499500407, 96417, 96417, 96417, 96417, 137438953472, 96417, 96417, 96417, Time: 48000 
Data Matched: Actual output: 137438953472, 264945795072, 25499500407, 0, 123480309760, 0, 137438953472, 190188, 190188, 190188, 190188, 123480309760, 137438953472, 123480309760, 190188, 0, 190188, 190188, 190188, 190188, 123480309760, 190188, 190188, 190188, Netlist Output 137438953472, 264945795072, 25499500407, 0, 123480309760, 0, 137438953472, 190188, 190188, 190188, 190188, 123480309760, 137438953472, 123480309760, 190188, 0, 190188, 190188, 190188, 190188, 123480309760, 190188, 190188, 190188, Time: 50000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 57 which is greater than 43 which serves no function
Data Matched: Actual output: 123480309760, 137438953472, 0, 84935186466, 822725632, 84935186466, 123480309760, 128141, 128141, 128141, 128141, 822725552, 123480309760, 822725552, 128141, 84935186466, 128141, 128141, 128141, 128141, 822725552, 128141, 128141, 128141, Netlist Output 123480309760, 137438953472, 0, 84935186466, 822725632, 84935186466, 123480309760, 128141, 128141, 128141, 128141, 822725552, 123480309760, 822725552, 128141, 84935186466, 128141, 128141, 128141, 128141, 822725552, 128141, 128141, 128141, Time: 52000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
Data Matched: Actual output: 822725632, 123480309760, 84935186466, 0, 274877906925, 0, 822725552, 175044, 175044, 175044, 175044, 274877906925, 822725632, 274877906925, 175044, 0, 175044, 175044, 175044, 175044, 274877906925, 175044, 175044, 175044, Netlist Output 822725632, 123480309760, 84935186466, 0, 274877906925, 0, 822725552, 175044, 175044, 175044, 175044, 274877906925, 822725632, 274877906925, 175044, 0, 175044, 175044, 175044, 175044, 274877906925, 175044, 175044, 175044, Time: 54000 
Data Matched: Actual output: 274877906925, 822725632, 0, 111589431696, 137438953472, 111589431696, 274877906925, 107748, 107748, 107748, 107748, 274768932890, 274877906925, 274768932890, 107748, 111589431696, 107748, 107748, 107748, 107748, 274768932890, 107748, 107748, 107748, Netlist Output 274877906925, 822725632, 0, 111589431696, 137438953472, 111589431696, 274877906925, 107748, 107748, 107748, 107748, 274768932890, 274877906925, 274768932890, 107748, 111589431696, 107748, 107748, 107748, 107748, 274768932890, 107748, 107748, 107748, Time: 56000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 137438953472, 274877906925, 111589431696, 1863239515, 274877608959, 1863239515, 274768932890, 22159, 22159, 22159, 22159, 274877608959, 137438953472, 274877608959, 22159, 1863239515, 22159, 22159, 22159, 22159, 274877608959, 22159, 22159, 22159, Netlist Output 137438953472, 274877906925, 111589431696, 1863239515, 274877608959, 1863239515, 274768932890, 22159, 22159, 22159, 22159, 274877608959, 137438953472, 274877608959, 22159, 1863239515, 22159, 22159, 22159, 22159, 274877608959, 22159, 22159, 22159, Time: 58000 
Data Matched: Actual output: 274877608959, 137438953472, 1863239515, 220307461510, 274877757952, 220307461510, 274877608959, 197901, 197901, 197901, 197901, 274877757952, 274877608959, 274877757952, 197901, 220307461510, 197901, 197901, 197901, 197901, 274877757952, 197901, 197901, 197901, Netlist Output 274877608959, 137438953472, 1863239515, 220307461510, 274877757952, 220307461510, 274877608959, 197901, 197901, 197901, 197901, 274877757952, 274877608959, 274877757952, 197901, 220307461510, 197901, 197901, 197901, 197901, 274877757952, 197901, 197901, 197901, Time: 60000 
Data Matched: Actual output: 0, 274877608959, 220307461510, 15631066026, 0, 15631066026, 274877757952, 195298, 195298, 195298, 195298, 274877906943, 0, 274877906943, 195298, 15631066026, 195298, 195298, 195298, 195298, 274877906943, 195298, 195298, 195298, Netlist Output 0, 274877608959, 220307461510, 15631066026, 0, 15631066026, 274877757952, 195298, 195298, 195298, 195298, 274877906943, 0, 274877906943, 195298, 15631066026, 195298, 195298, 195298, 195298, 274877906943, 195298, 195298, 195298, Time: 62000 
Data Matched: Actual output: 137438953472, 0, 15631066026, 274128966088, 274873139199, 274128966088, 274877906943, 230856, 230856, 230856, 230856, 274877906943, 137438953472, 274877906943, 230856, 274128966088, 230856, 230856, 230856, 230856, 274877906943, 230856, 230856, 230856, Netlist Output 137438953472, 0, 15631066026, 274128966088, 274873139199, 274128966088, 274877906943, 230856, 230856, 230856, 230856, 274877906943, 137438953472, 274877906943, 230856, 274128966088, 230856, 230856, 230856, 230856, 274877906943, 230856, 230856, 230856, Time: 64000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
Data Matched: Actual output: 274873139199, 137438953472, 274128966088, 14861670345, 176384, 14861670345, 274877906943, 185685, 185685, 185685, 185685, 176384, 274873139199, 176384, 185685, 157067042115, 185685, 185685, 185685, 185685, 176384, 185685, 185685, 185685, Netlist Output 274873139199, 137438953472, 274128966088, 14861670345, 176384, 14861670345, 274877906943, 185685, 185685, 185685, 185685, 176384, 274873139199, 176384, 185685, 157067042115, 185685, 185685, 185685, 185685, 176384, 185685, 185685, 185685, Time: 66000 
Data Matched: Actual output: 176384, 274873139199, 14861670345, 232707859315, 137438953471, 232707859315, 176384, 113627, 113627, 113627, 113627, 82363374, 176384, 82363374, 113627, 232707859315, 113627, 113627, 113627, 113627, 82363374, 113627, 113627, 113627, Netlist Output 176384, 274873139199, 14861670345, 232707859315, 137438953471, 232707859315, 176384, 113627, 113627, 113627, 113627, 82363374, 176384, 82363374, 113627, 232707859315, 113627, 113627, 113627, 113627, 82363374, 113627, 113627, 113627, Time: 68000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 48 which is greater than 43 which serves no function
Data Matched: Actual output: 137438953471, 176384, 232707859315, 0, 44095, 0, 82363374, 127592, 127592, 127592, 127592, 31228, 137438953471, 31228, 127592, 0, 127592, 127592, 127592, 127592, 31228, 127592, 127592, 127592, Netlist Output 137438953471, 176384, 232707859315, 0, 44095, 0, 82363374, 127592, 127592, 127592, 127592, 31228, 137438953471, 31228, 127592, 0, 127592, 127592, 127592, 127592, 31228, 127592, 127592, 127592, Time: 70000 
Data Matched: Actual output: 44095, 137438953471, 0, 0, 22048, 0, 31228, 160057, 160057, 160057, 160057, 2430, 44095, 2430, 160057, 0, 160057, 160057, 160057, 160057, 2430, 160057, 160057, 160057, Netlist Output 44095, 137438953471, 0, 0, 22048, 0, 31228, 160057, 160057, 160057, 160057, 2430, 44095, 2430, 160057, 0, 160057, 160057, 160057, 160057, 2430, 160057, 160057, 160057, Time: 72000 
Data Matched: Actual output: 22048, 44095, 0, 0, 38856032256, 0, 2430, 248613, 248613, 248613, 248613, 38856032256, 22048, 38856032256, 248613, 0, 248613, 248613, 248613, 248613, 38856032256, 248613, 248613, 248613, Netlist Output 22048, 44095, 0, 0, 38856032256, 0, 2430, 248613, 248613, 248613, 248613, 38856032256, 22048, 38856032256, 248613, 0, 248613, 248613, 248613, 248613, 38856032256, 248613, 248613, 248613, Time: 74000 
Data Matched: Actual output: 38856032256, 22048, 0, 0, 98593, 0, 38856032256, 52894, 52894, 52894, 52894, 16527216, 38856032256, 16527216, 52894, 0, 52894, 52894, 52894, 52894, 16527216, 52894, 52894, 52894, Netlist Output 38856032256, 22048, 0, 0, 98593, 0, 38856032256, 52894, 52894, 52894, 52894, 16527216, 38856032256, 16527216, 52894, 0, 52894, 52894, 52894, 52894, 16527216, 52894, 52894, 52894, Time: 76000 
Data Matched: Actual output: 98593, 38856032256, 0, 0, 0, 0, 16527216, 252574, 252574, 252574, 252574, 0, 98593, 0, 252574, 216943493120, 252574, 252574, 252574, 252574, 0, 252574, 252574, 252574, Netlist Output 98593, 38856032256, 0, 0, 0, 0, 16527216, 252574, 252574, 252574, 252574, 0, 98593, 0, 252574, 216943493120, 252574, 252574, 252574, 252574, 0, 252574, 252574, 252574, Time: 78000 
Data Matched: Actual output: 0, 98593, 0, 257212740448, 274877876303, 257212740448, 0, 96493, 96493, 96493, 96493, 274877808915, 0, 274877808915, 96493, 257212740448, 96493, 96493, 96493, 96493, 274877808915, 96493, 96493, 96493, Netlist Output 0, 98593, 0, 257212740448, 274877876303, 257212740448, 0, 96493, 96493, 96493, 96493, 274877808915, 0, 274877808915, 96493, 257212740448, 96493, 96493, 96493, 96493, 274877808915, 96493, 96493, 96493, Time: 80000 
Data Matched: Actual output: 274877876303, 0, 257212740448, 0, 0, 0, 274877808915, 219012, 219012, 219012, 219012, 274877906776, 274877876303, 274877906776, 219012, 0, 219012, 219012, 219012, 219012, 274877906776, 219012, 219012, 219012, Netlist Output 274877876303, 0, 257212740448, 0, 0, 0, 274877808915, 219012, 219012, 219012, 219012, 274877906776, 274877876303, 274877906776, 219012, 0, 219012, 219012, 219012, 219012, 274877906776, 219012, 219012, 219012, Time: 82000 
Data Matched: Actual output: 0, 274877876303, 0, 264538554368, 274877906943, 264538554368, 274877906776, 45076, 45076, 45076, 45076, 274877906943, 0, 274877906943, 45076, 257153302528, 45076, 45076, 45076, 45076, 274877906943, 45076, 45076, 45076, Netlist Output 0, 274877876303, 0, 264538554368, 274877906943, 264538554368, 274877906776, 45076, 45076, 45076, 45076, 274877906943, 0, 274877906943, 45076, 257153302528, 45076, 45076, 45076, 45076, 274877906943, 45076, 45076, 45076, Time: 84000 
Data Matched: Actual output: 274877906943, 0, 264538554368, 247416290004, 0, 247416290004, 274877906943, 112391, 112391, 112391, 112391, 0, 274877906943, 0, 112391, 247416290004, 112391, 112391, 112391, 112391, 0, 112391, 112391, 112391, Netlist Output 274877906943, 0, 264538554368, 247416290004, 0, 247416290004, 274877906943, 112391, 112391, 112391, 112391, 0, 274877906943, 0, 112391, 247416290004, 112391, 112391, 112391, 112391, 0, 112391, 112391, 112391, Time: 86000 
Data Matched: Actual output: 0, 274877906943, 247416290004, 0, 26189, 0, 0, 226015, 226015, 226015, 226015, 235434496, 0, 235434496, 226015, 0, 226015, 226015, 226015, 226015, 235434496, 226015, 226015, 226015, Netlist Output 0, 274877906943, 247416290004, 0, 26189, 0, 0, 226015, 226015, 226015, 226015, 235434496, 0, 235434496, 226015, 0, 226015, 226015, 226015, 226015, 235434496, 226015, 226015, 226015, Time: 88000 
Data Matched: Actual output: 26189, 0, 0, 2358026841, 0, 2358026841, 235434496, 25059, 25059, 25059, 25059, 0, 26189, 0, 25059, 2358026841, 25059, 25059, 25059, 25059, 0, 25059, 25059, 25059, Netlist Output 26189, 0, 0, 2358026841, 0, 2358026841, 235434496, 25059, 25059, 25059, 25059, 0, 26189, 0, 25059, 2358026841, 25059, 25059, 25059, 25059, 0, 25059, 25059, 25059, Time: 90000 
Data Matched: Actual output: 0, 26189, 2358026841, 0, 0, 0, 0, 235216, 235216, 235216, 235216, 1, 0, 1, 235216, 0, 235216, 235216, 235216, 235216, 1, 235216, 235216, 235216, Netlist Output 0, 26189, 2358026841, 0, 0, 0, 0, 235216, 235216, 235216, 235216, 1, 0, 1, 235216, 0, 235216, 235216, 235216, 235216, 1, 235216, 235216, 235216, Time: 92000 
Data Matched: Actual output: 0, 0, 0, 44808725117, 2205516, 44808725117, 1, 84421, 84421, 84421, 84421, 3572970, 0, 2205516, 84421, 44808725117, 84421, 84421, 84421, 84421, 2205516, 84421, 84421, 84421, Netlist Output 0, 0, 0, 44808725117, 2205516, 44808725117, 1, 84421, 84421, 84421, 84421, 3572970, 0, 2205516, 84421, 44808725117, 84421, 84421, 84421, 84421, 2205516, 84421, 84421, 84421, Time: 94000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
Data Matched: Actual output: 2205516, 0, 44808725117, 110086257288, 2849321864, 110086257288, 2205516, 193207, 193207, 193207, 193207, 4569419634, 2205516, 2849321864, 193207, 110086257288, 193207, 193207, 193207, 193207, 2849321864, 193207, 193207, 193207, Netlist Output 2205516, 0, 44808725117, 110086257288, 2849321864, 110086257288, 2205516, 193207, 193207, 193207, 193207, 4569419634, 2205516, 2849321864, 193207, 110086257288, 193207, 193207, 193207, 193207, 2849321864, 193207, 193207, 193207, Time: 96000 
Data Matched: Actual output: 2849321864, 2205516, 110086257288, 0, 182356599345, 0, 2849321864, 35803, 35803, 35803, 35803, 4972576, 2849321864, 4972576, 35803, 0, 35803, 35803, 35803, 35803, 4972576, 35803, 35803, 35803, Netlist Output 2849321864, 2205516, 110086257288, 0, 182356599345, 0, 2849321864, 35803, 35803, 35803, 35803, 4972576, 2849321864, 4972576, 35803, 0, 35803, 35803, 35803, 35803, 4972576, 35803, 35803, 35803, Time: 98000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 182356599345, 2849321864, 0, 0, 21, 0, 4972576, 95983, 95983, 95983, 95983, 274164924416, 182356599345, 274164924416, 95983, 0, 95983, 95983, 95983, 95983, 274164924416, 95983, 95983, 95983, Netlist Output 182356599345, 2849321864, 0, 0, 21, 0, 4972576, 95983, 95983, 95983, 95983, 274164924416, 182356599345, 274164924416, 95983, 0, 95983, 95983, 95983, 95983, 274164924416, 95983, 95983, 95983, Time: 100000 
Data Matched: Actual output: 21, 182356599345, 0, 0, 91178299672, 0, 274164924416, 71022, 71022, 71022, 71022, 137438953471, 21, 137438953471, 71022, 0, 71022, 71022, 71022, 71022, 137438953471, 71022, 71022, 71022, Netlist Output 21, 182356599345, 0, 0, 91178299672, 0, 274164924416, 71022, 71022, 71022, 71022, 137438953471, 21, 137438953471, 71022, 0, 71022, 71022, 71022, 71022, 137438953471, 71022, 71022, 71022, Time: 102000 
Data Matched: Actual output: 91178299672, 21, 0, 0, 7, 0, 137438953471, 150844, 150844, 150844, 150844, 7, 91178299672, 7, 150844, 0, 150844, 150844, 150844, 150844, 7, 150844, 150844, 150844, Netlist Output 91178299672, 21, 0, 0, 7, 0, 137438953471, 150844, 150844, 150844, 150844, 7, 91178299672, 7, 150844, 0, 150844, 150844, 150844, 150844, 7, 150844, 150844, 150844, Time: 104000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 49 which is greater than 43 which serves no function
Data Matched: Actual output: 7, 91178299672, 0, 0, 488328, 0, 7, 15031, 15031, 15031, 15031, 168862679040, 7, 168862679040, 15031, 0, 15031, 15031, 15031, 15031, 168862679040, 15031, 15031, 15031, Netlist Output 7, 91178299672, 0, 0, 488328, 0, 7, 15031, 15031, 15031, 15031, 168862679040, 7, 168862679040, 15031, 0, 15031, 15031, 15031, 15031, 168862679040, 15031, 15031, 15031, Time: 106000 
Data Matched: Actual output: 488328, 7, 0, 0, 204883361792, 0, 168862679040, 201, 201, 201, 201, 204883361792, 488328, 204883361792, 201, 0, 201, 201, 201, 201, 204883361792, 201, 201, 201, Netlist Output 488328, 7, 0, 0, 204883361792, 0, 168862679040, 201, 201, 201, 201, 204883361792, 488328, 204883361792, 201, 0, 201, 201, 201, 201, 204883361792, 201, 201, 201, Time: 108000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 56 which is greater than 43 which serves no function
Data Matched: Actual output: 204883361792, 488328, 0, 0, 0, 0, 204883361792, 24144, 24144, 24144, 24144, 274877906939, 204883361792, 274877906939, 24144, 0, 24144, 24144, 24144, 24144, 274877906939, 24144, 24144, 24144, Netlist Output 204883361792, 488328, 0, 0, 0, 0, 204883361792, 24144, 24144, 24144, 24144, 274877906939, 204883361792, 274877906939, 24144, 0, 24144, 24144, 24144, 24144, 274877906939, 24144, 24144, 24144, Time: 110000 
Data Matched: Actual output: 0, 204883361792, 0, 0, 216927744, 0, 274877906939, 234611, 234611, 234611, 234611, 216927744, 0, 216927744, 234611, 0, 234611, 234611, 234611, 234611, 216927744, 234611, 234611, 234611, Netlist Output 0, 204883361792, 0, 0, 216927744, 0, 274877906939, 234611, 234611, 234611, 234611, 216927744, 0, 216927744, 234611, 0, 234611, 234611, 234611, 234611, 216927744, 234611, 234611, 234611, Time: 112000 
Data Matched: Actual output: 216927744, 0, 0, 0, 423687, 0, 216927744, 168706, 168706, 168706, 168706, 6388, 216927744, 6388, 168706, 0, 168706, 168706, 168706, 168706, 6388, 168706, 168706, 168706, Netlist Output 216927744, 0, 0, 0, 423687, 0, 216927744, 168706, 168706, 168706, 168706, 6388, 216927744, 6388, 168706, 0, 168706, 168706, 168706, 168706, 6388, 168706, 168706, 168706, Time: 114000 
Data Matched: Actual output: 423687, 216927744, 0, 0, 145, 0, 6388, 175093, 175093, 175093, 175093, 12587515, 423687, 145, 175093, 223320037072, 175093, 175093, 175093, 175093, 145, 175093, 175093, 175093, Netlist Output 423687, 216927744, 0, 0, 145, 0, 6388, 175093, 175093, 175093, 175093, 12587515, 423687, 145, 175093, 223320037072, 175093, 175093, 175093, 175093, 145, 175093, 175093, 175093, Time: 116000 
Data Matched: Actual output: 145, 423687, 0, 17524233216, 267399, 17524233216, 145, 208320, 208320, 208320, 208320, 267399, 145, 267399, 208320, 17524233216, 208320, 208320, 208320, 208320, 267399, 208320, 208320, 208320, Netlist Output 145, 423687, 0, 17524233216, 267399, 17524233216, 145, 208320, 208320, 208320, 208320, 267399, 145, 267399, 208320, 17524233216, 208320, 208320, 208320, 208320, 267399, 208320, 208320, 208320, Time: 118000 
Data Matched: Actual output: 267399, 145, 17524233216, 0, 0, 0, 267399, 40094, 40094, 40094, 40094, 0, 267399, 0, 40094, 0, 40094, 40094, 40094, 40094, 0, 40094, 40094, 40094, Netlist Output 267399, 145, 17524233216, 0, 0, 0, 267399, 40094, 40094, 40094, 40094, 0, 267399, 0, 40094, 0, 40094, 40094, 40094, 40094, 0, 40094, 40094, 40094, Time: 120000 
Data Matched: Actual output: 0, 267399, 0, 17621271408, 0, 17621271408, 0, 95848, 95848, 95848, 95848, 16, 0, 16, 95848, 17621271408, 95848, 95848, 95848, 95848, 16, 95848, 95848, 95848, Netlist Output 0, 267399, 0, 17621271408, 0, 17621271408, 0, 95848, 95848, 95848, 95848, 16, 0, 16, 95848, 17621271408, 95848, 95848, 95848, 95848, 16, 95848, 95848, 95848, Time: 122000 
Data Matched: Actual output: 0, 0, 17621271408, 0, 12428, 0, 16, 173965, 173965, 173965, 173965, 107651661824, 0, 107651661824, 173965, 0, 173965, 173965, 173965, 173965, 107651661824, 173965, 173965, 173965, Netlist Output 0, 0, 17621271408, 0, 12428, 0, 16, 173965, 173965, 173965, 173965, 107651661824, 0, 107651661824, 173965, 0, 173965, 173965, 173965, 173965, 107651661824, 173965, 173965, 173965, Time: 124000 
Data Matched: Actual output: 12428, 0, 0, 0, 93131374592, 0, 107651661824, 148316, 148316, 148316, 148316, 93131374592, 12428, 93131374592, 148316, 0, 148316, 148316, 148316, 148316, 93131374592, 148316, 148316, 148316, Netlist Output 12428, 0, 0, 0, 93131374592, 0, 107651661824, 148316, 148316, 148316, 148316, 93131374592, 12428, 93131374592, 148316, 0, 148316, 148316, 148316, 148316, 93131374592, 148316, 148316, 148316, Time: 126000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
Data Matched: Actual output: 93131374592, 12428, 0, 748265595, 1, 748265595, 93131374592, 196035, 196035, 196035, 196035, 1, 93131374592, 1, 196035, 748265595, 196035, 196035, 196035, 196035, 1, 196035, 196035, 196035, Netlist Output 93131374592, 12428, 0, 748265595, 1, 748265595, 93131374592, 196035, 196035, 196035, 196035, 1, 93131374592, 1, 196035, 748265595, 196035, 196035, 196035, 196035, 1, 196035, 196035, 196035, Time: 128000 
Data Matched: Actual output: 1, 93131374592, 748265595, 223792245317, 44402, 223792245317, 1, 101803, 101803, 101803, 101803, 44022, 1, 44022, 101803, 223792245317, 101803, 101803, 101803, 101803, 44022, 101803, 101803, 101803, Netlist Output 1, 93131374592, 748265595, 223792245317, 44402, 223792245317, 1, 101803, 101803, 101803, 101803, 44022, 1, 44022, 101803, 223792245317, 101803, 101803, 101803, 101803, 44022, 101803, 101803, 101803, Time: 130000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 44402, 1, 223792245317, 220698195864, 1, 220698195864, 44022, 191510, 191510, 191510, 191510, 1, 44402, 1, 191510, 220698195864, 191510, 191510, 191510, 191510, 1, 191510, 191510, 191510, Netlist Output 44402, 1, 223792245317, 220698195864, 1, 220698195864, 44022, 191510, 191510, 191510, 191510, 1, 44402, 1, 191510, 220698195864, 191510, 191510, 191510, 191510, 1, 191510, 191510, 191510, Time: 132000 
Data Matched: Actual output: 1, 44402, 220698195864, 274808716843, 274877906943, 274808716843, 1, 205291, 205291, 205291, 205291, 274877906943, 1, 274877906943, 205291, 274808716843, 205291, 205291, 205291, 205291, 274877906943, 205291, 205291, 205291, Netlist Output 1, 44402, 220698195864, 274808716843, 274877906943, 274808716843, 1, 205291, 205291, 205291, 205291, 274877906943, 1, 274877906943, 205291, 274808716843, 205291, 205291, 205291, 205291, 274877906943, 205291, 205291, 205291, Time: 134000 
Data Matched: Actual output: 274877906943, 1, 274808716843, 540304359, 32977, 540304359, 274877906943, 1239, 1239, 1239, 1239, 32977, 274877906943, 32977, 1239, 540304359, 1239, 1239, 1239, 1239, 32977, 1239, 1239, 1239, Netlist Output 274877906943, 1, 274808716843, 540304359, 32977, 540304359, 274877906943, 1239, 1239, 1239, 1239, 32977, 274877906943, 32977, 1239, 540304359, 1239, 1239, 1239, 1239, 32977, 1239, 1239, 1239, Time: 136000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 62 which is greater than 43 which serves no function
Data Matched: Actual output: 32977, 274877906943, 540304359, 0, 0, 0, 32977, 144899, 144899, 144899, 144899, 274877906943, 32977, 274877906943, 144899, 0, 144899, 144899, 144899, 144899, 274877906943, 144899, 144899, 144899, Netlist Output 32977, 274877906943, 540304359, 0, 0, 0, 32977, 144899, 144899, 144899, 144899, 274877906943, 32977, 274877906943, 144899, 0, 144899, 144899, 144899, 144899, 274877906943, 144899, 144899, 144899, Time: 138000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 59 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 32977, 0, 3461259570, 160, 3461259570, 274877906943, 12030, 12030, 12030, 12030, 160, 0, 160, 12030, 273797540764, 12030, 12030, 12030, 12030, 160, 12030, 12030, 12030, Netlist Output 0, 32977, 0, 3461259570, 160, 3461259570, 274877906943, 12030, 12030, 12030, 12030, 160, 0, 160, 12030, 273797540764, 12030, 12030, 12030, 12030, 160, 12030, 12030, 12030, Time: 140000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 52 which is greater than 43 which serves no function
Data Matched: Actual output: 160, 0, 3461259570, 0, 894976, 0, 160, 4299, 4299, 4299, 4299, 894976, 160, 894976, 4299, 0, 4299, 4299, 4299, 4299, 894976, 4299, 4299, 4299, Netlist Output 160, 0, 3461259570, 0, 894976, 0, 160, 4299, 4299, 4299, 4299, 894976, 160, 894976, 4299, 0, 4299, 4299, 4299, 4299, 894976, 4299, 4299, 4299, Time: 142000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
Data Matched: Actual output: 894976, 160, 0, 14308428392, 218, 14308428392, 894976, 52028, 52028, 52028, 52028, 218, 894976, 218, 52028, 14308428392, 52028, 52028, 52028, 52028, 218, 52028, 52028, 52028, Netlist Output 894976, 160, 0, 14308428392, 218, 14308428392, 894976, 52028, 52028, 52028, 52028, 218, 894976, 218, 52028, 14308428392, 52028, 52028, 52028, 52028, 218, 52028, 52028, 52028, Time: 144000 
Data Matched: Actual output: 218, 894976, 14308428392, 100377099512, 274877906943, 100377099512, 218, 105121, 105121, 105121, 105121, 274877906943, 218, 274877906943, 105121, 100377099512, 105121, 105121, 105121, 105121, 274877906943, 105121, 105121, 105121, Netlist Output 218, 894976, 14308428392, 100377099512, 274877906943, 100377099512, 218, 105121, 105121, 105121, 105121, 274877906943, 218, 274877906943, 105121, 100377099512, 105121, 105121, 105121, 105121, 274877906943, 105121, 105121, 105121, Time: 146000 
Data Matched: Actual output: 274877906943, 218, 100377099512, 0, 12253063, 0, 274877906943, 57100, 57100, 57100, 57100, 126, 274877906943, 126, 57100, 0, 57100, 57100, 57100, 57100, 126, 57100, 57100, 57100, Netlist Output 274877906943, 218, 100377099512, 0, 12253063, 0, 274877906943, 57100, 57100, 57100, 57100, 126, 274877906943, 126, 57100, 0, 57100, 57100, 57100, 57100, 126, 57100, 57100, 57100, Time: 148000 
Data Matched: Actual output: 12253063, 274877906943, 0, 0, 61037, 0, 126, 4216, 4216, 4216, 4216, 61037, 12253063, 61037, 4216, 0, 4216, 4216, 4216, 4216, 61037, 4216, 4216, 4216, Netlist Output 12253063, 274877906943, 0, 0, 61037, 0, 126, 4216, 4216, 4216, 4216, 61037, 12253063, 61037, 4216, 0, 4216, 4216, 4216, 4216, 61037, 4216, 4216, 4216, Time: 150000 
Data Matched: Actual output: 61037, 12253063, 0, 0, 0, 0, 61037, 139975, 139975, 139975, 139975, 274877906943, 61037, 0, 139975, 212389929472, 139975, 139975, 139975, 139975, 0, 139975, 139975, 139975, Netlist Output 61037, 12253063, 0, 0, 0, 0, 61037, 139975, 139975, 139975, 139975, 274877906943, 61037, 0, 139975, 212389929472, 139975, 139975, 139975, 139975, 0, 139975, 139975, 139975, Time: 152000 
Data Matched: Actual output: 0, 61037, 0, 0, 0, 0, 0, 39587, 39587, 39587, 39587, 274854482944, 0, 274854482944, 39587, 0, 39587, 39587, 39587, 39587, 274854482944, 39587, 39587, 39587, Netlist Output 0, 61037, 0, 0, 0, 0, 0, 39587, 39587, 39587, 39587, 274854482944, 0, 274854482944, 39587, 0, 39587, 39587, 39587, 39587, 274854482944, 39587, 39587, 39587, Time: 154000 
Data Matched: Actual output: 0, 0, 0, 40160503296, 274740228895, 40160503296, 274854482944, 78517, 78517, 78517, 78517, 274740560752, 0, 274740228895, 78517, 271541248512, 78517, 78517, 78517, 78517, 274740228895, 78517, 78517, 78517, Netlist Output 0, 0, 0, 40160503296, 274740228895, 40160503296, 274854482944, 78517, 78517, 78517, 78517, 274740560752, 0, 274740228895, 78517, 271541248512, 78517, 78517, 78517, 78517, 274740228895, 78517, 78517, 78517, Time: 156000 
Data Matched: Actual output: 274740228895, 0, 40160503296, 13699585134, 274877906942, 13699585134, 274740228895, 190534, 190534, 190534, 190534, 274877906942, 274740228895, 274877906942, 190534, 13699585134, 190534, 190534, 190534, 190534, 274877906942, 190534, 190534, 190534, Netlist Output 274740228895, 0, 40160503296, 13699585134, 274877906942, 13699585134, 274740228895, 190534, 190534, 190534, 190534, 274877906942, 274740228895, 274877906942, 190534, 13699585134, 190534, 190534, 190534, 190534, 274877906942, 190534, 190534, 190534, Time: 158000 
Data Matched: Actual output: 274877906942, 274740228895, 13699585134, 0, 273165458802, 0, 274877906942, 41429, 41429, 41429, 41429, 137438953471, 274877906942, 137438953471, 41429, 0, 41429, 41429, 41429, 41429, 137438953471, 41429, 41429, 41429, Netlist Output 274877906942, 274740228895, 13699585134, 0, 273165458802, 0, 274877906942, 41429, 41429, 41429, 41429, 137438953471, 274877906942, 137438953471, 41429, 0, 41429, 41429, 41429, 41429, 137438953471, 41429, 41429, 41429, Time: 160000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 53 which is greater than 43 which serves no function
Data Matched: Actual output: 273165458802, 274877906942, 0, 0, 274877906943, 0, 137438953471, 187205, 187205, 187205, 187205, 239, 273165458802, 239, 187205, 0, 187205, 187205, 187205, 187205, 239, 187205, 187205, 187205, Netlist Output 273165458802, 274877906942, 0, 0, 274877906943, 0, 137438953471, 187205, 187205, 187205, 187205, 239, 273165458802, 239, 187205, 0, 187205, 187205, 187205, 187205, 239, 187205, 187205, 187205, Time: 162000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
Data Matched: Actual output: 274877906943, 273165458802, 0, 265948195972, 274877070788, 265948195972, 239, 204463, 204463, 204463, 204463, 274877361918, 274877906943, 274877361918, 204463, 265948195972, 204463, 204463, 204463, 204463, 274877361918, 204463, 204463, 204463, Netlist Output 274877906943, 273165458802, 0, 265948195972, 274877070788, 265948195972, 239, 204463, 204463, 204463, 204463, 274877361918, 274877906943, 274877361918, 204463, 265948195972, 204463, 204463, 204463, 204463, 274877361918, 204463, 204463, 204463, Time: 164000 
Data Matched: Actual output: 274877070788, 274877906943, 265948195972, 4364827668, 0, 4364827668, 274877361918, 72378, 72378, 72378, 72378, 0, 274877070788, 0, 72378, 4364827668, 72378, 72378, 72378, 72378, 0, 72378, 72378, 72378, Netlist Output 274877070788, 274877906943, 265948195972, 4364827668, 0, 4364827668, 274877361918, 72378, 72378, 72378, 72378, 0, 274877070788, 0, 72378, 4364827668, 72378, 72378, 72378, 72378, 0, 72378, 72378, 72378, Time: 166000 
Data Matched: Actual output: 0, 274877070788, 4364827668, 0, 3557, 0, 0, 39104, 39104, 39104, 39104, 3557, 0, 3557, 39104, 0, 39104, 39104, 39104, 39104, 3557, 39104, 39104, 39104, Netlist Output 0, 274877070788, 4364827668, 0, 3557, 0, 0, 39104, 39104, 39104, 39104, 3557, 0, 3557, 39104, 0, 39104, 39104, 39104, 39104, 3557, 39104, 39104, 39104, Time: 168000 
Data Matched: Actual output: 3557, 0, 0, 196221806509, 274877906943, 196221806509, 3557, 180117, 180117, 180117, 180117, 274877906943, 3557, 274877906943, 180117, 196221806509, 180117, 180117, 180117, 180117, 274877906943, 180117, 180117, 180117, Netlist Output 3557, 0, 0, 196221806509, 274877906943, 196221806509, 3557, 180117, 180117, 180117, 180117, 274877906943, 3557, 274877906943, 180117, 196221806509, 180117, 180117, 180117, 180117, 274877906943, 180117, 180117, 180117, Time: 170000 
Data Matched: Actual output: 274877906943, 3557, 196221806509, 0, 274877906943, 0, 274877906943, 153282, 153282, 153282, 153282, 274877906943, 274877906943, 274877906943, 153282, 0, 153282, 153282, 153282, 153282, 274877906943, 153282, 153282, 153282, Netlist Output 274877906943, 3557, 196221806509, 0, 274877906943, 0, 274877906943, 153282, 153282, 153282, 153282, 274877906943, 274877906943, 274877906943, 153282, 0, 153282, 153282, 153282, 153282, 274877906943, 153282, 153282, 153282, Time: 172000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 61 which is greater than 43 which serves no function
Data Matched: Actual output: 274877906943, 274877906943, 0, 0, 0, 0, 274877906943, 257439, 257439, 257439, 257439, 0, 274877906943, 0, 257439, 0, 257439, 257439, 257439, 257439, 0, 257439, 257439, 257439, Netlist Output 274877906943, 274877906943, 0, 0, 0, 0, 274877906943, 257439, 257439, 257439, 257439, 0, 274877906943, 0, 257439, 0, 257439, 257439, 257439, 257439, 0, 257439, 257439, 257439, Time: 174000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 274877906943, 0, 0, 410, 0, 0, 139067, 139067, 139067, 139067, 410, 0, 410, 139067, 0, 139067, 139067, 139067, 139067, 410, 139067, 139067, 139067, Netlist Output 0, 274877906943, 0, 0, 410, 0, 0, 139067, 139067, 139067, 139067, 410, 0, 410, 139067, 0, 139067, 139067, 139067, 139067, 410, 139067, 139067, 139067, Time: 176000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 63 which is greater than 43 which serves no function
Data Matched: Actual output: 410, 0, 0, 0, 274877906912, 0, 410, 93289, 93289, 93289, 93289, 274877906912, 410, 274877906912, 93289, 0, 93289, 93289, 93289, 93289, 274877906912, 93289, 93289, 93289, Netlist Output 410, 0, 0, 0, 274877906912, 0, 410, 93289, 93289, 93289, 93289, 274877906912, 410, 274877906912, 93289, 0, 93289, 93289, 93289, 93289, 274877906912, 93289, 93289, 93289, Time: 178000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 410, 0, 0, 137438953472, 0, 274877906912, 20000, 20000, 20000, 20000, 217229295616, 0, 217229295616, 20000, 0, 20000, 20000, 20000, 20000, 217229295616, 20000, 20000, 20000, Netlist Output 0, 410, 0, 0, 137438953472, 0, 274877906912, 20000, 20000, 20000, 20000, 217229295616, 0, 217229295616, 20000, 0, 20000, 20000, 20000, 20000, 217229295616, 20000, 20000, 20000, Time: 180000 
Data Matched: Actual output: 137438953472, 0, 0, 0, 274877906936, 0, 217229295616, 89694, 89694, 89694, 89694, 0, 137438953472, 0, 89694, 0, 89694, 89694, 89694, 89694, 0, 89694, 89694, 89694, Netlist Output 137438953472, 0, 0, 0, 274877906936, 0, 217229295616, 89694, 89694, 89694, 89694, 0, 137438953472, 0, 89694, 0, 89694, 89694, 89694, 89694, 0, 89694, 89694, 89694, Time: 182000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
Data Matched: Actual output: 274877906936, 137438953472, 0, 0, 274743689216, 0, 0, 67533, 67533, 67533, 67533, 274835166464, 274877906936, 274835166464, 67533, 0, 67533, 67533, 67533, 67533, 274835166464, 67533, 67533, 67533, Netlist Output 274877906936, 137438953472, 0, 0, 274743689216, 0, 0, 67533, 67533, 67533, 67533, 274835166464, 274877906936, 274835166464, 67533, 0, 67533, 67533, 67533, 67533, 274835166464, 67533, 67533, 67533, Time: 184000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 56 which is greater than 43 which serves no function
Data Matched: Actual output: 274743689216, 274877906936, 0, 0, 137438953472, 0, 274835166464, 182508, 182508, 182508, 182508, 137438953472, 274743689216, 137438953472, 182508, 0, 182508, 182508, 182508, 182508, 137438953472, 182508, 182508, 182508, Netlist Output 274743689216, 274877906936, 0, 0, 137438953472, 0, 274835166464, 182508, 182508, 182508, 182508, 137438953472, 274743689216, 137438953472, 182508, 0, 182508, 182508, 182508, 182508, 137438953472, 182508, 182508, 182508, Time: 186000 
Data Matched: Actual output: 137438953472, 274743689216, 0, 0, 274877333504, 0, 137438953472, 14921, 14921, 14921, 14921, 0, 137438953472, 0, 14921, 0, 14921, 14921, 14921, 14921, 0, 14921, 14921, 14921, Netlist Output 137438953472, 274743689216, 0, 0, 274877333504, 0, 137438953472, 14921, 14921, 14921, 14921, 0, 137438953472, 0, 14921, 0, 14921, 14921, 14921, 14921, 0, 14921, 14921, 14921, Time: 188000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 60 which is greater than 43 which serves no function
Data Matched: Actual output: 274877333504, 137438953472, 0, 0, 137438953471, 0, 0, 14991, 14991, 14991, 14991, 137438953471, 274877333504, 137438953471, 14991, 0, 14991, 14991, 14991, 14991, 137438953471, 14991, 14991, 14991, Netlist Output 274877333504, 137438953472, 0, 0, 137438953471, 0, 0, 14991, 14991, 14991, 14991, 137438953471, 274877333504, 137438953471, 14991, 0, 14991, 14991, 14991, 14991, 137438953471, 14991, 14991, 14991, Time: 190000 
Data Matched: Actual output: 137438953471, 274877333504, 0, 0, 20480, 0, 137438953471, 58125, 58125, 58125, 58125, 274877906943, 137438953471, 274877906943, 58125, 0, 58125, 58125, 58125, 58125, 274877906943, 58125, 58125, 58125, Netlist Output 137438953471, 274877333504, 0, 0, 20480, 0, 137438953471, 58125, 58125, 58125, 58125, 274877906943, 137438953471, 274877906943, 58125, 0, 58125, 58125, 58125, 58125, 274877906943, 58125, 58125, 58125, Time: 192000 
Data Matched: Actual output: 20480, 137438953471, 0, 60995711140, 20480, 60995711140, 274877906943, 95620, 95620, 95620, 95620, 0, 20480, 0, 95620, 60995711140, 95620, 95620, 95620, 95620, 0, 95620, 95620, 95620, Netlist Output 20480, 137438953471, 0, 60995711140, 20480, 60995711140, 274877906943, 95620, 95620, 95620, 95620, 0, 20480, 0, 95620, 60995711140, 95620, 95620, 95620, 95620, 0, 95620, 95620, 95620, Time: 194000 
Data Matched: Actual output: 20480, 20480, 60995711140, 0, 59, 0, 0, 200403, 200403, 200403, 200403, 59, 20480, 59, 200403, 0, 200403, 200403, 200403, 200403, 59, 200403, 200403, 200403, Netlist Output 20480, 20480, 60995711140, 0, 59, 0, 0, 200403, 200403, 200403, 200403, 59, 20480, 59, 200403, 0, 200403, 200403, 200403, 200403, 59, 200403, 200403, 200403, Time: 196000 
Data Matched: Actual output: 59, 20480, 0, 0, 0, 0, 59, 98, 98, 98, 98, 274877906943, 59, 274877906943, 98, 0, 98, 98, 98, 98, 274877906943, 98, 98, 98, Netlist Output 59, 20480, 0, 0, 0, 0, 59, 98, 98, 98, 98, 274877906943, 59, 274877906943, 98, 0, 98, 98, 98, 98, 274877906943, 98, 98, 98, Time: 198000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 59, 0, 0, 0, 0, 274877906943, 68049, 68049, 68049, 68049, 274877906932, 0, 274877906932, 68049, 0, 68049, 68049, 68049, 68049, 274877906932, 68049, 68049, 68049, Netlist Output 0, 59, 0, 0, 0, 0, 274877906943, 68049, 68049, 68049, 68049, 274877906932, 0, 274877906932, 68049, 0, 68049, 68049, 68049, 68049, 274877906932, 68049, 68049, 68049, Time: 200000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 63 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, 0, 51649396736, 487202, 51649396736, 274877906932, 185437, 185437, 185437, 185437, 274871602086, 0, 274871602086, 185437, 51649396736, 185437, 185437, 185437, 185437, 274871602086, 185437, 185437, 185437, Netlist Output 0, 0, 0, 51649396736, 487202, 51649396736, 274877906932, 185437, 185437, 185437, 185437, 274871602086, 0, 274871602086, 185437, 51649396736, 185437, 185437, 185437, 185437, 274871602086, 185437, 185437, 185437, Time: 202000 
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
Data Matched: Actual output: 487202, 0, 51649396736, 0, 16705912832, 0, 274871602086, 228862, 228862, 228862, 228862, 16705912832, 487202, 16705912832, 228862, 0, 228862, 228862, 228862, 228862, 16705912832, 228862, 228862, 228862, Netlist Output 487202, 0, 51649396736, 0, 16705912832, 0, 274871602086, 228862, 228862, 228862, 228862, 16705912832, 487202, 16705912832, 228862, 0, 228862, 228862, 228862, 228862, 16705912832, 228862, 228862, 228862, Time: 204000 
Data Mismatch: Actual output: 16705912832, 487202, 0, 14342988528, 274877906943, 14342988528, 16705912832, 62936, 62936, 62936, 62936, 274877906943, 16705912832, 274877906943, 62936, 14342988528, 62936, 62936, 62936, 62936, 274877906943, 62936, 62936, 62936, Netlist Output 16705912832, 487202, 0, 0, 0, 14342988528, 16705912832, 62936, 62936, 62936, 62936, 274877906943, 16705912832, 274877906943, 62936, 14342988528, 62936, 62936, 62936, 62936, 0, 62936, 62936, 62936, Time: 206000 
Data Mismatch: Actual output: 274877906943, 16705912832, 14342988528, 268581215200, 274877906943, 268581215200, 274877906943, 36584, 36584, 36584, 36584, 274877906943, 274877906943, 274877906943, 36584, 268581215200, 36584, 36584, 36584, 36584, 274877906943, 36584, 36584, 36584, Netlist Output 0, 16705912832, 14342988528, 268581215200, 274877906943, 268581215200, 274877906943, 36584, 36584, 36584, 36584, 274877906943, 274877906943, 274877906943, 36584, 268581215200, 36584, 36584, 36584, 36584, 274877906943, 36584, 36584, 36584, Time: 208000 
Data Mismatch: Actual output: 274877906943, 16705912832, 14342988528, 268581215200, 274877906943, 268581215200, 274877906943, 36584, 36584, 36584, 36584, 274877906943, 274877906943, 274877906943, 36584, 268581215200, 36584, 36584, 36584, 36584, 274877906943, 36584, 36584, 36584, Netlist Output 0, 16705912832, 14342988528, 268581215200, 274877906943, 268581215200, 274877906943, 36584, 36584, 36584, 36584, 274877906943, 274877906943, 274877906943, 36584, 268581215200, 36584, 36584, 36584, 36584, 274877906943, 36584, 36584, 36584, Time: 208000 
3 comparison(s) mismatched
ERROR: SIM: Simulation Failed
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_mult_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multadd_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.golden.dut_multacc_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_mult_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multacc_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regin_regout ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_GJC4.synth_net.dut_multadd_regout ACC_FIR input is 63 which is greater than 43 which serves no function
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././sim/co_sim_tb/co_sim_GJC4.v:105: $finish called at 607000 (1ps)
INFO: SGT: Gate simulation for design: GJC4 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: GJC4
INFO: PAC: ##################################################
INFO: PAC: Constraint: create_clock -period 5 -name vclk 
INFO: PAC: Constraint: set_input_delay 1 -clock vclk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock vclk [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_GJC4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 21.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 21.8 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin[16] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin[14] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin[15] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin[7] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin[12] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin[17] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin[6] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin[13] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin[8] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin[9] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin[10] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin[11] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin_regout[16] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin_regout[14] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin_regout[15] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin_regout[7] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin_regout[12] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin_regout[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin_regout[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin_regout[17] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin_regout[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin_regout[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin_regout[6] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin_regout[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin_regout[13] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin_regout[8] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin_regout[9] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin_regout[10] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin_regout[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin_regout[11] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regout[16] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regout[14] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regout[15] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regout[7] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regout[12] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regout[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regout[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regout[17] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regout[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regout[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regout[6] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regout[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regout[13] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regout[8] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regout[9] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regout[10] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regout[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regout[11] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc[16] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc[14] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc[15] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc[7] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc[12] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc[17] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc[6] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc[13] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc[8] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc[9] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc[10] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc[11] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin[16] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin[14] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin[15] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin[7] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin[12] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin[17] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin[6] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin[13] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin[8] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin[9] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin[10] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin[11] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin_regout[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin_regout[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin_regout[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin_regout[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin_regout[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin_regout[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin_regout[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin_regout[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin_regout[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin_regout[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin_regout[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin_regout[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin_regout[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin_regout[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin_regout[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin_regout[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin_regout[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin_regout[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regout[16] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regout[14] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regout[15] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regout[7] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regout[12] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regout[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regout[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regout[17] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regout[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regout[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regout[6] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regout[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regout[13] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regout[8] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regout[9] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regout[10] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regout[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regout[11] in primitive RS_DSP_MULTACC_REGOUT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 26.0 MiB, delta_rss +4.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   61 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 144 (144 dangling, 0 constant)
Swept net(s)        : 146
Swept block(s)      : 2
Constant Pins Marked: 61
# Clean circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 724
    .input                     :      61
    .output                    :     589
    0-LUT                      :       1
    6-LUT                      :      61
    RS_DSP_MULT                :       1
    RS_DSP_MULTACC             :       1
    RS_DSP_MULTACC_REGIN       :       1
    RS_DSP_MULTACC_REGIN_REGOUT:       1
    RS_DSP_MULTACC_REGOUT      :       1
    RS_DSP_MULTADD             :       1
    RS_DSP_MULTADD_REGIN       :       1
    RS_DSP_MULTADD_REGIN_REGOUT:       1
    RS_DSP_MULTADD_REGOUT      :       1
    RS_DSP_MULT_REGIN          :       1
    RS_DSP_MULT_REGIN_REGOUT   :       1
    RS_DSP_MULT_REGOUT         :       1
  Nets  : 651
    Avg Fanout:     2.0
    Max Fanout:    61.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2102
  Timing Graph Edges: 7091
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$398' Fanout: 11 pins (0.6%), 11 blocks (1.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1133'
Warning 168: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1134'
Warning 169: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1135'
Warning 170: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1136'
Warning 171: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1137'
Warning 172: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1138'
Warning 173: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1139'
Warning 174: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1140'
Warning 175: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1141'
Warning 176: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1142'
Warning 177: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1143'
Warning 178: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1144'
Warning 179: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1145'
Warning 180: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1146'
Warning 181: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1147'
Warning 182: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1148'
Warning 183: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1149'
Warning 184: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1150'
Warning 185: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1151'
Warning 186: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1152'
Warning 187: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1153'
Warning 188: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1154'
Warning 189: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1155'
Warning 190: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1156'
Warning 191: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1157'
Warning 192: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1158'
Warning 193: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1159'
Warning 194: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1160'
Warning 195: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1161'
Warning 196: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1162'
Warning 197: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1163'
Warning 198: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1164'
Warning 199: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1165'
Warning 200: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1166'
Warning 201: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1167'
Warning 202: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1168'
Warning 203: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1169'
Warning 204: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1170'
Warning 205: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1171'
Warning 206: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1172'
Warning 207: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1173'
Warning 208: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1174'
Warning 209: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1175'
Warning 210: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1176'
Warning 211: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1177'
Warning 212: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1178'
Warning 213: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1179'
Warning 214: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1180'
Warning 215: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1181'
Warning 216: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1182'
Warning 217: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1183'
Warning 218: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1184'
Warning 219: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1185'
Warning 220: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1186'
Warning 221: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1187'
Warning 222: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1188'
Warning 223: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1189'
Warning 224: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1190'
Warning 225: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1191'
Warning 226: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1192'
Warning 227: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1193'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[0]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[1]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[2]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[3]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[4]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[5]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[6]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[7]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[8]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[9]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[10]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[11]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[12]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[13]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[14]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[15]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[16]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[17]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[0]'
Warning 247: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[1]'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[2]'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[3]'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[4]'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[5]'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[6]'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[7]'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[8]'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[9]'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[10]'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[11]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[12]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[13]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[14]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[15]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[16]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[17]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[0]'
Warning 265: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[1]'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[2]'
Warning 267: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[3]'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[4]'
Warning 269: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[5]'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[6]'
Warning 271: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[7]'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[8]'
Warning 273: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[9]'
Warning 274: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[10]'
Warning 275: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[11]'
Warning 276: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[12]'
Warning 277: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[13]'
Warning 278: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[14]'
Warning 279: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[15]'
Warning 280: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[16]'
Warning 281: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[17]'
Warning 282: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[0]'
Warning 283: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[1]'
Warning 284: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[2]'
Warning 285: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[3]'
Warning 286: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[4]'
Warning 287: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[5]'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[6]'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[7]'
Warning 290: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[8]'
Warning 291: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[9]'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[10]'
Warning 293: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[11]'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[12]'
Warning 295: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[13]'
Warning 296: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[14]'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[15]'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[16]'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[17]'
Warning 300: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[0]'
Warning 301: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[1]'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[2]'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[3]'
Warning 304: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[4]'
Warning 305: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[5]'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[6]'
Warning 307: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[7]'
Warning 308: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[8]'
Warning 309: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[9]'
Warning 310: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[10]'
Warning 311: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[11]'
Warning 312: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[12]'
Warning 313: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[13]'
Warning 314: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[14]'
Warning 315: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[15]'
Warning 316: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[16]'
Warning 317: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[17]'
Warning 318: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[18]'
Warning 319: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[19]'
Warning 320: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[20]'
Warning 321: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[21]'
Warning 322: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[22]'
Warning 323: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[23]'
Warning 324: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[24]'
Warning 325: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[25]'
Warning 326: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[26]'
Warning 327: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[27]'
Warning 328: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[28]'
Warning 329: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[29]'
Warning 330: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[30]'
Warning 331: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[31]'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[32]'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[33]'
Warning 334: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[34]'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[35]'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[36]'
Warning 337: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[37]'
Warning 338: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[0]'
Warning 339: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[1]'
Warning 340: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[2]'
Warning 341: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[3]'
Warning 342: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[4]'
Warning 343: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[5]'
Warning 344: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[6]'
Warning 345: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[7]'
Warning 346: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[8]'
Warning 347: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[9]'
Warning 348: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[10]'
Warning 349: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[11]'
Warning 350: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[12]'
Warning 351: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[13]'
Warning 352: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[14]'
Warning 353: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[15]'
Warning 354: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[16]'
Warning 355: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[17]'
Warning 356: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[18]'
Warning 357: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[19]'
Warning 358: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[20]'
Warning 359: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[21]'
Warning 360: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[22]'
Warning 361: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[23]'
Warning 362: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[24]'
Warning 363: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[25]'
Warning 364: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[26]'
Warning 365: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[27]'
Warning 366: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[28]'
Warning 367: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[29]'
Warning 368: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[30]'
Warning 369: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[31]'
Warning 370: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[32]'
Warning 371: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[33]'
Warning 372: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[34]'
Warning 373: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[35]'
Warning 374: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[36]'
Warning 375: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[37]'
Warning 376: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[0]'
Warning 377: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[1]'
Warning 378: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[2]'
Warning 379: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[3]'
Warning 380: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[4]'
Warning 381: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[5]'
Warning 382: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[6]'
Warning 383: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[7]'
Warning 384: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[8]'
Warning 385: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[9]'
Warning 386: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[10]'
Warning 387: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[11]'
Warning 388: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[12]'
Warning 389: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[13]'
Warning 390: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[14]'
Warning 391: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[15]'
Warning 392: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[16]'
Warning 393: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[17]'
Warning 394: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[18]'
Warning 395: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[19]'
Warning 396: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[20]'
Warning 397: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[21]'
Warning 398: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[22]'
Warning 399: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[23]'
Warning 400: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[24]'
Warning 401: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[25]'
Warning 402: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[26]'
Warning 403: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[27]'
Warning 404: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[28]'
Warning 405: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[29]'
Warning 406: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[30]'
Warning 407: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[31]'
Warning 408: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[32]'
Warning 409: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[33]'
Warning 410: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[34]'
Warning 411: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[35]'
Warning 412: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[36]'
Warning 413: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[37]'
Warning 414: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[0]'
Warning 415: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[1]'
Warning 416: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[2]'
Warning 417: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[3]'
Warning 418: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[4]'
Warning 419: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[5]'
Warning 420: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[6]'
Warning 421: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[7]'
Warning 422: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[8]'
Warning 423: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[9]'
Warning 424: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[10]'
Warning 425: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[11]'
Warning 426: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[12]'
Warning 427: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[13]'
Warning 428: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[14]'
Warning 429: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[15]'
Warning 430: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[16]'
Warning 431: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[17]'
Warning 432: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[18]'
Warning 433: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[19]'
Warning 434: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[20]'
Warning 435: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[21]'
Warning 436: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[22]'
Warning 437: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[23]'
Warning 438: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[24]'
Warning 439: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[25]'
Warning 440: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[26]'
Warning 441: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[27]'
Warning 442: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[28]'
Warning 443: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[29]'
Warning 444: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[30]'
Warning 445: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[31]'
Warning 446: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[32]'
Warning 447: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[33]'
Warning 448: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[34]'
Warning 449: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[35]'
Warning 450: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[36]'
Warning 451: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[37]'
Warning 452: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[0]'
Warning 453: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[1]'
Warning 454: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[2]'
Warning 455: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[3]'
Warning 456: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[4]'
Warning 457: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[5]'
Warning 458: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[6]'
Warning 459: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[7]'
Warning 460: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[8]'
Warning 461: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[9]'
Warning 462: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[10]'
Warning 463: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[11]'
Warning 464: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[12]'
Warning 465: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[13]'
Warning 466: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[14]'
Warning 467: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[15]'
Warning 468: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[16]'
Warning 469: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[17]'
Warning 470: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[18]'
Warning 471: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[19]'
Warning 472: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[20]'
Warning 473: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[21]'
Warning 474: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[22]'
Warning 475: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[23]'
Warning 476: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[24]'
Warning 477: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[25]'
Warning 478: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[26]'
Warning 479: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[27]'
Warning 480: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[28]'
Warning 481: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[29]'
Warning 482: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[30]'
Warning 483: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[31]'
Warning 484: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[32]'
Warning 485: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[33]'
Warning 486: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[34]'
Warning 487: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[35]'
Warning 488: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[36]'
Warning 489: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[37]'
Warning 490: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[0]'
Warning 491: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[1]'
Warning 492: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[2]'
Warning 493: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[3]'
Warning 494: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[4]'
Warning 495: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[5]'
Warning 496: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[6]'
Warning 497: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[7]'
Warning 498: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[8]'
Warning 499: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[9]'
Warning 500: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[10]'
Warning 501: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[11]'
Warning 502: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[12]'
Warning 503: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[13]'
Warning 504: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[14]'
Warning 505: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[15]'
Warning 506: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[16]'
Warning 507: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[17]'
Warning 508: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[18]'
Warning 509: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[19]'
Warning 510: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[20]'
Warning 511: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[21]'
Warning 512: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[22]'
Warning 513: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[23]'
Warning 514: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[24]'
Warning 515: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[25]'
Warning 516: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[26]'
Warning 517: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[27]'
Warning 518: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[28]'
Warning 519: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[29]'
Warning 520: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[30]'
Warning 521: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[31]'
Warning 522: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[32]'
Warning 523: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[33]'
Warning 524: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[34]'
Warning 525: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[35]'
Warning 526: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[36]'
Warning 527: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[37]'
Warning 528: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[0]'
Warning 529: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[1]'
Warning 530: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[2]'
Warning 531: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[3]'
Warning 532: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[4]'
Warning 533: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[5]'
Warning 534: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[6]'
Warning 535: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[7]'
Warning 536: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[8]'
Warning 537: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[9]'
Warning 538: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[10]'
Warning 539: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[11]'
Warning 540: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[12]'
Warning 541: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[13]'
Warning 542: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[14]'
Warning 543: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[15]'
Warning 544: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[16]'
Warning 545: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[17]'
Warning 546: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[18]'
Warning 547: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[19]'
Warning 548: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[20]'
Warning 549: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[21]'
Warning 550: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[22]'
Warning 551: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[23]'
Warning 552: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[24]'
Warning 553: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[25]'
Warning 554: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[26]'
Warning 555: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[27]'
Warning 556: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[28]'
Warning 557: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[29]'
Warning 558: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[30]'
Warning 559: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[31]'
Warning 560: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[32]'
Warning 561: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[33]'
Warning 562: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[34]'
Warning 563: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[35]'
Warning 564: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[36]'
Warning 565: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[37]'
Warning 566: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[0]'
Warning 567: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[1]'
Warning 568: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[2]'
Warning 569: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[3]'
Warning 570: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[4]'
Warning 571: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[5]'
Warning 572: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[6]'
Warning 573: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[7]'
Warning 574: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[8]'
Warning 575: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[9]'
Warning 576: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[10]'
Warning 577: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[11]'
Warning 578: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[12]'
Warning 579: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[13]'
Warning 580: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[14]'
Warning 581: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[15]'
Warning 582: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[16]'
Warning 583: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[17]'
Warning 584: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[18]'
Warning 585: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[19]'
Warning 586: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[20]'
Warning 587: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[21]'
Warning 588: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[22]'
Warning 589: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[23]'
Warning 590: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[24]'
Warning 591: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[25]'
Warning 592: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[26]'
Warning 593: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[27]'
Warning 594: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[28]'
Warning 595: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[29]'
Warning 596: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[30]'
Warning 597: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[31]'
Warning 598: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[32]'
Warning 599: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[33]'
Warning 600: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[34]'
Warning 601: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[35]'
Warning 602: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[36]'
Warning 603: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[37]'
Warning 604: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[0]'
Warning 605: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[1]'
Warning 606: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[2]'
Warning 607: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[3]'
Warning 608: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[4]'
Warning 609: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[5]'
Warning 610: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[6]'
Warning 611: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[7]'
Warning 612: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[8]'
Warning 613: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[9]'
Warning 614: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[10]'
Warning 615: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[11]'
Warning 616: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[12]'
Warning 617: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[13]'
Warning 618: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[14]'
Warning 619: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[15]'
Warning 620: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[16]'
Warning 621: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[17]'
Warning 622: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[18]'
Warning 623: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[19]'
Warning 624: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[20]'
Warning 625: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[21]'
Warning 626: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[22]'
Warning 627: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[23]'
Warning 628: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[24]'
Warning 629: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[25]'
Warning 630: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[26]'
Warning 631: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[27]'
Warning 632: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[28]'
Warning 633: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[29]'
Warning 634: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[30]'
Warning 635: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[31]'
Warning 636: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[32]'
Warning 637: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[33]'
Warning 638: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[34]'
Warning 639: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[35]'
Warning 640: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[36]'
Warning 641: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[37]'
Warning 642: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[0]'
Warning 643: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[1]'
Warning 644: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[2]'
Warning 645: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[3]'
Warning 646: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[4]'
Warning 647: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[5]'
Warning 648: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[6]'
Warning 649: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[7]'
Warning 650: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[8]'
Warning 651: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[9]'
Warning 652: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[10]'
Warning 653: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[11]'
Warning 654: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[12]'
Warning 655: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[13]'
Warning 656: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[14]'
Warning 657: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[15]'
Warning 658: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[16]'
Warning 659: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[17]'
Warning 660: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[18]'
Warning 661: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[19]'
Warning 662: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[20]'
Warning 663: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[21]'
Warning 664: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[22]'
Warning 665: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[23]'
Warning 666: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[24]'
Warning 667: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[25]'
Warning 668: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[26]'
Warning 669: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[27]'
Warning 670: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[28]'
Warning 671: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[29]'
Warning 672: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[30]'
Warning 673: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[31]'
Warning 674: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[32]'
Warning 675: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[33]'
Warning 676: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[34]'
Warning 677: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[35]'
Warning 678: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[36]'
Warning 679: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[37]'
Warning 680: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[0]'
Warning 681: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[1]'
Warning 682: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[2]'
Warning 683: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[3]'
Warning 684: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[4]'
Warning 685: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[5]'
Warning 686: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[6]'
Warning 687: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[7]'
Warning 688: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[8]'
Warning 689: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[9]'
Warning 690: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[10]'
Warning 691: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[11]'
Warning 692: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[12]'
Warning 693: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[13]'
Warning 694: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[14]'
Warning 695: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[15]'
Warning 696: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[16]'
Warning 697: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[17]'
Warning 698: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[18]'
Warning 699: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[19]'
Warning 700: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[20]'
Warning 701: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[21]'
Warning 702: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[22]'
Warning 703: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[23]'
Warning 704: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[24]'
Warning 705: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[25]'
Warning 706: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[26]'
Warning 707: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[27]'
Warning 708: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[28]'
Warning 709: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[29]'
Warning 710: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[30]'
Warning 711: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[31]'
Warning 712: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[32]'
Warning 713: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[33]'
Warning 714: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[34]'
Warning 715: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[35]'
Warning 716: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[36]'
Warning 717: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[37]'
Warning 718: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[0]'
Warning 719: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[1]'
Warning 720: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[2]'
Warning 721: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[3]'
Warning 722: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[4]'
Warning 723: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[5]'
Warning 724: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[6]'
Warning 725: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[7]'
Warning 726: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[8]'
Warning 727: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[9]'
Warning 728: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[10]'
Warning 729: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[11]'
Warning 730: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[12]'
Warning 731: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[13]'
Warning 732: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[14]'
Warning 733: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[15]'
Warning 734: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[16]'
Warning 735: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[17]'
Warning 736: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[18]'
Warning 737: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[19]'
Warning 738: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[20]'
Warning 739: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[21]'
Warning 740: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[22]'
Warning 741: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[23]'
Warning 742: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[24]'
Warning 743: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[25]'
Warning 744: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[26]'
Warning 745: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[27]'
Warning 746: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[28]'
Warning 747: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[29]'
Warning 748: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[30]'
Warning 749: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[31]'
Warning 750: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[32]'
Warning 751: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[33]'
Warning 752: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[34]'
Warning 753: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[35]'
Warning 754: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[36]'
Warning 755: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[37]'
Warning 756: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$398'
Warning 757: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 758: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 759: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 760: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 761: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 762: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 763: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 764: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 765: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 766: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 767: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 768: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 769: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 770: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 771: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 772: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 773: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 774: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 775: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 776: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 777: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[0]'
Warning 778: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[1]'
Warning 779: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[2]'
Warning 780: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[3]'
Warning 781: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[4]'
Warning 782: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[5]'
Warning 783: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 784: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 785: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 786: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 787: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 788: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 789: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 790: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 791: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 792: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 793: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 794: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 795: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 796: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 797: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 798: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 799: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 800: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 801: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[0]'
Warning 802: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[1]'
Warning 803: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[2]'
Warning 804: set_output_delay command matched but was not applied to primary input '$iopadmap$load_acc'
Warning 805: set_output_delay command matched but was not applied to primary input '$iopadmap$reset'
Warning 806: set_output_delay command matched but was not applied to primary input '$iopadmap$round'
Warning 807: set_output_delay command matched but was not applied to primary input '$iopadmap$saturate_enable'
Warning 808: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[0]'
Warning 809: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[1]'
Warning 810: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[2]'
Warning 811: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[3]'
Warning 812: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[4]'
Warning 813: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[5]'
Warning 814: set_output_delay command matched but was not applied to primary input '$iopadmap$subtract'
Warning 815: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_a'
Warning 816: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_b'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'vclk' (Virtual Clock)

# Load Timing Constraints took 0.01 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif'.

After removing unused inputs...
	total blocks: 724, total nets: 651, total inputs: 61, total outputs: 589
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 817: 1057 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    28/724       3%                           27    64 x 46    
    56/724       7%                           51    64 x 46    
    84/724      11%                           53    64 x 46    
   112/724      15%                           54    64 x 46    
   140/724      19%                           81    64 x 46    
   168/724      23%                          109    64 x 46    
   196/724      27%                          137    64 x 46    
   224/724      30%                          165    64 x 46    
   252/724      34%                          193    64 x 46    
   280/724      38%                          221    64 x 46    
   308/724      42%                          249    64 x 46    
   336/724      46%                          277    64 x 46    
   364/724      50%                          305    64 x 46    
   392/724      54%                          333    64 x 46    
   420/724      58%                          361    64 x 46    
   448/724      61%                          389    64 x 46    
   476/724      65%                          417    64 x 46    
   504/724      69%                          445    64 x 46    
   532/724      73%                          473    64 x 46    
   560/724      77%                          501    64 x 46    
   588/724      81%                          529    64 x 46    
   616/724      85%                          557    64 x 46    
   644/724      88%                          585    64 x 46    
   672/724      92%                          613    64 x 46    
   700/724      96%                          641    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 31
  LEs used for logic and registers    : 0
  LEs used for logic only             : 31
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.9909e-05 sec
Full Max Req/Worst Slack updates 1 in 2.7246e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.562e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.02 (target 1.00)
	Block Utilization: 0.04 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.21 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        650                               0.906154                    0.0938462   
       clb          4                                      1                         15.5   
       dsp         12                                   53.5                           44   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 651 nets, 651 nets not absorbed.

Netlist conversion complete.

# Packing took 0.10 seconds (max_rss 28.8 MiB, delta_rss +2.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.09 seconds (max_rss 67.3 MiB, delta_rss +38.4 MiB)
Warning 818: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 651
Netlist num_blocks: 666
Netlist EMPTY blocks: 0.
Netlist io blocks: 650.
Netlist clb blocks: 4.
Netlist dsp blocks: 12.
Netlist bram blocks: 0.
Netlist inputs pins: 61
Netlist output pins: 589

Pb types usage...
  io                               : 650
   io_output                       : 589
    outpad                         : 589
   io_input                        : 61
    inpad                          : 61
  clb                              : 4
   clb_lr                          : 4
    fle                            : 31
     ble5                          : 62
      lut5                         : 62
       lut                         : 62
  dsp                              : 12
   dsp_lr                          : 12
    RS_DSP_MULT                    : 1
    RS_DSP_MULT_REGIN              : 1
    RS_DSP_MULT_REGOUT             : 1
    RS_DSP_MULT_REGIN_REGOUT       : 1
    RS_DSP_MULTADD                 : 1
    RS_DSP_MULTADD_REGIN           : 1
    RS_DSP_MULTADD_REGOUT          : 1
    RS_DSP_MULTADD_REGIN_REGOUT    : 1
    RS_DSP_MULTACC                 : 1
    RS_DSP_MULTACC_REGIN           : 1
    RS_DSP_MULTACC_REGOUT          : 1
    RS_DSP_MULTACC_REGIN_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		650	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		4	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		12	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.21 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.21 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.21 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 67.6 MiB, delta_rss +0.0 MiB)
Warning 819: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 820: Sized nonsensical R=0 transistor to minimum width
Warning 821: Sized nonsensical R=0 transistor to minimum width
Warning 822: Sized nonsensical R=0 transistor to minimum width
Warning 823: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.90 seconds (max_rss 483.8 MiB, delta_rss +416.2 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.47 seconds (max_rss 483.8 MiB, delta_rss +416.2 MiB)


Flow timing analysis took 0.00415256 seconds (0.0040012 STA, 0.000151358 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 14.14 seconds (max_rss 483.8 MiB)
INFO: PAC: Design GJC4 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: GJC4
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/stars --csv /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif --output GJC4_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/config.json

CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin[16] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin[14] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin[15] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin[7] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin[12] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin[17] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin[6] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin[13] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin[8] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin[9] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin[10] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin[11] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin_regout[16] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin_regout[14] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin_regout[15] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin_regout[7] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin_regout[12] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin_regout[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin_regout[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin_regout[17] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin_regout[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin_regout[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin_regout[6] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin_regout[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin_regout[13] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin_regout[8] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin_regout[9] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin_regout[10] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin_regout[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin_regout[11] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regout[16] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regout[14] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regout[15] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regout[7] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regout[12] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regout[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regout[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regout[17] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regout[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regout[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regout[6] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regout[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regout[13] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regout[8] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regout[9] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regout[10] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regout[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regout[11] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc[16] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc[14] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc[15] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc[7] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc[12] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc[17] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc[6] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc[13] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc[8] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc[9] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc[10] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc[11] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin[16] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin[14] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin[15] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin[7] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin[12] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin[17] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin[6] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin[13] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin[8] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin[9] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin[10] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin[11] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin_regout[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin_regout[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin_regout[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin_regout[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin_regout[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin_regout[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin_regout[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin_regout[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin_regout[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin_regout[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin_regout[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin_regout[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin_regout[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin_regout[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin_regout[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin_regout[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin_regout[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin_regout[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regout[16] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regout[14] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regout[15] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regout[7] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regout[12] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regout[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regout[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regout[17] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regout[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regout[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regout[6] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regout[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regout[13] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regout[8] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regout[9] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regout[10] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regout[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regout[11] in primitive RS_DSP_MULTACC_REGOUT Ignored





  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_39_19N


  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_39_19N


  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_39_19N


  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_39_19N


	 pin_c: NOTE ERRORs: 2





	 pin_c: NOTE ERRORs: 2


Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route --place --fix_clusters GJC4_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route --place --fix_clusters GJC4_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_GJC4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'GJC4_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC4_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin[16] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin[14] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin[15] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin[7] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin[12] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin[17] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin[6] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin[13] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin[8] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin[9] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin[10] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin[11] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin_regout[16] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin_regout[14] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin_regout[15] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin_regout[7] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin_regout[12] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin_regout[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin_regout[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin_regout[17] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin_regout[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin_regout[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin_regout[6] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin_regout[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin_regout[13] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin_regout[8] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin_regout[9] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin_regout[10] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin_regout[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin_regout[11] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regout[16] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regout[14] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regout[15] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regout[7] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regout[12] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regout[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regout[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regout[17] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regout[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regout[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regout[6] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regout[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regout[13] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regout[8] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regout[9] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regout[10] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regout[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regout[11] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc[16] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc[14] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc[15] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc[7] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc[12] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc[17] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc[6] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc[13] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc[8] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc[9] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc[10] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc[11] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin[16] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin[14] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin[15] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin[7] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin[12] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin[17] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin[6] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin[13] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin[8] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin[9] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin[10] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin[11] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin_regout[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin_regout[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin_regout[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin_regout[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin_regout[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin_regout[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin_regout[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin_regout[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin_regout[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin_regout[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin_regout[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin_regout[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin_regout[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin_regout[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin_regout[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin_regout[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin_regout[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin_regout[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regout[16] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regout[14] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regout[15] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regout[7] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regout[12] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regout[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regout[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regout[17] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regout[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regout[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regout[6] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regout[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regout[13] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regout[8] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regout[9] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regout[10] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regout[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regout[11] in primitive RS_DSP_MULTACC_REGOUT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 26.0 MiB, delta_rss +4.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   61 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 144 (144 dangling, 0 constant)
Swept net(s)        : 146
Swept block(s)      : 2
Constant Pins Marked: 61
# Clean circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 724
    .input                     :      61
    .output                    :     589
    0-LUT                      :       1
    6-LUT                      :      61
    RS_DSP_MULT                :       1
    RS_DSP_MULTACC             :       1
    RS_DSP_MULTACC_REGIN       :       1
    RS_DSP_MULTACC_REGIN_REGOUT:       1
    RS_DSP_MULTACC_REGOUT      :       1
    RS_DSP_MULTADD             :       1
    RS_DSP_MULTADD_REGIN       :       1
    RS_DSP_MULTADD_REGIN_REGOUT:       1
    RS_DSP_MULTADD_REGOUT      :       1
    RS_DSP_MULT_REGIN          :       1
    RS_DSP_MULT_REGIN_REGOUT   :       1
    RS_DSP_MULT_REGOUT         :       1
  Nets  : 651
    Avg Fanout:     2.0
    Max Fanout:    61.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2102
  Timing Graph Edges: 7091
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$398' Fanout: 11 pins (0.6%), 11 blocks (1.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1133'
Warning 168: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1134'
Warning 169: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1135'
Warning 170: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1136'
Warning 171: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1137'
Warning 172: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1138'
Warning 173: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1139'
Warning 174: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1140'
Warning 175: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1141'
Warning 176: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1142'
Warning 177: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1143'
Warning 178: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1144'
Warning 179: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1145'
Warning 180: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1146'
Warning 181: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1147'
Warning 182: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1148'
Warning 183: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1149'
Warning 184: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1150'
Warning 185: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1151'
Warning 186: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1152'
Warning 187: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1153'
Warning 188: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1154'
Warning 189: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1155'
Warning 190: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1156'
Warning 191: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1157'
Warning 192: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1158'
Warning 193: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1159'
Warning 194: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1160'
Warning 195: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1161'
Warning 196: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1162'
Warning 197: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1163'
Warning 198: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1164'
Warning 199: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1165'
Warning 200: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1166'
Warning 201: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1167'
Warning 202: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1168'
Warning 203: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1169'
Warning 204: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1170'
Warning 205: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1171'
Warning 206: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1172'
Warning 207: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1173'
Warning 208: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1174'
Warning 209: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1175'
Warning 210: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1176'
Warning 211: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1177'
Warning 212: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1178'
Warning 213: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1179'
Warning 214: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1180'
Warning 215: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1181'
Warning 216: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1182'
Warning 217: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1183'
Warning 218: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1184'
Warning 219: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1185'
Warning 220: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1186'
Warning 221: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1187'
Warning 222: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1188'
Warning 223: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1189'
Warning 224: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1190'
Warning 225: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1191'
Warning 226: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1192'
Warning 227: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1193'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[0]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[1]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[2]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[3]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[4]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[5]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[6]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[7]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[8]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[9]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[10]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[11]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[12]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[13]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[14]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[15]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[16]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[17]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[0]'
Warning 247: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[1]'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[2]'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[3]'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[4]'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[5]'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[6]'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[7]'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[8]'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[9]'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[10]'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[11]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[12]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[13]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[14]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[15]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[16]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[17]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[0]'
Warning 265: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[1]'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[2]'
Warning 267: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[3]'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[4]'
Warning 269: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[5]'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[6]'
Warning 271: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[7]'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[8]'
Warning 273: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[9]'
Warning 274: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[10]'
Warning 275: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[11]'
Warning 276: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[12]'
Warning 277: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[13]'
Warning 278: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[14]'
Warning 279: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[15]'
Warning 280: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[16]'
Warning 281: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[17]'
Warning 282: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[0]'
Warning 283: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[1]'
Warning 284: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[2]'
Warning 285: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[3]'
Warning 286: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[4]'
Warning 287: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[5]'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[6]'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[7]'
Warning 290: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[8]'
Warning 291: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[9]'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[10]'
Warning 293: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[11]'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[12]'
Warning 295: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[13]'
Warning 296: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[14]'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[15]'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[16]'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[17]'
Warning 300: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[0]'
Warning 301: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[1]'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[2]'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[3]'
Warning 304: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[4]'
Warning 305: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[5]'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[6]'
Warning 307: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[7]'
Warning 308: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[8]'
Warning 309: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[9]'
Warning 310: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[10]'
Warning 311: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[11]'
Warning 312: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[12]'
Warning 313: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[13]'
Warning 314: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[14]'
Warning 315: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[15]'
Warning 316: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[16]'
Warning 317: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[17]'
Warning 318: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[18]'
Warning 319: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[19]'
Warning 320: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[20]'
Warning 321: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[21]'
Warning 322: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[22]'
Warning 323: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[23]'
Warning 324: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[24]'
Warning 325: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[25]'
Warning 326: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[26]'
Warning 327: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[27]'
Warning 328: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[28]'
Warning 329: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[29]'
Warning 330: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[30]'
Warning 331: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[31]'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[32]'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[33]'
Warning 334: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[34]'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[35]'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[36]'
Warning 337: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[37]'
Warning 338: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[0]'
Warning 339: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[1]'
Warning 340: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[2]'
Warning 341: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[3]'
Warning 342: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[4]'
Warning 343: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[5]'
Warning 344: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[6]'
Warning 345: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[7]'
Warning 346: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[8]'
Warning 347: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[9]'
Warning 348: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[10]'
Warning 349: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[11]'
Warning 350: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[12]'
Warning 351: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[13]'
Warning 352: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[14]'
Warning 353: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[15]'
Warning 354: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[16]'
Warning 355: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[17]'
Warning 356: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[18]'
Warning 357: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[19]'
Warning 358: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[20]'
Warning 359: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[21]'
Warning 360: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[22]'
Warning 361: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[23]'
Warning 362: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[24]'
Warning 363: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[25]'
Warning 364: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[26]'
Warning 365: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[27]'
Warning 366: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[28]'
Warning 367: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[29]'
Warning 368: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[30]'
Warning 369: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[31]'
Warning 370: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[32]'
Warning 371: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[33]'
Warning 372: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[34]'
Warning 373: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[35]'
Warning 374: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[36]'
Warning 375: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[37]'
Warning 376: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[0]'
Warning 377: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[1]'
Warning 378: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[2]'
Warning 379: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[3]'
Warning 380: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[4]'
Warning 381: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[5]'
Warning 382: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[6]'
Warning 383: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[7]'
Warning 384: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[8]'
Warning 385: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[9]'
Warning 386: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[10]'
Warning 387: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[11]'
Warning 388: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[12]'
Warning 389: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[13]'
Warning 390: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[14]'
Warning 391: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[15]'
Warning 392: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[16]'
Warning 393: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[17]'
Warning 394: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[18]'
Warning 395: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[19]'
Warning 396: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[20]'
Warning 397: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[21]'
Warning 398: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[22]'
Warning 399: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[23]'
Warning 400: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[24]'
Warning 401: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[25]'
Warning 402: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[26]'
Warning 403: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[27]'
Warning 404: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[28]'
Warning 405: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[29]'
Warning 406: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[30]'
Warning 407: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[31]'
Warning 408: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[32]'
Warning 409: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[33]'
Warning 410: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[34]'
Warning 411: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[35]'
Warning 412: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[36]'
Warning 413: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[37]'
Warning 414: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[0]'
Warning 415: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[1]'
Warning 416: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[2]'
Warning 417: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[3]'
Warning 418: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[4]'
Warning 419: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[5]'
Warning 420: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[6]'
Warning 421: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[7]'
Warning 422: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[8]'
Warning 423: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[9]'
Warning 424: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[10]'
Warning 425: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[11]'
Warning 426: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[12]'
Warning 427: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[13]'
Warning 428: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[14]'
Warning 429: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[15]'
Warning 430: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[16]'
Warning 431: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[17]'
Warning 432: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[18]'
Warning 433: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[19]'
Warning 434: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[20]'
Warning 435: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[21]'
Warning 436: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[22]'
Warning 437: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[23]'
Warning 438: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[24]'
Warning 439: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[25]'
Warning 440: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[26]'
Warning 441: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[27]'
Warning 442: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[28]'
Warning 443: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[29]'
Warning 444: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[30]'
Warning 445: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[31]'
Warning 446: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[32]'
Warning 447: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[33]'
Warning 448: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[34]'
Warning 449: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[35]'
Warning 450: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[36]'
Warning 451: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[37]'
Warning 452: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[0]'
Warning 453: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[1]'
Warning 454: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[2]'
Warning 455: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[3]'
Warning 456: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[4]'
Warning 457: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[5]'
Warning 458: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[6]'
Warning 459: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[7]'
Warning 460: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[8]'
Warning 461: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[9]'
Warning 462: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[10]'
Warning 463: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[11]'
Warning 464: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[12]'
Warning 465: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[13]'
Warning 466: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[14]'
Warning 467: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[15]'
Warning 468: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[16]'
Warning 469: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[17]'
Warning 470: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[18]'
Warning 471: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[19]'
Warning 472: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[20]'
Warning 473: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[21]'
Warning 474: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[22]'
Warning 475: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[23]'
Warning 476: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[24]'
Warning 477: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[25]'
Warning 478: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[26]'
Warning 479: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[27]'
Warning 480: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[28]'
Warning 481: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[29]'
Warning 482: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[30]'
Warning 483: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[31]'
Warning 484: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[32]'
Warning 485: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[33]'
Warning 486: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[34]'
Warning 487: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[35]'
Warning 488: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[36]'
Warning 489: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[37]'
Warning 490: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[0]'
Warning 491: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[1]'
Warning 492: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[2]'
Warning 493: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[3]'
Warning 494: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[4]'
Warning 495: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[5]'
Warning 496: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[6]'
Warning 497: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[7]'
Warning 498: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[8]'
Warning 499: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[9]'
Warning 500: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[10]'
Warning 501: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[11]'
Warning 502: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[12]'
Warning 503: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[13]'
Warning 504: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[14]'
Warning 505: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[15]'
Warning 506: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[16]'
Warning 507: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[17]'
Warning 508: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[18]'
Warning 509: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[19]'
Warning 510: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[20]'
Warning 511: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[21]'
Warning 512: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[22]'
Warning 513: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[23]'
Warning 514: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[24]'
Warning 515: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[25]'
Warning 516: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[26]'
Warning 517: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[27]'
Warning 518: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[28]'
Warning 519: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[29]'
Warning 520: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[30]'
Warning 521: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[31]'
Warning 522: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[32]'
Warning 523: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[33]'
Warning 524: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[34]'
Warning 525: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[35]'
Warning 526: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[36]'
Warning 527: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[37]'
Warning 528: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[0]'
Warning 529: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[1]'
Warning 530: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[2]'
Warning 531: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[3]'
Warning 532: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[4]'
Warning 533: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[5]'
Warning 534: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[6]'
Warning 535: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[7]'
Warning 536: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[8]'
Warning 537: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[9]'
Warning 538: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[10]'
Warning 539: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[11]'
Warning 540: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[12]'
Warning 541: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[13]'
Warning 542: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[14]'
Warning 543: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[15]'
Warning 544: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[16]'
Warning 545: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[17]'
Warning 546: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[18]'
Warning 547: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[19]'
Warning 548: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[20]'
Warning 549: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[21]'
Warning 550: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[22]'
Warning 551: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[23]'
Warning 552: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[24]'
Warning 553: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[25]'
Warning 554: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[26]'
Warning 555: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[27]'
Warning 556: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[28]'
Warning 557: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[29]'
Warning 558: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[30]'
Warning 559: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[31]'
Warning 560: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[32]'
Warning 561: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[33]'
Warning 562: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[34]'
Warning 563: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[35]'
Warning 564: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[36]'
Warning 565: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[37]'
Warning 566: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[0]'
Warning 567: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[1]'
Warning 568: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[2]'
Warning 569: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[3]'
Warning 570: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[4]'
Warning 571: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[5]'
Warning 572: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[6]'
Warning 573: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[7]'
Warning 574: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[8]'
Warning 575: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[9]'
Warning 576: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[10]'
Warning 577: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[11]'
Warning 578: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[12]'
Warning 579: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[13]'
Warning 580: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[14]'
Warning 581: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[15]'
Warning 582: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[16]'
Warning 583: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[17]'
Warning 584: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[18]'
Warning 585: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[19]'
Warning 586: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[20]'
Warning 587: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[21]'
Warning 588: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[22]'
Warning 589: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[23]'
Warning 590: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[24]'
Warning 591: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[25]'
Warning 592: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[26]'
Warning 593: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[27]'
Warning 594: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[28]'
Warning 595: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[29]'
Warning 596: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[30]'
Warning 597: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[31]'
Warning 598: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[32]'
Warning 599: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[33]'
Warning 600: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[34]'
Warning 601: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[35]'
Warning 602: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[36]'
Warning 603: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[37]'
Warning 604: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[0]'
Warning 605: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[1]'
Warning 606: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[2]'
Warning 607: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[3]'
Warning 608: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[4]'
Warning 609: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[5]'
Warning 610: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[6]'
Warning 611: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[7]'
Warning 612: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[8]'
Warning 613: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[9]'
Warning 614: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[10]'
Warning 615: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[11]'
Warning 616: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[12]'
Warning 617: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[13]'
Warning 618: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[14]'
Warning 619: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[15]'
Warning 620: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[16]'
Warning 621: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[17]'
Warning 622: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[18]'
Warning 623: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[19]'
Warning 624: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[20]'
Warning 625: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[21]'
Warning 626: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[22]'
Warning 627: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[23]'
Warning 628: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[24]'
Warning 629: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[25]'
Warning 630: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[26]'
Warning 631: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[27]'
Warning 632: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[28]'
Warning 633: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[29]'
Warning 634: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[30]'
Warning 635: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[31]'
Warning 636: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[32]'
Warning 637: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[33]'
Warning 638: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[34]'
Warning 639: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[35]'
Warning 640: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[36]'
Warning 641: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[37]'
Warning 642: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[0]'
Warning 643: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[1]'
Warning 644: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[2]'
Warning 645: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[3]'
Warning 646: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[4]'
Warning 647: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[5]'
Warning 648: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[6]'
Warning 649: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[7]'
Warning 650: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[8]'
Warning 651: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[9]'
Warning 652: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[10]'
Warning 653: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[11]'
Warning 654: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[12]'
Warning 655: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[13]'
Warning 656: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[14]'
Warning 657: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[15]'
Warning 658: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[16]'
Warning 659: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[17]'
Warning 660: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[18]'
Warning 661: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[19]'
Warning 662: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[20]'
Warning 663: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[21]'
Warning 664: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[22]'
Warning 665: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[23]'
Warning 666: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[24]'
Warning 667: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[25]'
Warning 668: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[26]'
Warning 669: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[27]'
Warning 670: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[28]'
Warning 671: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[29]'
Warning 672: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[30]'
Warning 673: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[31]'
Warning 674: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[32]'
Warning 675: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[33]'
Warning 676: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[34]'
Warning 677: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[35]'
Warning 678: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[36]'
Warning 679: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[37]'
Warning 680: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[0]'
Warning 681: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[1]'
Warning 682: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[2]'
Warning 683: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[3]'
Warning 684: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[4]'
Warning 685: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[5]'
Warning 686: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[6]'
Warning 687: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[7]'
Warning 688: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[8]'
Warning 689: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[9]'
Warning 690: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[10]'
Warning 691: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[11]'
Warning 692: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[12]'
Warning 693: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[13]'
Warning 694: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[14]'
Warning 695: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[15]'
Warning 696: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[16]'
Warning 697: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[17]'
Warning 698: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[18]'
Warning 699: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[19]'
Warning 700: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[20]'
Warning 701: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[21]'
Warning 702: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[22]'
Warning 703: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[23]'
Warning 704: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[24]'
Warning 705: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[25]'
Warning 706: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[26]'
Warning 707: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[27]'
Warning 708: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[28]'
Warning 709: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[29]'
Warning 710: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[30]'
Warning 711: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[31]'
Warning 712: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[32]'
Warning 713: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[33]'
Warning 714: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[34]'
Warning 715: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[35]'
Warning 716: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[36]'
Warning 717: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[37]'
Warning 718: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[0]'
Warning 719: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[1]'
Warning 720: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[2]'
Warning 721: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[3]'
Warning 722: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[4]'
Warning 723: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[5]'
Warning 724: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[6]'
Warning 725: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[7]'
Warning 726: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[8]'
Warning 727: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[9]'
Warning 728: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[10]'
Warning 729: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[11]'
Warning 730: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[12]'
Warning 731: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[13]'
Warning 732: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[14]'
Warning 733: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[15]'
Warning 734: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[16]'
Warning 735: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[17]'
Warning 736: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[18]'
Warning 737: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[19]'
Warning 738: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[20]'
Warning 739: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[21]'
Warning 740: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[22]'
Warning 741: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[23]'
Warning 742: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[24]'
Warning 743: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[25]'
Warning 744: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[26]'
Warning 745: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[27]'
Warning 746: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[28]'
Warning 747: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[29]'
Warning 748: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[30]'
Warning 749: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[31]'
Warning 750: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[32]'
Warning 751: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[33]'
Warning 752: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[34]'
Warning 753: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[35]'
Warning 754: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[36]'
Warning 755: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[37]'
Warning 756: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$398'
Warning 757: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 758: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 759: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 760: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 761: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 762: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 763: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 764: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 765: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 766: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 767: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 768: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 769: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 770: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 771: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 772: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 773: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 774: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 775: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 776: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 777: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[0]'
Warning 778: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[1]'
Warning 779: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[2]'
Warning 780: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[3]'
Warning 781: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[4]'
Warning 782: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[5]'
Warning 783: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 784: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 785: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 786: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 787: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 788: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 789: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 790: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 791: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 792: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 793: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 794: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 795: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 796: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 797: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 798: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 799: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 800: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 801: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[0]'
Warning 802: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[1]'
Warning 803: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[2]'
Warning 804: set_output_delay command matched but was not applied to primary input '$iopadmap$load_acc'
Warning 805: set_output_delay command matched but was not applied to primary input '$iopadmap$reset'
Warning 806: set_output_delay command matched but was not applied to primary input '$iopadmap$round'
Warning 807: set_output_delay command matched but was not applied to primary input '$iopadmap$saturate_enable'
Warning 808: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[0]'
Warning 809: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[1]'
Warning 810: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[2]'
Warning 811: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[3]'
Warning 812: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[4]'
Warning 813: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[5]'
Warning 814: set_output_delay command matched but was not applied to primary input '$iopadmap$subtract'
Warning 815: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_a'
Warning 816: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_b'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'vclk' (Virtual Clock)

# Load Timing Constraints took 0.01 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.10 seconds (max_rss 65.6 MiB, delta_rss +39.4 MiB)
Warning 817: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 651
Netlist num_blocks: 666
Netlist EMPTY blocks: 0.
Netlist io blocks: 650.
Netlist clb blocks: 4.
Netlist dsp blocks: 12.
Netlist bram blocks: 0.
Netlist inputs pins: 61
Netlist output pins: 589

Pb types usage...
  io                               : 650
   io_output                       : 589
    outpad                         : 589
   io_input                        : 61
    inpad                          : 61
  clb                              : 4
   clb_lr                          : 4
    fle                            : 31
     ble5                          : 62
      lut5                         : 62
       lut                         : 62
  dsp                              : 12
   dsp_lr                          : 12
    RS_DSP_MULT                    : 1
    RS_DSP_MULT_REGIN              : 1
    RS_DSP_MULT_REGOUT             : 1
    RS_DSP_MULT_REGIN_REGOUT       : 1
    RS_DSP_MULTADD                 : 1
    RS_DSP_MULTADD_REGIN           : 1
    RS_DSP_MULTADD_REGOUT          : 1
    RS_DSP_MULTADD_REGIN_REGOUT    : 1
    RS_DSP_MULTACC                 : 1
    RS_DSP_MULTACC_REGIN           : 1
    RS_DSP_MULTACC_REGOUT          : 1
    RS_DSP_MULTACC_REGIN_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		650	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		4	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		12	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.21 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.21 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.21 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.4 MiB, delta_rss +0.0 MiB)
Warning 818: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 819: Sized nonsensical R=0 transistor to minimum width
Warning 820: Sized nonsensical R=0 transistor to minimum width
Warning 821: Sized nonsensical R=0 transistor to minimum width
Warning 822: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 15.27 seconds (max_rss 482.8 MiB, delta_rss +416.5 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 16.04 seconds (max_rss 482.8 MiB, delta_rss +416.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 31.20 seconds (max_rss 482.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 823: Found no more sample locations for SOURCE in io_top
Warning 824: Found no more sample locations for OPIN in io_top
Warning 825: Found no more sample locations for SOURCE in io_right
Warning 826: Found no more sample locations for OPIN in io_right
Warning 827: Found no more sample locations for SOURCE in io_bottom
Warning 828: Found no more sample locations for OPIN in io_bottom
Warning 829: Found no more sample locations for SOURCE in io_left
Warning 830: Found no more sample locations for OPIN in io_left
Warning 831: Found no more sample locations for SOURCE in clb
Warning 832: Found no more sample locations for OPIN in clb
Warning 833: Found no more sample locations for SOURCE in dsp
Warning 834: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 482.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 31.29 seconds (max_rss 482.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 835: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 836: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 837: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 838: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 839: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 840: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 841: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 842: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 843: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 844: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 845: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 846: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 847: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 848: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 849: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 850: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 851: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 852: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 853: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 854: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 855: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 856: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 857: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 858: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 859: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 860: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 861: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 862: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 863: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 864: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 865: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 866: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 867: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 868: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 869: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 870: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 871: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 872: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 873: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 874: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 875: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 876: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 877: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 878: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 879: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 880: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 881: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 882: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 883: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 884: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 885: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 886: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 887: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 888: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 889: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 890: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 891: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 892: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 893: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 894: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 895: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 896: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 897: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 898: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 899: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 900: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 901: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 902: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 903: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 904: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 905: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 906: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 907: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 908: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 909: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 910: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 911: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 912: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 913: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 914: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 915: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 916: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 917: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 918: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 919: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 920: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 921: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 922: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 923: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 924: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 925: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 926: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 927: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 928: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 929: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 930: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 931: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 932: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 933: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 934: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 935: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 936: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 937: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 938: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 939: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 940: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 941: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 942: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 943: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 944: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 945: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 946: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 947: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 948: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 949: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 950: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 951: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 952: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 953: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 954: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 955: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 956: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 957: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 958: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 959: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 960: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 961: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 962: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 963: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 964: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 965: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 966: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 967: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 968: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 969: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 970: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 971: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 972: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 973: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 974: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 975: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 976: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 977: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 978: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 979: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 980: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 981: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 982: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 983: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 984: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 985: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 986: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 987: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 988: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 989: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 990: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 991: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 992: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 993: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 994: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 995: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 996: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 997: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 998: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 999: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 1000: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 1001: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 1002: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 1003: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 1004: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 1005: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 1006: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 1007: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 1008: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 1009: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 1010: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 1011: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 1012: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 1013: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 1014: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 1015: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 1016: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 1017: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 1018: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 1019: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 1020: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 1021: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 1022: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 1023: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 1024: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 1025: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 1026: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 1027: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 1028: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 1029: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 1030: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 1031: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 1032: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 1033: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 1034: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 1035: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 1036: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 1037: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 1038: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 1039: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 1040: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 1041: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 1042: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 1043: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 1044: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 1045: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 1046: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 1047: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 1048: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 1049: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 1050: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 1051: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 1052: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 1053: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 1054: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 1055: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 1056: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 1057: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 1058: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 1059: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 1060: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 1061: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 1062: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 1063: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 1064: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 1065: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 1066: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 1067: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 1068: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 1069: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 1070: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 1071: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 1072: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 1073: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 1074: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 1075: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 1076: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 1077: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 1078: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 1079: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 1080: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 1081: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 1082: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 1083: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 1084: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 1085: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 1086: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 1087: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 1088: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 1089: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 1090: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 1091: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 1092: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 1093: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 1094: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 1095: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 1096: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 1097: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 1098: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 1099: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 1100: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 1101: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 1102: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 1103: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 1104: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 1105: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 1106: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 1107: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 1108: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 1109: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 1110: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 1111: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 1112: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 1113: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 1114: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 1115: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 1116: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 1117: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 1118: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 1119: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 1120: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 1121: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 1122: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 1123: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 1124: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 1125: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 1126: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 1127: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 1128: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 1129: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 1130: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 1131: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 1132: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 1133: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 1134: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 1135: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 1136: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 1137: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 1138: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 1139: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 1140: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 1141: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 1142: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 1143: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 1144: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 1145: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 1146: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 1147: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 1148: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 1149: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 1150: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 1151: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 1152: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 1153: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 1154: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 1155: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 1156: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 1157: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 1158: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 1159: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 1160: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 1161: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 1162: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 1163: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 1164: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 1165: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 1166: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 1167: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 1168: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 1169: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 1170: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 1171: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 1172: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 1173: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 1174: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 1175: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 1176: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 1177: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 1178: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 1179: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 1180: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 1181: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 1182: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 1183: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 1184: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 1185: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 1186: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 1187: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 1188: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 1189: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 1190: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 1191: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 1192: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 1193: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 1194: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 1195: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 1196: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 1197: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 1198: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 1199: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 1200: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 1201: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 1202: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 1203: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 1204: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 1205: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 1206: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 1207: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 1208: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 1209: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 1210: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 1211: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 1212: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 1213: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 1214: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 1215: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 1216: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 1217: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 1218: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 1219: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 1220: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 1221: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 1222: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 1223: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 1224: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 1225: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 1226: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 1227: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 1228: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 1229: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 1230: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 1231: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 1232: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 1233: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 1234: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 1235: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 1236: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 1237: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 1238: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 1239: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 1240: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 1241: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 1242: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 1243: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 1244: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 1245: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 1246: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 1247: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 1248: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 1249: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 1250: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 1251: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 1252: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 1253: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 1254: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 1255: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 1256: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 1257: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 1258: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 1259: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 1260: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 1261: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 1262: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 1263: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 1264: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 1265: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 1266: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 1267: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 1268: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 1269: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 1270: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 1271: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 1272: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 1273: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 1274: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 1275: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 1276: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 1277: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 1278: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 1279: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 1280: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 1281: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 1282: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 1283: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 1284: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 1285: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 1286: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 1287: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 1288: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 1289: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 1290: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 1291: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 1292: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 1293: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 1294: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 1295: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 1296: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 1297: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 1298: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 1299: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 1300: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 1301: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 1302: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 1303: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 1304: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 1305: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 1306: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 1307: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 1308: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 1309: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 1310: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 1311: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 1312: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 1313: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 1314: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 1315: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 1316: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 1317: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 1318: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 1319: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 1320: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 1321: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 1322: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 1323: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 1324: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 1325: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 1326: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 1327: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 1328: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 1329: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 1330: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 1331: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 1332: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 1333: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 1334: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 1335: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 1336: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 1337: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 1338: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 1339: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 1340: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 1341: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 1342: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 1343: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 1344: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 1345: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 1346: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 1347: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 1348: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 1349: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 36.30 seconds (max_rss 482.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 36.33 seconds (max_rss 482.8 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading GJC4_pin_loc.place.

Warning 1350: Block out:$iopadmap$dly_b_mult[0] has an invalid name and it is going to be skipped.
Warning 1351: Block out:$iopadmap$dly_b_mult[1] has an invalid name and it is going to be skipped.
Warning 1352: Block out:$iopadmap$dly_b_mult[2] has an invalid name and it is going to be skipped.
Warning 1353: Block out:$iopadmap$dly_b_mult[3] has an invalid name and it is going to be skipped.
Warning 1354: Block out:$iopadmap$dly_b_mult[4] has an invalid name and it is going to be skipped.
Warning 1355: Block out:$iopadmap$dly_b_mult[5] has an invalid name and it is going to be skipped.
Warning 1356: Block out:$iopadmap$dly_b_mult[6] has an invalid name and it is going to be skipped.
Warning 1357: Block out:$iopadmap$dly_b_mult[7] has an invalid name and it is going to be skipped.
Warning 1358: Block out:$iopadmap$dly_b_mult[8] has an invalid name and it is going to be skipped.
Warning 1359: Block out:$iopadmap$dly_b_mult[9] has an invalid name and it is going to be skipped.
Warning 1360: Block out:$iopadmap$dly_b_mult[10] has an invalid name and it is going to be skipped.
Warning 1361: Block out:$iopadmap$dly_b_mult[11] has an invalid name and it is going to be skipped.
Warning 1362: Block out:$iopadmap$dly_b_mult[12] has an invalid name and it is going to be skipped.
Warning 1363: Block out:$iopadmap$dly_b_mult[13] has an invalid name and it is going to be skipped.
Warning 1364: Block out:$iopadmap$dly_b_mult[14] has an invalid name and it is going to be skipped.
Warning 1365: Block out:$iopadmap$dly_b_mult[15] has an invalid name and it is going to be skipped.
Warning 1366: Block out:$iopadmap$dly_b_mult[16] has an invalid name and it is going to be skipped.
Warning 1367: Block out:$iopadmap$dly_b_mult[17] has an invalid name and it is going to be skipped.
Warning 1368: Block out:$iopadmap$dly_b_mult_regin[0] has an invalid name and it is going to be skipped.
Warning 1369: Block out:$iopadmap$dly_b_mult_regin[1] has an invalid name and it is going to be skipped.
Warning 1370: Block out:$iopadmap$dly_b_mult_regin[2] has an invalid name and it is going to be skipped.
Warning 1371: Block out:$iopadmap$dly_b_mult_regin[3] has an invalid name and it is going to be skipped.
Warning 1372: Block out:$iopadmap$dly_b_mult_regin[4] has an invalid name and it is going to be skipped.
Warning 1373: Block out:$iopadmap$dly_b_mult_regin[5] has an invalid name and it is going to be skipped.
Warning 1374: Block out:$iopadmap$dly_b_mult_regin[6] has an invalid name and it is going to be skipped.
Warning 1375: Block out:$iopadmap$dly_b_mult_regin[7] has an invalid name and it is going to be skipped.
Warning 1376: Block out:$iopadmap$dly_b_mult_regin[8] has an invalid name and it is going to be skipped.
Warning 1377: Block out:$iopadmap$dly_b_mult_regin[9] has an invalid name and it is going to be skipped.
Warning 1378: Block out:$iopadmap$dly_b_mult_regin[10] has an invalid name and it is going to be skipped.
Warning 1379: Block out:$iopadmap$dly_b_mult_regin[11] has an invalid name and it is going to be skipped.
Warning 1380: Block out:$iopadmap$dly_b_mult_regin[12] has an invalid name and it is going to be skipped.
Warning 1381: Block out:$iopadmap$dly_b_mult_regin[13] has an invalid name and it is going to be skipped.
Warning 1382: Block out:$iopadmap$dly_b_mult_regin[14] has an invalid name and it is going to be skipped.
Warning 1383: Block out:$iopadmap$dly_b_mult_regin[15] has an invalid name and it is going to be skipped.
Warning 1384: Block out:$iopadmap$dly_b_mult_regin[16] has an invalid name and it is going to be skipped.
Warning 1385: Block out:$iopadmap$dly_b_mult_regin[17] has an invalid name and it is going to be skipped.
Warning 1386: Block out:$iopadmap$dly_b_mult_regin_regout[0] has an invalid name and it is going to be skipped.
Warning 1387: Block out:$iopadmap$dly_b_mult_regin_regout[1] has an invalid name and it is going to be skipped.
Warning 1388: Block out:$iopadmap$dly_b_mult_regin_regout[2] has an invalid name and it is going to be skipped.
Warning 1389: Block out:$iopadmap$dly_b_mult_regin_regout[3] has an invalid name and it is going to be skipped.
Warning 1390: Block out:$iopadmap$dly_b_mult_regin_regout[4] has an invalid name and it is going to be skipped.
Warning 1391: Block out:$iopadmap$dly_b_mult_regin_regout[5] has an invalid name and it is going to be skipped.
Warning 1392: Block out:$iopadmap$dly_b_mult_regin_regout[6] has an invalid name and it is going to be skipped.
Warning 1393: Block out:$iopadmap$dly_b_mult_regin_regout[7] has an invalid name and it is going to be skipped.
Warning 1394: Block out:$iopadmap$dly_b_mult_regin_regout[8] has an invalid name and it is going to be skipped.
Warning 1395: Block out:$iopadmap$dly_b_mult_regin_regout[9] has an invalid name and it is going to be skipped.
Warning 1396: Block out:$iopadmap$dly_b_mult_regin_regout[10] has an invalid name and it is going to be skipped.
Warning 1397: Block out:$iopadmap$dly_b_mult_regin_regout[11] has an invalid name and it is going to be skipped.
Warning 1398: Block out:$iopadmap$dly_b_mult_regin_regout[12] has an invalid name and it is going to be skipped.
Warning 1399: Block out:$iopadmap$dly_b_mult_regin_regout[13] has an invalid name and it is going to be skipped.
Warning 1400: Block out:$iopadmap$dly_b_mult_regin_regout[14] has an invalid name and it is going to be skipped.
Warning 1401: Block out:$iopadmap$dly_b_mult_regin_regout[15] has an invalid name and it is going to be skipped.
Warning 1402: Block out:$iopadmap$dly_b_mult_regin_regout[16] has an invalid name and it is going to be skipped.
Warning 1403: Block out:$iopadmap$dly_b_mult_regin_regout[17] has an invalid name and it is going to be skipped.
Warning 1404: Block out:$iopadmap$dly_b_mult_regout[0] has an invalid name and it is going to be skipped.
Warning 1405: Block out:$iopadmap$dly_b_mult_regout[1] has an invalid name and it is going to be skipped.
Warning 1406: Block out:$iopadmap$dly_b_mult_regout[2] has an invalid name and it is going to be skipped.
Warning 1407: Block out:$iopadmap$dly_b_mult_regout[3] has an invalid name and it is going to be skipped.
Warning 1408: Block out:$iopadmap$dly_b_mult_regout[4] has an invalid name and it is going to be skipped.
Warning 1409: Block out:$iopadmap$dly_b_mult_regout[5] has an invalid name and it is going to be skipped.
Warning 1410: Block out:$iopadmap$dly_b_mult_regout[6] has an invalid name and it is going to be skipped.
Warning 1411: Block out:$iopadmap$dly_b_mult_regout[7] has an invalid name and it is going to be skipped.
Warning 1412: Block out:$iopadmap$dly_b_mult_regout[8] has an invalid name and it is going to be skipped.
Warning 1413: Block out:$iopadmap$dly_b_mult_regout[9] has an invalid name and it is going to be skipped.
Warning 1414: Block out:$iopadmap$dly_b_mult_regout[10] has an invalid name and it is going to be skipped.
Warning 1415: Block out:$iopadmap$dly_b_mult_regout[11] has an invalid name and it is going to be skipped.
Warning 1416: Block out:$iopadmap$dly_b_mult_regout[12] has an invalid name and it is going to be skipped.
Warning 1417: Block out:$iopadmap$dly_b_mult_regout[13] has an invalid name and it is going to be skipped.
Warning 1418: Block out:$iopadmap$dly_b_mult_regout[14] has an invalid name and it is going to be skipped.
Warning 1419: Block out:$iopadmap$dly_b_mult_regout[15] has an invalid name and it is going to be skipped.
Warning 1420: Block out:$iopadmap$dly_b_mult_regout[16] has an invalid name and it is going to be skipped.
Warning 1421: Block out:$iopadmap$dly_b_mult_regout[17] has an invalid name and it is going to be skipped.
Warning 1422: Block out:$iopadmap$dly_b_multacc[0] has an invalid name and it is going to be skipped.
Warning 1423: Block out:$iopadmap$dly_b_multacc[1] has an invalid name and it is going to be skipped.
Warning 1424: Block out:$iopadmap$dly_b_multacc[2] has an invalid name and it is going to be skipped.
Warning 1425: Block out:$iopadmap$dly_b_multacc[3] has an invalid name and it is going to be skipped.
Warning 1426: Block out:$iopadmap$dly_b_multacc[4] has an invalid name and it is going to be skipped.
Warning 1427: Block out:$iopadmap$dly_b_multacc[5] has an invalid name and it is going to be skipped.
Warning 1428: Block out:$iopadmap$dly_b_multacc[6] has an invalid name and it is going to be skipped.
Warning 1429: Block out:$iopadmap$dly_b_multacc[7] has an invalid name and it is going to be skipped.
Warning 1430: Block out:$iopadmap$dly_b_multacc[8] has an invalid name and it is going to be skipped.
Warning 1431: Block out:$iopadmap$dly_b_multacc[9] has an invalid name and it is going to be skipped.
Warning 1432: Block out:$iopadmap$dly_b_multacc[10] has an invalid name and it is going to be skipped.
Warning 1433: Block out:$iopadmap$dly_b_multacc[11] has an invalid name and it is going to be skipped.
Warning 1434: Block out:$iopadmap$dly_b_multacc[12] has an invalid name and it is going to be skipped.
Warning 1435: Block out:$iopadmap$dly_b_multacc[13] has an invalid name and it is going to be skipped.
Warning 1436: Block out:$iopadmap$dly_b_multacc[14] has an invalid name and it is going to be skipped.
Warning 1437: Block out:$iopadmap$dly_b_multacc[15] has an invalid name and it is going to be skipped.
Warning 1438: Block out:$iopadmap$dly_b_multacc[16] has an invalid name and it is going to be skipped.
Warning 1439: Block out:$iopadmap$dly_b_multacc[17] has an invalid name and it is going to be skipped.
Warning 1440: Block out:$iopadmap$dly_b_multacc_regin[0] has an invalid name and it is going to be skipped.
Warning 1441: Block out:$iopadmap$dly_b_multacc_regin[1] has an invalid name and it is going to be skipped.
Warning 1442: Block out:$iopadmap$dly_b_multacc_regin[2] has an invalid name and it is going to be skipped.
Warning 1443: Block out:$iopadmap$dly_b_multacc_regin[3] has an invalid name and it is going to be skipped.
Warning 1444: Block out:$iopadmap$dly_b_multacc_regin[4] has an invalid name and it is going to be skipped.
Warning 1445: Block out:$iopadmap$dly_b_multacc_regin[5] has an invalid name and it is going to be skipped.
Warning 1446: Block out:$iopadmap$dly_b_multacc_regin[6] has an invalid name and it is going to be skipped.
Warning 1447: Block out:$iopadmap$dly_b_multacc_regin[7] has an invalid name and it is going to be skipped.
Warning 1448: Block out:$iopadmap$dly_b_multacc_regin[8] has an invalid name and it is going to be skipped.
Warning 1449: Block out:$iopadmap$dly_b_multacc_regin[9] has an invalid name and it is going to be skipped.
Warning 1450: Block out:$iopadmap$dly_b_multacc_regin[10] has an invalid name and it is going to be skipped.
Warning 1451: Block out:$iopadmap$dly_b_multacc_regin[11] has an invalid name and it is going to be skipped.
Warning 1452: Block out:$iopadmap$dly_b_multacc_regin[12] has an invalid name and it is going to be skipped.
Warning 1453: Block out:$iopadmap$dly_b_multacc_regin[13] has an invalid name and it is going to be skipped.
Warning 1454: Block out:$iopadmap$dly_b_multacc_regin[14] has an invalid name and it is going to be skipped.
Warning 1455: Block out:$iopadmap$dly_b_multacc_regin[15] has an invalid name and it is going to be skipped.
Warning 1456: Block out:$iopadmap$dly_b_multacc_regin[16] has an invalid name and it is going to be skipped.
Warning 1457: Block out:$iopadmap$dly_b_multacc_regin[17] has an invalid name and it is going to be skipped.
Warning 1458: Block out:$iopadmap$dly_b_multacc_regin_regout[0] has an invalid name and it is going to be skipped.
Warning 1459: Block out:$iopadmap$dly_b_multacc_regin_regout[1] has an invalid name and it is going to be skipped.
Warning 1460: Block out:$iopadmap$dly_b_multacc_regin_regout[2] has an invalid name and it is going to be skipped.
Warning 1461: Block out:$iopadmap$dly_b_multacc_regin_regout[3] has an invalid name and it is going to be skipped.
Warning 1462: Block out:$iopadmap$dly_b_multacc_regin_regout[4] has an invalid name and it is going to be skipped.
Warning 1463: Block out:$iopadmap$dly_b_multacc_regin_regout[5] has an invalid name and it is going to be skipped.
Warning 1464: Block out:$iopadmap$dly_b_multacc_regin_regout[6] has an invalid name and it is going to be skipped.
Warning 1465: Block out:$iopadmap$dly_b_multacc_regin_regout[7] has an invalid name and it is going to be skipped.
Warning 1466: Block out:$iopadmap$dly_b_multacc_regin_regout[8] has an invalid name and it is going to be skipped.
Warning 1467: Block out:$iopadmap$dly_b_multacc_regin_regout[9] has an invalid name and it is going to be skipped.
Warning 1468: Block out:$iopadmap$dly_b_multacc_regin_regout[10] has an invalid name and it is going to be skipped.
Warning 1469: Block out:$iopadmap$dly_b_multacc_regin_regout[11] has an invalid name and it is going to be skipped.
Warning 1470: Block out:$iopadmap$dly_b_multacc_regin_regout[12] has an invalid name and it is going to be skipped.
Warning 1471: Block out:$iopadmap$dly_b_multacc_regin_regout[13] has an invalid name and it is going to be skipped.
Warning 1472: Block out:$iopadmap$dly_b_multacc_regin_regout[14] has an invalid name and it is going to be skipped.
Warning 1473: Block out:$iopadmap$dly_b_multacc_regin_regout[15] has an invalid name and it is going to be skipped.
Warning 1474: Block out:$iopadmap$dly_b_multacc_regin_regout[16] has an invalid name and it is going to be skipped.
Warning 1475: Block out:$iopadmap$dly_b_multacc_regin_regout[17] has an invalid name and it is going to be skipped.
Warning 1476: Block out:$iopadmap$dly_b_multacc_regout[0] has an invalid name and it is going to be skipped.
Warning 1477: Block out:$iopadmap$dly_b_multacc_regout[1] has an invalid name and it is going to be skipped.
Warning 1478: Block out:$iopadmap$dly_b_multacc_regout[2] has an invalid name and it is going to be skipped.
Warning 1479: Block out:$iopadmap$dly_b_multacc_regout[3] has an invalid name and it is going to be skipped.
Warning 1480: Block out:$iopadmap$dly_b_multacc_regout[4] has an invalid name and it is going to be skipped.
Warning 1481: Block out:$iopadmap$dly_b_multacc_regout[5] has an invalid name and it is going to be skipped.
Warning 1482: Block out:$iopadmap$dly_b_multacc_regout[6] has an invalid name and it is going to be skipped.
Warning 1483: Block out:$iopadmap$dly_b_multacc_regout[7] has an invalid name and it is going to be skipped.
Warning 1484: Block out:$iopadmap$dly_b_multacc_regout[8] has an invalid name and it is going to be skipped.
Warning 1485: Block out:$iopadmap$dly_b_multacc_regout[9] has an invalid name and it is going to be skipped.
Warning 1486: Block out:$iopadmap$dly_b_multacc_regout[10] has an invalid name and it is going to be skipped.
Warning 1487: Block out:$iopadmap$dly_b_multacc_regout[11] has an invalid name and it is going to be skipped.
Warning 1488: Block out:$iopadmap$dly_b_multacc_regout[12] has an invalid name and it is going to be skipped.
Warning 1489: Block out:$iopadmap$dly_b_multacc_regout[13] has an invalid name and it is going to be skipped.
Warning 1490: Block out:$iopadmap$dly_b_multacc_regout[14] has an invalid name and it is going to be skipped.
Warning 1491: Block out:$iopadmap$dly_b_multacc_regout[15] has an invalid name and it is going to be skipped.
Warning 1492: Block out:$iopadmap$dly_b_multacc_regout[16] has an invalid name and it is going to be skipped.
Warning 1493: Block out:$iopadmap$dly_b_multacc_regout[17] has an invalid name and it is going to be skipped.
Successfully read constraints file GJC4_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 482.8 MiB, delta_rss +0.0 MiB)

There are 1224 point to point connections in this circuit.

Warning 1494: 1057 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 30981

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 193.629 td_cost: 1.41456e-07
Initial placement estimated Critical Path Delay (CPD): 9.39685 ns
Initial placement estimated setup Total Negative Slack (sTNS): -162.988 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -4.39685 ns

Initial placement estimated setup slack histogram:
[ -4.4e-09: -4.4e-09)  6 ( 15.8%) |*****************
[ -4.4e-09: -4.4e-09)  0 (  0.0%) |
[ -4.4e-09: -4.3e-09)  0 (  0.0%) |
[ -4.3e-09: -4.3e-09)  7 ( 18.4%) |********************
[ -4.3e-09: -4.3e-09)  0 (  0.0%) |
[ -4.3e-09: -4.3e-09)  0 (  0.0%) |
[ -4.3e-09: -4.3e-09) 17 ( 44.7%) |************************************************
[ -4.3e-09: -4.2e-09)  0 (  0.0%) |
[ -4.2e-09: -4.2e-09)  0 (  0.0%) |
[ -4.2e-09: -4.2e-09)  8 ( 21.1%) |***********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 2907
Warning 1495: Starting t: 5 of 666 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.5 1.1e-03   0.912     160.50 9.6799e-08   8.437       -119   -3.437   0.008  0.0576   63.0     1.00 0.000      2907  0.200
   2    0.4 1.0e-03   0.945     140.83 6.7673e-08   8.501       -120   -3.501   0.007  0.0582   35.8     4.07 0.000      5814  0.950
   3    0.5 9.7e-04   0.994     132.58 5.7492e-08   7.787      -96.3   -2.787   0.003  0.0044   20.3     5.82 0.000      8721  0.950
   4    0.5 9.3e-04   1.000     131.39 5.5195e-08   7.787      -96.3   -2.787   0.003  0.0012   11.4     6.82 0.000     11628  0.950
   5    0.4 8.8e-04   0.974     131.34 5.1155e-08   7.787      -96.3   -2.787   0.006  0.0096    6.4     7.39 0.000     14535  0.950
   6    0.4 8.4e-04   0.999     130.27 5.3613e-08   7.543        -90   -2.543   0.008  0.0006    3.6     7.70 0.000     17442  0.950
   7    0.4 7.9e-04   1.000     130.25 5.3218e-08   7.543        -90   -2.543   0.007  0.0015    2.1     7.88 0.000     20349  0.950
   8    0.4 7.5e-04   0.998     128.98 5.2934e-08   7.543        -90   -2.543   0.010  0.0014    1.2     7.98 0.000     23256  0.950
   9    0.4 7.2e-04   0.999     128.92 5.234e-08    7.604      -90.3   -2.604   0.009  0.0014    1.0     8.00 0.000     26163  0.950
  10    0.4 5.7e-04   0.996     128.36 5.2898e-08   7.543        -90   -2.543   0.006  0.0015    1.0     8.00 0.000     29070  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=128.238, TD costs=5.23581e-08, CPD=  7.604 (ns) 
  11    0.0 4.6e-04   0.998     128.90 5.1881e-08   7.604      -90.3   -2.604   0.148  0.0011    1.0     8.00 0.000     31977  0.800
  12    0.0 3.7e-04   0.999     128.27 5.2904e-08   7.543        -90   -2.543   0.159  0.0014    1.0     8.00 0.000     34884  0.800
  13    0.0 3.5e-04   0.996     128.52 5.1881e-08   7.604      -90.3   -2.604   0.139  0.0013    1.0     8.00 0.000     37791  0.950
  14    0.0 2.8e-04   0.999     128.24 5.2898e-08   7.543        -90   -2.543   0.130  0.0008    1.0     8.00 0.000     40698  0.800
  15    0.0 2.2e-04   0.995     128.00 5.188e-08    7.604      -90.3   -2.604   0.108  0.0006    1.0     8.00 0.000     43605  0.800
Checkpoint saved: bb_costs=128.228, TD costs=5.29525e-08, CPD=  7.543 (ns) 
  16    0.0 1.8e-04   0.998     127.94 5.2891e-08   7.543        -90   -2.543   0.108  0.0005    1.0     8.00 0.000     46512  0.800
  17    0.0 1.4e-04   0.995     127.95 5.188e-08    7.604      -90.3   -2.604   0.088  0.0004    1.0     8.00 0.000     49419  0.800
  18    0.0 1.1e-04   1.000     127.88 5.2888e-08   7.543        -90   -2.543   0.087  0.0003    1.0     8.00 0.000     52326  0.800
  19    0.0 9.1e-05   0.995     127.81 5.1881e-08   7.604      -90.3   -2.604   0.069  0.0004    1.0     8.00 0.000     55233  0.800
  20    0.0 7.3e-05   0.999     127.79 5.2886e-08   7.543        -90   -2.543   0.053  0.0001    1.0     8.00 0.000     58140  0.800
  21    0.0 5.8e-05   0.996     127.78 5.1879e-08   7.604      -90.3   -2.604   0.048  0.0001    1.0     8.00 0.000     61047  0.800
  22    0.0 4.7e-05   0.999     127.77 5.2886e-08   7.543        -90   -2.543   0.056  0.0001    1.0     8.00 0.000     63954  0.800
  23    0.0 3.7e-05   0.996     127.77 5.1883e-08   7.604      -90.3   -2.604   0.040  0.0004    1.0     8.00 0.000     66861  0.800
  24    0.0 3.0e-05   0.999     127.77 5.2886e-08   7.543        -90   -2.543   0.030  0.0000    1.0     8.00 0.000     69768  0.800
  25    0.0 2.4e-05   0.996     127.77 5.1888e-08   7.604      -90.3   -2.604   0.037  0.0006    1.0     8.00 0.000     72675  0.800
  26    0.0 1.9e-05   0.999     127.76 5.2886e-08   7.543        -90   -2.543   0.027  0.0000    1.0     8.00 0.000     75582  0.800
  27    0.0 1.5e-05   0.995     127.76 5.1879e-08   7.604      -90.3   -2.604   0.022  0.0000    1.0     8.00 0.000     78489  0.800
  28    0.0 1.2e-05   0.999     127.75 5.2886e-08   7.543        -90   -2.543   0.024  0.0000    1.0     8.00 0.000     81396  0.800
  29    0.0 9.8e-06   0.995     127.76 5.1879e-08   7.604      -90.3   -2.604   0.022  0.0000    1.0     8.00 0.000     84303  0.800
  30    0.0 7.8e-06   0.999     127.75 5.2888e-08   7.543        -90   -2.543   0.025  0.0001    1.0     8.00 0.000     87210  0.800
  31    0.0 0.0e+00   0.996     127.76 5.1886e-08   7.604      -90.3   -2.604   0.022  0.0006    1.0     8.00 0.000     90117  0.800
## Placement Quench took 0.03 seconds (max_rss 482.8 MiB)
post-quench CPD = 7.54333 (ns) 

BB estimate of min-dist (placement) wire length: 20442

Completed placement consistency check successfully.

Swaps called: 90783

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.54333 ns, Fmax: 132.567 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.54333 ns
Placement estimated setup Total Negative Slack (sTNS): -89.9576 ns

Placement estimated setup slack histogram:
[ -2.5e-09: -2.5e-09)  2 (  5.3%) |******
[ -2.5e-09: -2.5e-09)  4 ( 10.5%) |*************
[ -2.5e-09: -2.5e-09)  0 (  0.0%) |
[ -2.5e-09: -2.4e-09)  0 (  0.0%) |
[ -2.4e-09: -2.4e-09) 15 ( 39.5%) |************************************************
[ -2.4e-09: -2.4e-09)  0 (  0.0%) |
[ -2.4e-09: -2.3e-09)  0 (  0.0%) |
[ -2.3e-09: -2.3e-09)  2 (  5.3%) |******
[ -2.3e-09: -2.3e-09)  4 ( 10.5%) |*************
[ -2.3e-09: -2.2e-09) 11 ( 28.9%) |***********************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.995455, bb_cost: 127.761, td_cost: 5.29525e-08, 

Placement resource usage:
  io  implemented as io_top   : 64
  io  implemented as io_right : 160
  io  implemented as io_bottom: 188
  io  implemented as io_left  : 238
  clb implemented as clb      : 4
  dsp implemented as dsp      : 12

Placement number of temperatures: 31
Placement total # of swap attempts: 90783
	Swaps accepted:  4391 ( 4.8 %)
	Swaps rejected: 39763 (43.8 %)
	Swaps aborted: 46629 (51.4 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                8.57             0.00            0.00           100.00       
                   Median                 8.56             0.00            0.00           100.00       
                   Centroid               8.52             0.00            0.00           100.00       
                   W. Centroid            8.50             0.00            0.00           100.00       

clb                Uniform                2.49             38.98           61.02          0.00         
                   Median                 2.60             52.79           36.83          10.39        
                   Centroid               2.56             37.34           62.66          0.00         
                   W. Centroid            2.65             34.36           65.64          0.00         
                   W. Median              2.68             0.00            0.00           100.00       

dsp                Uniform                8.06             3.64            96.36          0.00         
                   Median                 7.87             1.59            57.58          40.83        
                   Centroid               7.85             2.81            89.48          7.71         
                   W. Centroid            8.00             3.18            96.82          0.00         
                   W. Median              7.66             0.11            8.32           91.57        
                   Crit. Uniform          6.73             0.82            99.18          0.00         
                   Feasible Region        6.70             0.14            99.86          0.00         


Placement Quench timing analysis took 0.00227184 seconds (0.00217412 STA, 9.7718e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0829902 seconds (0.0795188 STA, 0.00347141 slack) (33 full updates: 33 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 5.36 seconds (max_rss 482.8 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0829902 seconds (0.0795188 STA, 0.00347141 slack) (33 full updates: 33 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 89.63 seconds (max_rss 482.8 MiB)
Incr Slack updates 33 in 0.000992505 sec
Full Max Req/Worst Slack updates 28 in 0.000409059 sec
Incr Max Req/Worst Slack updates 5 in 8.7764e-05 sec
Incr Criticality updates 4 in 0.000154588 sec
Full Criticality updates 29 in 0.00105101 sec
INFO: PLC: Design GJC4 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: GJC4
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_GJC4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC4_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/fabric_GJC4_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin[16] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin[14] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin[15] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin[7] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin[12] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin[17] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin[6] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin[13] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin[8] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin[9] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin[10] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin[11] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regin_regout[16] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regin_regout[14] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regin_regout[15] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regin_regout[7] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regin_regout[12] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regin_regout[0] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regin_regout[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regin_regout[17] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regin_regout[4] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regin_regout[1] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regin_regout[6] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regin_regout[3] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regin_regout[13] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regin_regout[8] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regin_regout[9] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regin_regout[10] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regin_regout[5] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regin_regout[11] in primitive RS_DSP_MULT_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult_regout[16] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult_regout[14] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult_regout[15] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult_regout[7] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult_regout[12] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult_regout[0] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult_regout[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult_regout[17] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult_regout[4] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult_regout[1] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult_regout[6] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult_regout[3] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult_regout[13] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult_regout[8] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult_regout[9] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult_regout[10] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult_regout[5] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult_regout[11] in primitive RS_DSP_MULT_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc[16] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc[14] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc[15] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc[7] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc[12] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc[0] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc[2] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc[17] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc[4] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc[1] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc[6] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc[3] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc[13] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc[8] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc[9] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc[10] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc[5] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc[11] in primitive RS_DSP_MULTACC Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin[16] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin[14] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin[15] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin[7] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin[12] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin[0] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin[2] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin[17] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin[4] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin[1] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin[6] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin[3] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin[13] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin[8] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin[9] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin[10] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin[5] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin[11] in primitive RS_DSP_MULTACC_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regin_regout[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regin_regout[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regin_regout[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regin_regout[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regin_regout[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regin_regout[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regin_regout[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regin_regout[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regin_regout[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regin_regout[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regin_regout[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regin_regout[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regin_regout[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regin_regout[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regin_regout[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regin_regout[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regin_regout[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regin_regout[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_multacc_regout[16] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_multacc_regout[14] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_multacc_regout[15] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_multacc_regout[7] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_multacc_regout[12] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_multacc_regout[0] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_multacc_regout[2] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_multacc_regout[17] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_multacc_regout[4] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_multacc_regout[1] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_multacc_regout[6] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_multacc_regout[3] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_multacc_regout[13] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_multacc_regout[8] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_multacc_regout[9] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_multacc_regout[10] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_multacc_regout[5] in primitive RS_DSP_MULTACC_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_multacc_regout[11] in primitive RS_DSP_MULTACC_REGOUT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 26.0 MiB, delta_rss +4.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   61 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 144 (144 dangling, 0 constant)
Swept net(s)        : 146
Swept block(s)      : 2
Constant Pins Marked: 61
# Clean circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 724
    .input                     :      61
    .output                    :     589
    0-LUT                      :       1
    6-LUT                      :      61
    RS_DSP_MULT                :       1
    RS_DSP_MULTACC             :       1
    RS_DSP_MULTACC_REGIN       :       1
    RS_DSP_MULTACC_REGIN_REGOUT:       1
    RS_DSP_MULTACC_REGOUT      :       1
    RS_DSP_MULTADD             :       1
    RS_DSP_MULTADD_REGIN       :       1
    RS_DSP_MULTADD_REGIN_REGOUT:       1
    RS_DSP_MULTADD_REGOUT      :       1
    RS_DSP_MULT_REGIN          :       1
    RS_DSP_MULT_REGIN_REGOUT   :       1
    RS_DSP_MULT_REGOUT         :       1
  Nets  : 651
    Avg Fanout:     2.0
    Max Fanout:    61.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2102
  Timing Graph Edges: 7091
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$398' Fanout: 11 pins (0.6%), 11 blocks (1.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1133'
Warning 168: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1134'
Warning 169: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1135'
Warning 170: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1136'
Warning 171: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1137'
Warning 172: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1138'
Warning 173: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1139'
Warning 174: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1140'
Warning 175: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1141'
Warning 176: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1142'
Warning 177: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1143'
Warning 178: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1144'
Warning 179: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1145'
Warning 180: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1146'
Warning 181: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1147'
Warning 182: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1148'
Warning 183: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1149'
Warning 184: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1150'
Warning 185: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1151'
Warning 186: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1152'
Warning 187: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1153'
Warning 188: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1154'
Warning 189: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1155'
Warning 190: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1156'
Warning 191: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1157'
Warning 192: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1158'
Warning 193: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1159'
Warning 194: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1160'
Warning 195: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1161'
Warning 196: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1162'
Warning 197: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1163'
Warning 198: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1164'
Warning 199: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1165'
Warning 200: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1166'
Warning 201: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1167'
Warning 202: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1168'
Warning 203: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1169'
Warning 204: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1170'
Warning 205: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1171'
Warning 206: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1172'
Warning 207: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1173'
Warning 208: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1174'
Warning 209: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1175'
Warning 210: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1176'
Warning 211: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1177'
Warning 212: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1178'
Warning 213: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1179'
Warning 214: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1180'
Warning 215: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1181'
Warning 216: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1182'
Warning 217: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1183'
Warning 218: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1184'
Warning 219: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1185'
Warning 220: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1186'
Warning 221: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1187'
Warning 222: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1188'
Warning 223: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1189'
Warning 224: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1190'
Warning 225: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1191'
Warning 226: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1192'
Warning 227: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:830:execute$1193'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[0]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[1]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[2]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[3]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[4]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[5]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[6]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[7]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[8]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[9]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[10]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[11]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[12]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[13]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[14]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[15]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[16]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd[17]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[0]'
Warning 247: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[1]'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[2]'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[3]'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[4]'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[5]'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[6]'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[7]'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[8]'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[9]'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[10]'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[11]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[12]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[13]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[14]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[15]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[16]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin[17]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[0]'
Warning 265: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[1]'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[2]'
Warning 267: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[3]'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[4]'
Warning 269: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[5]'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[6]'
Warning 271: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[7]'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[8]'
Warning 273: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[9]'
Warning 274: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[10]'
Warning 275: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[11]'
Warning 276: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[12]'
Warning 277: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[13]'
Warning 278: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[14]'
Warning 279: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[15]'
Warning 280: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[16]'
Warning 281: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regin_regout[17]'
Warning 282: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[0]'
Warning 283: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[1]'
Warning 284: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[2]'
Warning 285: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[3]'
Warning 286: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[4]'
Warning 287: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[5]'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[6]'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[7]'
Warning 290: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[8]'
Warning 291: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[9]'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[10]'
Warning 293: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[11]'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[12]'
Warning 295: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[13]'
Warning 296: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[14]'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[15]'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[16]'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$dly_b_multadd_regout[17]'
Warning 300: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[0]'
Warning 301: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[1]'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[2]'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[3]'
Warning 304: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[4]'
Warning 305: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[5]'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[6]'
Warning 307: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[7]'
Warning 308: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[8]'
Warning 309: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[9]'
Warning 310: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[10]'
Warning 311: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[11]'
Warning 312: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[12]'
Warning 313: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[13]'
Warning 314: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[14]'
Warning 315: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[15]'
Warning 316: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[16]'
Warning 317: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[17]'
Warning 318: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[18]'
Warning 319: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[19]'
Warning 320: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[20]'
Warning 321: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[21]'
Warning 322: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[22]'
Warning 323: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[23]'
Warning 324: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[24]'
Warning 325: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[25]'
Warning 326: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[26]'
Warning 327: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[27]'
Warning 328: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[28]'
Warning 329: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[29]'
Warning 330: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[30]'
Warning 331: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[31]'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[32]'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[33]'
Warning 334: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[34]'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[35]'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[36]'
Warning 337: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult[37]'
Warning 338: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[0]'
Warning 339: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[1]'
Warning 340: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[2]'
Warning 341: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[3]'
Warning 342: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[4]'
Warning 343: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[5]'
Warning 344: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[6]'
Warning 345: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[7]'
Warning 346: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[8]'
Warning 347: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[9]'
Warning 348: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[10]'
Warning 349: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[11]'
Warning 350: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[12]'
Warning 351: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[13]'
Warning 352: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[14]'
Warning 353: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[15]'
Warning 354: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[16]'
Warning 355: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[17]'
Warning 356: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[18]'
Warning 357: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[19]'
Warning 358: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[20]'
Warning 359: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[21]'
Warning 360: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[22]'
Warning 361: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[23]'
Warning 362: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[24]'
Warning 363: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[25]'
Warning 364: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[26]'
Warning 365: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[27]'
Warning 366: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[28]'
Warning 367: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[29]'
Warning 368: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[30]'
Warning 369: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[31]'
Warning 370: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[32]'
Warning 371: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[33]'
Warning 372: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[34]'
Warning 373: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[35]'
Warning 374: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[36]'
Warning 375: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin[37]'
Warning 376: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[0]'
Warning 377: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[1]'
Warning 378: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[2]'
Warning 379: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[3]'
Warning 380: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[4]'
Warning 381: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[5]'
Warning 382: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[6]'
Warning 383: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[7]'
Warning 384: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[8]'
Warning 385: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[9]'
Warning 386: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[10]'
Warning 387: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[11]'
Warning 388: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[12]'
Warning 389: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[13]'
Warning 390: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[14]'
Warning 391: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[15]'
Warning 392: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[16]'
Warning 393: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[17]'
Warning 394: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[18]'
Warning 395: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[19]'
Warning 396: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[20]'
Warning 397: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[21]'
Warning 398: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[22]'
Warning 399: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[23]'
Warning 400: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[24]'
Warning 401: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[25]'
Warning 402: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[26]'
Warning 403: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[27]'
Warning 404: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[28]'
Warning 405: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[29]'
Warning 406: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[30]'
Warning 407: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[31]'
Warning 408: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[32]'
Warning 409: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[33]'
Warning 410: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[34]'
Warning 411: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[35]'
Warning 412: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[36]'
Warning 413: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regin_regout[37]'
Warning 414: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[0]'
Warning 415: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[1]'
Warning 416: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[2]'
Warning 417: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[3]'
Warning 418: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[4]'
Warning 419: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[5]'
Warning 420: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[6]'
Warning 421: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[7]'
Warning 422: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[8]'
Warning 423: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[9]'
Warning 424: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[10]'
Warning 425: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[11]'
Warning 426: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[12]'
Warning 427: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[13]'
Warning 428: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[14]'
Warning 429: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[15]'
Warning 430: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[16]'
Warning 431: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[17]'
Warning 432: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[18]'
Warning 433: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[19]'
Warning 434: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[20]'
Warning 435: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[21]'
Warning 436: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[22]'
Warning 437: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[23]'
Warning 438: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[24]'
Warning 439: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[25]'
Warning 440: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[26]'
Warning 441: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[27]'
Warning 442: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[28]'
Warning 443: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[29]'
Warning 444: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[30]'
Warning 445: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[31]'
Warning 446: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[32]'
Warning 447: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[33]'
Warning 448: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[34]'
Warning 449: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[35]'
Warning 450: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[36]'
Warning 451: set_input_delay command matched but was not applied to primary output '$iopadmap$z_mult_regout[37]'
Warning 452: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[0]'
Warning 453: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[1]'
Warning 454: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[2]'
Warning 455: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[3]'
Warning 456: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[4]'
Warning 457: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[5]'
Warning 458: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[6]'
Warning 459: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[7]'
Warning 460: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[8]'
Warning 461: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[9]'
Warning 462: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[10]'
Warning 463: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[11]'
Warning 464: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[12]'
Warning 465: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[13]'
Warning 466: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[14]'
Warning 467: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[15]'
Warning 468: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[16]'
Warning 469: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[17]'
Warning 470: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[18]'
Warning 471: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[19]'
Warning 472: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[20]'
Warning 473: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[21]'
Warning 474: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[22]'
Warning 475: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[23]'
Warning 476: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[24]'
Warning 477: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[25]'
Warning 478: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[26]'
Warning 479: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[27]'
Warning 480: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[28]'
Warning 481: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[29]'
Warning 482: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[30]'
Warning 483: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[31]'
Warning 484: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[32]'
Warning 485: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[33]'
Warning 486: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[34]'
Warning 487: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[35]'
Warning 488: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[36]'
Warning 489: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc[37]'
Warning 490: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[0]'
Warning 491: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[1]'
Warning 492: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[2]'
Warning 493: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[3]'
Warning 494: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[4]'
Warning 495: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[5]'
Warning 496: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[6]'
Warning 497: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[7]'
Warning 498: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[8]'
Warning 499: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[9]'
Warning 500: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[10]'
Warning 501: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[11]'
Warning 502: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[12]'
Warning 503: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[13]'
Warning 504: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[14]'
Warning 505: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[15]'
Warning 506: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[16]'
Warning 507: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[17]'
Warning 508: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[18]'
Warning 509: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[19]'
Warning 510: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[20]'
Warning 511: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[21]'
Warning 512: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[22]'
Warning 513: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[23]'
Warning 514: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[24]'
Warning 515: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[25]'
Warning 516: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[26]'
Warning 517: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[27]'
Warning 518: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[28]'
Warning 519: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[29]'
Warning 520: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[30]'
Warning 521: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[31]'
Warning 522: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[32]'
Warning 523: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[33]'
Warning 524: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[34]'
Warning 525: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[35]'
Warning 526: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[36]'
Warning 527: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin[37]'
Warning 528: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[0]'
Warning 529: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[1]'
Warning 530: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[2]'
Warning 531: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[3]'
Warning 532: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[4]'
Warning 533: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[5]'
Warning 534: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[6]'
Warning 535: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[7]'
Warning 536: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[8]'
Warning 537: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[9]'
Warning 538: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[10]'
Warning 539: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[11]'
Warning 540: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[12]'
Warning 541: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[13]'
Warning 542: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[14]'
Warning 543: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[15]'
Warning 544: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[16]'
Warning 545: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[17]'
Warning 546: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[18]'
Warning 547: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[19]'
Warning 548: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[20]'
Warning 549: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[21]'
Warning 550: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[22]'
Warning 551: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[23]'
Warning 552: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[24]'
Warning 553: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[25]'
Warning 554: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[26]'
Warning 555: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[27]'
Warning 556: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[28]'
Warning 557: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[29]'
Warning 558: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[30]'
Warning 559: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[31]'
Warning 560: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[32]'
Warning 561: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[33]'
Warning 562: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[34]'
Warning 563: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[35]'
Warning 564: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[36]'
Warning 565: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regin_regout[37]'
Warning 566: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[0]'
Warning 567: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[1]'
Warning 568: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[2]'
Warning 569: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[3]'
Warning 570: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[4]'
Warning 571: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[5]'
Warning 572: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[6]'
Warning 573: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[7]'
Warning 574: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[8]'
Warning 575: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[9]'
Warning 576: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[10]'
Warning 577: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[11]'
Warning 578: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[12]'
Warning 579: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[13]'
Warning 580: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[14]'
Warning 581: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[15]'
Warning 582: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[16]'
Warning 583: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[17]'
Warning 584: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[18]'
Warning 585: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[19]'
Warning 586: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[20]'
Warning 587: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[21]'
Warning 588: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[22]'
Warning 589: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[23]'
Warning 590: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[24]'
Warning 591: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[25]'
Warning 592: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[26]'
Warning 593: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[27]'
Warning 594: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[28]'
Warning 595: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[29]'
Warning 596: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[30]'
Warning 597: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[31]'
Warning 598: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[32]'
Warning 599: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[33]'
Warning 600: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[34]'
Warning 601: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[35]'
Warning 602: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[36]'
Warning 603: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multacc_regout[37]'
Warning 604: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[0]'
Warning 605: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[1]'
Warning 606: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[2]'
Warning 607: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[3]'
Warning 608: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[4]'
Warning 609: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[5]'
Warning 610: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[6]'
Warning 611: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[7]'
Warning 612: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[8]'
Warning 613: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[9]'
Warning 614: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[10]'
Warning 615: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[11]'
Warning 616: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[12]'
Warning 617: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[13]'
Warning 618: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[14]'
Warning 619: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[15]'
Warning 620: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[16]'
Warning 621: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[17]'
Warning 622: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[18]'
Warning 623: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[19]'
Warning 624: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[20]'
Warning 625: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[21]'
Warning 626: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[22]'
Warning 627: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[23]'
Warning 628: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[24]'
Warning 629: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[25]'
Warning 630: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[26]'
Warning 631: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[27]'
Warning 632: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[28]'
Warning 633: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[29]'
Warning 634: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[30]'
Warning 635: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[31]'
Warning 636: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[32]'
Warning 637: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[33]'
Warning 638: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[34]'
Warning 639: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[35]'
Warning 640: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[36]'
Warning 641: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd[37]'
Warning 642: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[0]'
Warning 643: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[1]'
Warning 644: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[2]'
Warning 645: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[3]'
Warning 646: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[4]'
Warning 647: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[5]'
Warning 648: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[6]'
Warning 649: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[7]'
Warning 650: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[8]'
Warning 651: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[9]'
Warning 652: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[10]'
Warning 653: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[11]'
Warning 654: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[12]'
Warning 655: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[13]'
Warning 656: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[14]'
Warning 657: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[15]'
Warning 658: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[16]'
Warning 659: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[17]'
Warning 660: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[18]'
Warning 661: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[19]'
Warning 662: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[20]'
Warning 663: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[21]'
Warning 664: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[22]'
Warning 665: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[23]'
Warning 666: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[24]'
Warning 667: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[25]'
Warning 668: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[26]'
Warning 669: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[27]'
Warning 670: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[28]'
Warning 671: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[29]'
Warning 672: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[30]'
Warning 673: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[31]'
Warning 674: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[32]'
Warning 675: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[33]'
Warning 676: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[34]'
Warning 677: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[35]'
Warning 678: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[36]'
Warning 679: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin[37]'
Warning 680: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[0]'
Warning 681: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[1]'
Warning 682: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[2]'
Warning 683: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[3]'
Warning 684: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[4]'
Warning 685: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[5]'
Warning 686: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[6]'
Warning 687: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[7]'
Warning 688: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[8]'
Warning 689: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[9]'
Warning 690: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[10]'
Warning 691: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[11]'
Warning 692: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[12]'
Warning 693: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[13]'
Warning 694: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[14]'
Warning 695: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[15]'
Warning 696: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[16]'
Warning 697: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[17]'
Warning 698: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[18]'
Warning 699: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[19]'
Warning 700: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[20]'
Warning 701: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[21]'
Warning 702: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[22]'
Warning 703: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[23]'
Warning 704: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[24]'
Warning 705: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[25]'
Warning 706: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[26]'
Warning 707: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[27]'
Warning 708: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[28]'
Warning 709: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[29]'
Warning 710: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[30]'
Warning 711: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[31]'
Warning 712: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[32]'
Warning 713: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[33]'
Warning 714: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[34]'
Warning 715: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[35]'
Warning 716: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[36]'
Warning 717: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regin_regout[37]'
Warning 718: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[0]'
Warning 719: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[1]'
Warning 720: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[2]'
Warning 721: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[3]'
Warning 722: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[4]'
Warning 723: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[5]'
Warning 724: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[6]'
Warning 725: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[7]'
Warning 726: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[8]'
Warning 727: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[9]'
Warning 728: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[10]'
Warning 729: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[11]'
Warning 730: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[12]'
Warning 731: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[13]'
Warning 732: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[14]'
Warning 733: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[15]'
Warning 734: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[16]'
Warning 735: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[17]'
Warning 736: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[18]'
Warning 737: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[19]'
Warning 738: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[20]'
Warning 739: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[21]'
Warning 740: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[22]'
Warning 741: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[23]'
Warning 742: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[24]'
Warning 743: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[25]'
Warning 744: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[26]'
Warning 745: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[27]'
Warning 746: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[28]'
Warning 747: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[29]'
Warning 748: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[30]'
Warning 749: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[31]'
Warning 750: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[32]'
Warning 751: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[33]'
Warning 752: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[34]'
Warning 753: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[35]'
Warning 754: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[36]'
Warning 755: set_input_delay command matched but was not applied to primary output '$iopadmap$z_multadd_regout[37]'
Warning 756: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$398'
Warning 757: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 758: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 759: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 760: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 761: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 762: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 763: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 764: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 765: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 766: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 767: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 768: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 769: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 770: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 771: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 772: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 773: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 774: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 775: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 776: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 777: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[0]'
Warning 778: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[1]'
Warning 779: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[2]'
Warning 780: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[3]'
Warning 781: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[4]'
Warning 782: set_output_delay command matched but was not applied to primary input '$iopadmap$acc_fir[5]'
Warning 783: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 784: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 785: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 786: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 787: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 788: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 789: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 790: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 791: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 792: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 793: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 794: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 795: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 796: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 797: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 798: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 799: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 800: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 801: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[0]'
Warning 802: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[1]'
Warning 803: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[2]'
Warning 804: set_output_delay command matched but was not applied to primary input '$iopadmap$load_acc'
Warning 805: set_output_delay command matched but was not applied to primary input '$iopadmap$reset'
Warning 806: set_output_delay command matched but was not applied to primary input '$iopadmap$round'
Warning 807: set_output_delay command matched but was not applied to primary input '$iopadmap$saturate_enable'
Warning 808: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[0]'
Warning 809: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[1]'
Warning 810: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[2]'
Warning 811: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[3]'
Warning 812: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[4]'
Warning 813: set_output_delay command matched but was not applied to primary input '$iopadmap$shift_right[5]'
Warning 814: set_output_delay command matched but was not applied to primary input '$iopadmap$subtract'
Warning 815: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_a'
Warning 816: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_b'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'vclk' (Virtual Clock)

# Load Timing Constraints took 0.01 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC4_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.09 seconds).
# Load packing took 0.10 seconds (max_rss 65.6 MiB, delta_rss +39.4 MiB)
Warning 817: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 651
Netlist num_blocks: 666
Netlist EMPTY blocks: 0.
Netlist io blocks: 650.
Netlist clb blocks: 4.
Netlist dsp blocks: 12.
Netlist bram blocks: 0.
Netlist inputs pins: 61
Netlist output pins: 589

Pb types usage...
  io                               : 650
   io_output                       : 589
    outpad                         : 589
   io_input                        : 61
    inpad                          : 61
  clb                              : 4
   clb_lr                          : 4
    fle                            : 31
     ble5                          : 62
      lut5                         : 62
       lut                         : 62
  dsp                              : 12
   dsp_lr                          : 12
    RS_DSP_MULT                    : 1
    RS_DSP_MULT_REGIN              : 1
    RS_DSP_MULT_REGOUT             : 1
    RS_DSP_MULT_REGIN_REGOUT       : 1
    RS_DSP_MULTADD                 : 1
    RS_DSP_MULTADD_REGIN           : 1
    RS_DSP_MULTADD_REGOUT          : 1
    RS_DSP_MULTADD_REGIN_REGOUT    : 1
    RS_DSP_MULTACC                 : 1
    RS_DSP_MULTACC_REGIN           : 1
    RS_DSP_MULTACC_REGOUT          : 1
    RS_DSP_MULTACC_REGIN_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		650	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		4	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		12	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.21 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.21 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.21 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.4 MiB, delta_rss +0.0 MiB)
Warning 818: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 819: Sized nonsensical R=0 transistor to minimum width
Warning 820: Sized nonsensical R=0 transistor to minimum width
Warning 821: Sized nonsensical R=0 transistor to minimum width
Warning 822: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.06 seconds (max_rss 482.9 MiB, delta_rss +416.5 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.67 seconds (max_rss 482.9 MiB, delta_rss +416.5 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC4_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 30.48 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 823: Found no more sample locations for SOURCE in io_top
Warning 824: Found no more sample locations for OPIN in io_top
Warning 825: Found no more sample locations for SOURCE in io_right
Warning 826: Found no more sample locations for OPIN in io_right
Warning 827: Found no more sample locations for SOURCE in io_bottom
Warning 828: Found no more sample locations for OPIN in io_bottom
Warning 829: Found no more sample locations for SOURCE in io_left
Warning 830: Found no more sample locations for OPIN in io_left
Warning 831: Found no more sample locations for SOURCE in clb
Warning 832: Found no more sample locations for OPIN in clb
Warning 833: Found no more sample locations for SOURCE in dsp
Warning 834: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.10 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.58 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 835: 1057 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1159 ( 93.8%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.6:      0.7)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.8:      0.9)   18 (  1.5%) |*
[      0.9:        1)   58 (  4.7%) |**
## Initializing router criticalities took 0.01 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 836: 1057 timing endpoints were not constrained during timing analysis
   1    0.3     0.0    0 1056900     650    1224     998 ( 0.073%)   28711 ( 3.2%)    8.040     -106.9     -3.040      0.000      0.000      N/A
   2    0.3     0.5    6  900890     286     860     209 ( 0.015%)   28688 ( 3.2%)    8.043     -107.1     -3.043      0.000      0.000      N/A
   3    0.2     0.6    4  740522     122     683     116 ( 0.008%)   28809 ( 3.2%)    8.040     -106.9     -3.040      0.000      0.000      N/A
   4    0.2     0.8    0  672392      81     621      88 ( 0.006%)   28827 ( 3.2%)    8.040     -107.3     -3.040      0.000      0.000      N/A
   5    0.2     1.1    1  608890      58     553      54 ( 0.004%)   28866 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000      N/A
   6    0.2     1.4    1  525942      39     422      34 ( 0.002%)   28881 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000      N/A
   7    0.2     1.9    0  523629      28     305      22 ( 0.002%)   28885 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000      N/A
   8    0.2     2.4    0  466584      26     293      16 ( 0.001%)   28875 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000      N/A
   9    0.1     3.1    1  411093      18     204      14 ( 0.001%)   28952 ( 3.3%)    8.040     -107.4     -3.040      0.000      0.000      N/A
  10    0.1     4.1    0  319808      14     160       6 ( 0.000%)   28897 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000       16
  11    0.1     5.3    0  120196       6      72       1 ( 0.000%)   28900 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000       15
  12    0.0     6.9    0   17857       2      24       1 ( 0.000%)   28900 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000       12
  13    0.0     9.0    0   20320       2      24       1 ( 0.000%)   28900 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000       12
  14    0.0    11.6    0   25312       3      36       1 ( 0.000%)   28900 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000       12
  15    0.0    15.1    0    7269       1      12       0 ( 0.000%)   28904 ( 3.2%)    8.040     -107.4     -3.040      0.000      0.000       13
Restoring best routing
Critical path: 8.04007 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1159 ( 93.8%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.6:      0.7)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.8:      0.9)   19 (  1.5%) |*
[      0.9:        1)   57 (  4.6%) |**
Router Stats: total_nets_routed: 1336 total_connections_routed: 5493 total_heap_pushes: 6417604 total_heap_pops: 1591924 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 6417604 total_external_heap_pops: 1591924 total_external_SOURCE_pushes: 5493 total_external_SOURCE_pops: 1959 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 5493 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 5493 total_external_SINK_pushes: 106224 total_external_SINK_pops: 101771 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 236705 total_external_IPIN_pops: 214111 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 6008 total_external_OPIN_pops: 2416 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 4157 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 4157 total_external_CHANX_pushes: 2926135 total_external_CHANX_pops: 676791 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 120995 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 120995 total_external_CHANY_pushes: 3137039 total_external_CHANY_pops: 594876 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 118046 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 118046 total_number_of_adding_all_rt: 296147 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 2.40 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.04 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1900081456
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 666 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)
Found 912 mismatches between routing and packing results.
Fixed 577 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 666 blocks
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 482.9 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        650                               0.906154                    0.0938462   
       clb          4                                      1                         15.5   
       dsp         12                                   53.5                           44   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 651 nets, 651 nets not absorbed.


Average number of bends per net: 13.6262  Maximum # of bends: 88

Number of global nets: 1
Number of routed nets (nonglobal): 650
Wire length results (in units of 1 clb segments)...
	Total wirelength: 28904, average net length: 44.4677
	Maximum net length: 254

Wire length results in terms of physical segments...
	Total wiring segments used: 11116, average wire segments per net: 17.1015
	Maximum segments used by a net: 105
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)   18 (  0.3%) |
[      0.1:      0.2)  316 (  5.6%) |***
[        0:      0.1) 5336 ( 94.1%) |**********************************************
Maximum routing channel utilization:      0.29 at (47,8)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       9   4.062      160
                         1      23  10.625      160
                         2      35  13.156      160
                         3      34  12.609      160
                         4      33  10.000      160
                         5      31   8.203      160
                         6      28   7.094      160
                         7      22   7.938      160
                         8      47   9.422      160
                         9      29   9.141      160
                        10      35   8.281      160
                        11      31   7.609      160
                        12      21   6.344      160
                        13      15   5.984      160
                        14      13   5.688      160
                        15      14   5.688      160
                        16      14   4.172      160
                        17      15   4.000      160
                        18      22   5.016      160
                        19      26   6.156      160
                        20      27   3.594      160
                        21      25   3.641      160
                        22      19   3.609      160
                        23       9   2.438      160
                        24       7   2.141      160
                        25       9   2.125      160
                        26      32   3.797      160
                        27      27   4.656      160
                        28      26   5.188      160
                        29      34   6.344      160
                        30      29   6.609      160
                        31      30   6.672      160
                        32      33   5.328      160
                        33      19   4.125      160
                        34      17   3.984      160
                        35      13   3.719      160
                        36      15   3.672      160
                        37      14   2.984      160
                        38      17   3.438      160
                        39      16   2.969      160
                        40      17   3.125      160
                        41      21   3.234      160
                        42      20   4.031      160
                        43      24   3.719      160
                        44      16   1.922      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   0.957      160
                         1      23  15.978      160
                         2      17   6.304      160
                         3      12   5.630      160
                         4      11   5.196      160
                         5      13   4.826      160
                         6       5   1.783      160
                         7      23   6.826      160
                         8      10   4.413      160
                         9      13   5.109      160
                        10      30   8.913      160
                        11      66  19.174      160
                        12      31   7.978      160
                        13      27   5.717      160
                        14      12   4.022      160
                        15       9   3.152      160
                        16       9   2.717      160
                        17       6   2.000      160
                        18       8   2.304      160
                        19      10   2.130      160
                        20       8   1.761      160
                        21       6   1.348      160
                        22      13   2.283      160
                        23      42   5.587      160
                        24      13   3.217      160
                        25      11   2.370      160
                        26       7   1.761      160
                        27       6   1.957      160
                        28       8   2.065      160
                        29      10   1.587      160
                        30       4   1.174      160
                        31       7   2.239      160
                        32       8   2.239      160
                        33       9   2.239      160
                        34      17   2.783      160
                        35      47   7.435      160
                        36      21   3.652      160
                        37      10   2.326      160
                        38      11   2.522      160
                        39      10   2.565      160
                        40      10   3.348      160
                        41       9   3.783      160
                        42      12   4.717      160
                        43      25   6.304      160
                        44      23   7.109      160
                        45      21   7.500      160
                        46      29  12.326      160
                        47      60  18.826      160
                        48      15   6.326      160
                        49      18   4.783      160
                        50      13   6.022      160
                        51      19   4.478      160
                        52       6   1.457      160
                        53       8   1.870      160
                        54       9   3.217      160
                        55       7   2.304      160
                        56       4   1.239      160
                        57       5   1.761      160
                        58       9   3.630      160
                        59       6   1.435      160
                        60       5   0.826      160
                        61      10   2.783      160
                        62      16   8.674      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 6.79158e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0245
                                             4      0.0371

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0319
                                             4      0.0277

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0282
                             L4          0.0324

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0282
                             L4    1      0.0324
Warning 837: 1057 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.2e-09:  5.2e-09)  2 (  5.3%) |*******
[  5.2e-09:  5.3e-09)  2 (  5.3%) |*******
[  5.3e-09:  5.3e-09)  5 ( 13.2%) |******************
[  5.3e-09:  5.3e-09)  0 (  0.0%) |
[  5.3e-09:  5.4e-09)  9 ( 23.7%) |*********************************
[  5.4e-09:  5.4e-09) 13 ( 34.2%) |************************************************
[  5.4e-09:  5.5e-09)  0 (  0.0%) |
[  5.5e-09:  5.5e-09)  4 ( 10.5%) |***************
[  5.5e-09:  5.6e-09)  1 (  2.6%) |****
[  5.6e-09:  5.6e-09)  2 (  5.3%) |*******

Final critical path delay (least slack): 8.04007 ns, Fmax: 124.377 MHz
Final setup Worst Negative Slack (sWNS): -3.04007 ns
Final setup Total Negative Slack (sTNS): -107.414 ns

Final setup slack histogram:
[   -3e-09:   -3e-09)  2 (  5.3%) |*******
[   -3e-09:   -3e-09)  1 (  2.6%) |****
[   -3e-09: -2.9e-09)  4 ( 10.5%) |***************
[ -2.9e-09: -2.9e-09)  0 (  0.0%) |
[ -2.9e-09: -2.8e-09) 13 ( 34.2%) |************************************************
[ -2.8e-09: -2.8e-09)  9 ( 23.7%) |*********************************
[ -2.8e-09: -2.7e-09)  0 (  0.0%) |
[ -2.7e-09: -2.7e-09)  5 ( 13.2%) |******************
[ -2.7e-09: -2.7e-09)  2 (  5.3%) |*******
[ -2.7e-09: -2.6e-09)  2 (  5.3%) |*******

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_GJC4_post_synthesis.v
Writing Implementation Netlist: fabric_GJC4_post_synthesis.blif
Writing Implementation SDF    : fabric_GJC4_post_synthesis.sdf
Incr Slack updates 1 in 3.2638e-05 sec
Full Max Req/Worst Slack updates 1 in 1.4933e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.9796e-05 sec
Flow timing analysis took 0.0858313 seconds (0.0824661 STA, 0.00336516 slack) (17 full updates: 0 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 47.60 seconds (max_rss 482.9 MiB)
Incr Slack updates 16 in 0.000486272 sec
Full Max Req/Worst Slack updates 2 in 3.2943e-05 sec
Incr Max Req/Worst Slack updates 14 in 0.00026528 sec
Incr Criticality updates 12 in 0.000486315 sec
Full Criticality updates 4 in 0.000153188 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_synthesis.v_
INFO: RTE: Design GJC4 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: GJC4
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_GJC4 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././sim/co_sim_tb/co_sim_GJC4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC4_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.08 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regin_regout[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_mult_regout[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regin_regout[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[0]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[10]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[11]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[12]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[13]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[14]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[15]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[16]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[17]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[1]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[2]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[3]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[4]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[5]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[6]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[7]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[8]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/GJC4/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC4_post_synth.v:1817: error: port ``$iopadmap$dly_b_multacc_regout[9]'' is not a port of $auto$rs_design_edit.cc:1109:execute$1194.
144 error(s) during elaboration.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg23877bf17" -f"/tmp/ivrlg3877bf17" -p"/tmp/ivrli3877bf17" |/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh3877bf17" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
ERROR: SPR: Design GJC4 simulation compilation failed!

ERROR: SPR: Design GJC4 Post-PnR simulation failed!

Design GJC4 simulation compilation failed!
Design GJC4 Post-PnR simulation failed!

    while executing
"simulate pnr icarus"
    (file "../raptor_tcl.tcl" line 48)
