#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov  6 23:17:56 2023
# Process ID: 5676
# Current directory: C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1\vivado.jou
# Running On: 400p1l1760g0508, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 17053 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 431.180 ; gain = 162.383
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 510.523 ; gain = 34.047
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0.dcp' for cell 'design_1_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0.dcp' for cell 'design_1_i/axi_smc_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0.dcp' for cell 'design_1_i/axi_smc_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/design_1_srcnn_0_0.dcp' for cell 'design_1_i/srcnn_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.504 ; gain = 34.625
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 61 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2409.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 615 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 150 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 80 instances
  RAM16X1S => RAM32X1S (RAMS32): 80 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 48 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 126 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1S => RAM64X1S (RAMS64E): 80 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.559 ; gain = 1899.035
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2409.559 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d813b5e8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2409.559 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 60 pins
INFO: [Opt 31-138] Pushed 86 inverter(s) to 6381 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17876b088

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2809.270 ; gain = 93.242
INFO: [Opt 31-389] Phase Retarget created 142 cells and removed 502 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15a128116

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2809.270 ; gain = 93.242
INFO: [Opt 31-389] Phase Constant propagation created 94 cells and removed 951 cells
INFO: [Opt 31-1021] In phase Constant propagation, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b94e5dbc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.270 ; gain = 93.242
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 840 cells
INFO: [Opt 31-1021] In phase Sweep, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: b94e5dbc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2809.270 ; gain = 93.242
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13adca033

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2809.270 ; gain = 93.242
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11d6c9707

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2809.270 ; gain = 93.242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             142  |             502  |                                             84  |
|  Constant propagation         |              94  |             951  |                                             84  |
|  Sweep                        |               0  |             840  |                                            167  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2809.270 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10a883c2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2809.270 ; gain = 93.242

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 153 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 12 Total Ports: 306
Ending PowerOpt Patch Enables Task | Checksum: 86489256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4256.145 ; gain = 0.000
Ending Power Optimization Task | Checksum: 86489256

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 4256.145 ; gain = 1446.875

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1db0c70bc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4256.145 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1db0c70bc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 4256.145 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4256.145 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1db0c70bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4256.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:55 ; elapsed = 00:01:54 . Memory (MB): peak = 4256.145 ; gain = 1846.586
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 4350.586 ; gain = 94.441
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4356.262 ; gain = 5.676
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4365.766 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: efae689b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 4365.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4365.766 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ab5ff06a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4365.766 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c31ee993

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 4365.766 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c31ee993

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 4365.766 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c31ee993

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 4365.766 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: dd164c4d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:06 . Memory (MB): peak = 4365.766 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1016ea6c5

Time (s): cpu = 00:01:42 ; elapsed = 00:01:08 . Memory (MB): peak = 4365.766 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 11e84e10d

Time (s): cpu = 00:01:42 ; elapsed = 00:01:09 . Memory (MB): peak = 4365.766 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 11e84e10d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4394.160 ; gain = 28.395

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 19c2cd0f8

Time (s): cpu = 00:02:03 ; elapsed = 00:01:22 . Memory (MB): peak = 4397.203 ; gain = 31.438

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 2238bf2e0

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 4408.230 ; gain = 42.465

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 2238bf2e0

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 4408.230 ; gain = 42.465
Phase 2.1.1 Partition Driven Placement | Checksum: 2238bf2e0

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 4408.230 ; gain = 42.465
Phase 2.1 Floorplanning | Checksum: 174db9f93

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 4408.230 ; gain = 42.465

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 174db9f93

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 4408.230 ; gain = 42.465

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17ba77236

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 4408.230 ; gain = 42.465

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 110bdc466

Time (s): cpu = 00:06:14 ; elapsed = 00:03:42 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 1061 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 1, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 443 nets or LUTs. Breaked 8 LUTs, combined 435 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 41 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 90 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 90 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 4605.812 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4605.812 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |            435  |                   443  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              5  |                    25  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |            440  |                   468  |           0  |          10  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fa4f3497

Time (s): cpu = 00:06:29 ; elapsed = 00:03:55 . Memory (MB): peak = 4605.812 ; gain = 240.047
Phase 2.4 Global Placement Core | Checksum: 1b75df026

Time (s): cpu = 00:06:52 ; elapsed = 00:04:08 . Memory (MB): peak = 4605.812 ; gain = 240.047
Phase 2 Global Placement | Checksum: 1b75df026

Time (s): cpu = 00:06:52 ; elapsed = 00:04:09 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0433b47

Time (s): cpu = 00:07:16 ; elapsed = 00:04:22 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2f0d2c0

Time (s): cpu = 00:07:26 ; elapsed = 00:04:29 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b9633016

Time (s): cpu = 00:08:29 ; elapsed = 00:05:04 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1721abb5f

Time (s): cpu = 00:08:47 ; elapsed = 00:05:13 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 2084db8a2

Time (s): cpu = 00:08:54 ; elapsed = 00:05:19 . Memory (MB): peak = 4605.812 ; gain = 240.047
Phase 3.3.3 Slice Area Swap | Checksum: 2084db8a2

Time (s): cpu = 00:08:54 ; elapsed = 00:05:20 . Memory (MB): peak = 4605.812 ; gain = 240.047
Phase 3.3 Small Shape DP | Checksum: 1cc625d34

Time (s): cpu = 00:09:44 ; elapsed = 00:05:46 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2211a5e11

Time (s): cpu = 00:09:48 ; elapsed = 00:05:49 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1de2e06b5

Time (s): cpu = 00:09:48 ; elapsed = 00:05:50 . Memory (MB): peak = 4605.812 ; gain = 240.047
Phase 3 Detail Placement | Checksum: 1de2e06b5

Time (s): cpu = 00:09:48 ; elapsed = 00:05:50 . Memory (MB): peak = 4605.812 ; gain = 240.047

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c032056a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.139 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f4b1c650

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4699.934 ; gain = 0.000
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 5732 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 103c1f99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4701.371 ; gain = 1.438
Phase 4.1.1.1 BUFG Insertion | Checksum: f0a7123b

Time (s): cpu = 00:11:11 ; elapsed = 00:06:49 . Memory (MB): peak = 4701.371 ; gain = 335.605

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.514. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: cbbf5431

Time (s): cpu = 00:11:22 ; elapsed = 00:06:59 . Memory (MB): peak = 4756.672 ; gain = 390.906

Time (s): cpu = 00:11:22 ; elapsed = 00:06:59 . Memory (MB): peak = 4756.672 ; gain = 390.906
Phase 4.1 Post Commit Optimization | Checksum: cbbf5431

Time (s): cpu = 00:11:22 ; elapsed = 00:06:59 . Memory (MB): peak = 4756.672 ; gain = 390.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.634 . Memory (MB): peak = 4831.121 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e9363a8d

Time (s): cpu = 00:11:45 ; elapsed = 00:07:14 . Memory (MB): peak = 4831.121 ; gain = 465.355

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e9363a8d

Time (s): cpu = 00:11:46 ; elapsed = 00:07:14 . Memory (MB): peak = 4831.121 ; gain = 465.355
Phase 4.3 Placer Reporting | Checksum: e9363a8d

Time (s): cpu = 00:11:46 ; elapsed = 00:07:15 . Memory (MB): peak = 4831.121 ; gain = 465.355

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4831.121 ; gain = 0.000

Time (s): cpu = 00:11:46 ; elapsed = 00:07:15 . Memory (MB): peak = 4831.121 ; gain = 465.355
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e0def37

Time (s): cpu = 00:11:46 ; elapsed = 00:07:15 . Memory (MB): peak = 4831.121 ; gain = 465.355
Ending Placer Task | Checksum: 1299c23ab

Time (s): cpu = 00:11:47 ; elapsed = 00:07:16 . Memory (MB): peak = 4831.121 ; gain = 465.355
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:52 ; elapsed = 00:07:19 . Memory (MB): peak = 4831.121 ; gain = 474.859
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 4831.121 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 4831.121 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4831.121 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4831.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4831.121 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4908.543 ; gain = 77.422
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4908.543 ; gain = 77.422
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4951.574 ; gain = 43.031
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4951.574 ; gain = 43.031
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 989c1db6 ConstDB: 0 ShapeSum: 73891f99 RouteDB: 1d76e65c
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5017.754 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7cc26554 | NumContArr: acc4b06d | Constraints: 97121502 | Timing: 0
Phase 1 Build RT Design | Checksum: 1c0992ac3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 5029.684 ; gain = 11.930

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c0992ac3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 5029.684 ; gain = 11.930

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c0992ac3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 5029.684 ; gain = 11.930

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: fc926f0f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 5029.684 ; gain = 11.930

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bddd0f1d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 5029.684 ; gain = 11.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=-0.068 | THS=-132.908|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57607
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41380
  Number of Partially Routed Nets     = 16227
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21fb6d6c0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 5029.684 ; gain = 11.930

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21fb6d6c0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 5029.684 ; gain = 11.930
Phase 3 Initial Routing | Checksum: 264a87231

Time (s): cpu = 00:02:11 ; elapsed = 00:01:24 . Memory (MB): peak = 5029.684 ; gain = 11.930

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.42|     4x4|      0.55|     8x8|      0.76|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.66|   16x16|      0.94|     8x8|      0.88|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.17|     2x2|      0.05|     8x8|      1.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.21|     2x2|      0.29|     4x4|      0.80|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X33Y32->INT_X40Y47 (BRAM_X33Y30->CLEL_R_X40Y47)
	INT_X32Y32->INT_X39Y39 (CLEM_X32Y32->CLEL_R_X39Y39)
	INT_X32Y33->INT_X39Y40 (CLEM_X32Y33->CLEL_R_X39Y40)
	INT_X33Y32->INT_X40Y39 (BRAM_X33Y30->CLEL_R_X40Y39)
	INT_X33Y39->INT_X40Y46 (BRAM_X33Y35->CLEL_R_X40Y46)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13994
 Number of Nodes with overlaps = 1110
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=-0.065 | THS=-0.900 |

Phase 4.1 Global Iteration 0 | Checksum: 2402cc55f

Time (s): cpu = 00:05:40 ; elapsed = 00:03:48 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 29bd93946

Time (s): cpu = 00:05:40 ; elapsed = 00:03:49 . Memory (MB): peak = 5078.766 ; gain = 61.012
Phase 4 Rip-up And Reroute | Checksum: 29bd93946

Time (s): cpu = 00:05:41 ; elapsed = 00:03:49 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d213837b

Time (s): cpu = 00:06:04 ; elapsed = 00:04:04 . Memory (MB): peak = 5078.766 ; gain = 61.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=0.002  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 25d8ea27d

Time (s): cpu = 00:06:18 ; elapsed = 00:04:13 . Memory (MB): peak = 5078.766 ; gain = 61.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=0.002  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 25d8ea27d

Time (s): cpu = 00:06:18 ; elapsed = 00:04:13 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25d8ea27d

Time (s): cpu = 00:06:18 ; elapsed = 00:04:14 . Memory (MB): peak = 5078.766 ; gain = 61.012
Phase 5 Delay and Skew Optimization | Checksum: 25d8ea27d

Time (s): cpu = 00:06:18 ; elapsed = 00:04:14 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d238c038

Time (s): cpu = 00:06:31 ; elapsed = 00:04:22 . Memory (MB): peak = 5078.766 ; gain = 61.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=0.002  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 214355245

Time (s): cpu = 00:06:32 ; elapsed = 00:04:22 . Memory (MB): peak = 5078.766 ; gain = 61.012
Phase 6 Post Hold Fix | Checksum: 214355245

Time (s): cpu = 00:06:32 ; elapsed = 00:04:22 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.3914 %
  Global Horizontal Routing Utilization  = 10.6826 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23a2ce868

Time (s): cpu = 00:06:33 ; elapsed = 00:04:23 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23a2ce868

Time (s): cpu = 00:06:33 ; elapsed = 00:04:23 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23a2ce868

Time (s): cpu = 00:06:40 ; elapsed = 00:04:28 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 23a2ce868

Time (s): cpu = 00:06:40 ; elapsed = 00:04:29 . Memory (MB): peak = 5078.766 ; gain = 61.012

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.028  | TNS=0.000  | WHS=0.002  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 23a2ce868

Time (s): cpu = 00:06:47 ; elapsed = 00:04:33 . Memory (MB): peak = 5078.766 ; gain = 61.012
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: f55a6705

Time (s): cpu = 00:06:48 ; elapsed = 00:04:34 . Memory (MB): peak = 5078.766 ; gain = 61.012

Time (s): cpu = 00:06:48 ; elapsed = 00:04:34 . Memory (MB): peak = 5078.766 ; gain = 61.012

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:11 ; elapsed = 00:04:47 . Memory (MB): peak = 5078.766 ; gain = 127.191
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 5163.699 ; gain = 84.934
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 5163.699 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 5163.699 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5169.496 ; gain = 5.746
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5205.148 ; gain = 35.652
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 5205.148 ; gain = 35.652
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 23:37:29 2023...
