$date
	Sat Mar 27 14:46:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module meuModuloTeste $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$var wire 1 ( s3 $end
$var wire 1 ) s4 $end
$var wire 1 * s5 $end
$var wire 1 + s6 $end
$var wire 1 , s7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
0*
1)
1(
0'
1&
0%
0$
0#
0"
0!
$end
#2
0&
1'
0)
1%
#4
0%
1$
#6
1&
1)
0+
1%
#8
0&
0)
1+
0%
0$
1#
#10
1&
1)
0+
1%
#12
1&
1)
0%
1$
#14
0(
1*
1&
1%
#16
0&
0*
0)
1(
1+
0%
0$
0#
1"
#18
1&
0+
1)
1%
#20
1&
1)
0%
1$
#22
0(
1*
1)
1%
#24
0*
1(
1&
0%
0$
1#
#26
0(
1*
1)
1%
#28
1)
0%
1$
#30
0&
0)
0*
1(
0,
1%
#32
1(
1+
1,
0%
0$
0#
0"
1!
#34
1)
1&
0+
1%
#36
1)
0%
1$
#38
0(
1*
1%
#40
1(
0*
1&
0%
0$
1#
#42
0(
1*
1)
1%
#44
1&
0%
1$
#46
0&
0*
1(
0)
0,
1%
#48
1&
1)
1(
1,
0%
0$
0#
1"
#50
0(
1*
1%
#52
1&
1)
0%
1$
#54
0&
0)
0*
1(
0,
1%
#56
1&
1)
0(
1*
1,
0%
0$
1#
#58
0&
0)
0*
1(
0,
1%
#60
0)
0%
1$
#62
1&
1)
1*
1+
1%
#64
