$date
	Thu Sep  8 14:25:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module struct_tb $end
$var wire 1 ! f1 $end
$var wire 1 " f $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$var reg 1 % x3 $end
$var reg 1 & x4 $end
$scope module uut $end
$var wire 1 " f $end
$var wire 1 ! f1 $end
$var wire 1 ' r1 $end
$var wire 1 ( r2 $end
$var wire 1 ) r3 $end
$var wire 1 # x1 $end
$var wire 1 $ x2 $end
$var wire 1 % x3 $end
$var wire 1 & x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1$
#40
1%
0$
#60
1&
0%
#80
0&
1#
#100
1$
#120
1%
0$
#140
1&
0%
#160
1%
0#
#180
0%
1$
#200
0&
1%
#220
1#
#240
1"
1!
1)
1&
0%
#260
1!
1(
0)
1%
0$
#280
1'
0(
1$
0#
#300
1(
1)
1#
#320
