
EXAMPLE_6_USE_WIFI_MODULE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004068  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  080041f8  080041f8  000141f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045d8  080045d8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080045d8  080045d8  000145d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045e0  080045e0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045e0  080045e0  000145e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045e4  080045e4  000145e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080045e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000049c  20000070  08004658  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  08004658  0002050c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000906f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001872  00000000  00000000  0002910f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007b0  00000000  00000000  0002a988  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006e8  00000000  00000000  0002b138  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020afb  00000000  00000000  0002b820  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007091  00000000  00000000  0004c31b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c643f  00000000  00000000  000533ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001197eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021ec  00000000  00000000  00119868  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080041e0 	.word	0x080041e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080041e0 	.word	0x080041e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000584:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <HAL_Init+0x40>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a0d      	ldr	r2, [pc, #52]	; (80005c0 <HAL_Init+0x40>)
 800058a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800058e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000590:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <HAL_Init+0x40>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a0a      	ldr	r2, [pc, #40]	; (80005c0 <HAL_Init+0x40>)
 8000596:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059c:	4b08      	ldr	r3, [pc, #32]	; (80005c0 <HAL_Init+0x40>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <HAL_Init+0x40>)
 80005a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 fd39 	bl	8001020 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 f808 	bl	80005c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b4:	f002 ffe0 	bl	8003578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b8:	2300      	movs	r3, #0
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40023c00 	.word	0x40023c00

080005c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005cc:	4b12      	ldr	r3, [pc, #72]	; (8000618 <HAL_InitTick+0x54>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b12      	ldr	r3, [pc, #72]	; (800061c <HAL_InitTick+0x58>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005da:	fbb3 f3f1 	udiv	r3, r3, r1
 80005de:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 fd51 	bl	800108a <HAL_SYSTICK_Config>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	e00e      	b.n	8000610 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b0f      	cmp	r3, #15
 80005f6:	d80a      	bhi.n	800060e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f8:	2200      	movs	r2, #0
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000600:	f000 fd19 	bl	8001036 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000604:	4a06      	ldr	r2, [pc, #24]	; (8000620 <HAL_InitTick+0x5c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800060a:	2300      	movs	r3, #0
 800060c:	e000      	b.n	8000610 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800060e:	2301      	movs	r3, #1
}
 8000610:	4618      	mov	r0, r3
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000008 	.word	0x20000008
 800061c:	20000004 	.word	0x20000004
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_IncTick+0x20>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	461a      	mov	r2, r3
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_IncTick+0x24>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4413      	add	r3, r2
 8000634:	4a04      	ldr	r2, [pc, #16]	; (8000648 <HAL_IncTick+0x24>)
 8000636:	6013      	str	r3, [r2, #0]
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	20000004 	.word	0x20000004
 8000648:	200000ac 	.word	0x200000ac

0800064c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  return uwTick;
 8000650:	4b03      	ldr	r3, [pc, #12]	; (8000660 <HAL_GetTick+0x14>)
 8000652:	681b      	ldr	r3, [r3, #0]
}
 8000654:	4618      	mov	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	200000ac 	.word	0x200000ac

08000664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800066c:	f7ff ffee 	bl	800064c <HAL_GetTick>
 8000670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800067c:	d005      	beq.n	800068a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <HAL_Delay+0x40>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	461a      	mov	r2, r3
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	4413      	add	r3, r2
 8000688:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800068a:	bf00      	nop
 800068c:	f7ff ffde 	bl	800064c <HAL_GetTick>
 8000690:	4602      	mov	r2, r0
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	429a      	cmp	r2, r3
 800069a:	d8f7      	bhi.n	800068c <HAL_Delay+0x28>
  {
  }
}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000004 	.word	0x20000004

080006a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006b0:	2300      	movs	r3, #0
 80006b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d101      	bne.n	80006be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80006ba:	2301      	movs	r3, #1
 80006bc:	e033      	b.n	8000726 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d109      	bne.n	80006da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f002 ff7e 	bl	80035c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2200      	movs	r2, #0
 80006d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2200      	movs	r2, #0
 80006d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006de:	f003 0310 	and.w	r3, r3, #16
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d118      	bne.n	8000718 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006ee:	f023 0302 	bic.w	r3, r3, #2
 80006f2:	f043 0202 	orr.w	r2, r3, #2
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f000 fac4 	bl	8000c88 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2200      	movs	r2, #0
 8000704:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800070a:	f023 0303 	bic.w	r3, r3, #3
 800070e:	f043 0201 	orr.w	r2, r3, #1
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	641a      	str	r2, [r3, #64]	; 0x40
 8000716:	e001      	b.n	800071c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000718:	2301      	movs	r3, #1
 800071a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2200      	movs	r2, #0
 8000720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000724:	7bfb      	ldrb	r3, [r7, #15]
}
 8000726:	4618      	mov	r0, r3
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
	...

08000730 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000738:	2300      	movs	r3, #0
 800073a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000742:	2b01      	cmp	r3, #1
 8000744:	d101      	bne.n	800074a <HAL_ADC_Start+0x1a>
 8000746:	2302      	movs	r3, #2
 8000748:	e0a5      	b.n	8000896 <HAL_ADC_Start+0x166>
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2201      	movs	r2, #1
 800074e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	2b01      	cmp	r3, #1
 800075e:	d018      	beq.n	8000792 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	689a      	ldr	r2, [r3, #8]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f042 0201 	orr.w	r2, r2, #1
 800076e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000770:	4b4c      	ldr	r3, [pc, #304]	; (80008a4 <HAL_ADC_Start+0x174>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a4c      	ldr	r2, [pc, #304]	; (80008a8 <HAL_ADC_Start+0x178>)
 8000776:	fba2 2303 	umull	r2, r3, r2, r3
 800077a:	0c9a      	lsrs	r2, r3, #18
 800077c:	4613      	mov	r3, r2
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	4413      	add	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000784:	e002      	b.n	800078c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	3b01      	subs	r3, #1
 800078a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d1f9      	bne.n	8000786 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	f003 0301 	and.w	r3, r3, #1
 800079c:	2b01      	cmp	r3, #1
 800079e:	d179      	bne.n	8000894 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007a8:	f023 0301 	bic.w	r3, r3, #1
 80007ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d007      	beq.n	80007d2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80007de:	d106      	bne.n	80007ee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007e4:	f023 0206 	bic.w	r2, r3, #6
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	645a      	str	r2, [r3, #68]	; 0x44
 80007ec:	e002      	b.n	80007f4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2200      	movs	r2, #0
 80007f2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2200      	movs	r2, #0
 80007f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80007fc:	4b2b      	ldr	r3, [pc, #172]	; (80008ac <HAL_ADC_Start+0x17c>)
 80007fe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000808:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	f003 031f 	and.w	r3, r3, #31
 8000812:	2b00      	cmp	r3, #0
 8000814:	d12a      	bne.n	800086c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a25      	ldr	r2, [pc, #148]	; (80008b0 <HAL_ADC_Start+0x180>)
 800081c:	4293      	cmp	r3, r2
 800081e:	d015      	beq.n	800084c <HAL_ADC_Start+0x11c>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a23      	ldr	r2, [pc, #140]	; (80008b4 <HAL_ADC_Start+0x184>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d105      	bne.n	8000836 <HAL_ADC_Start+0x106>
 800082a:	4b20      	ldr	r3, [pc, #128]	; (80008ac <HAL_ADC_Start+0x17c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f003 031f 	and.w	r3, r3, #31
 8000832:	2b00      	cmp	r3, #0
 8000834:	d00a      	beq.n	800084c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a1f      	ldr	r2, [pc, #124]	; (80008b8 <HAL_ADC_Start+0x188>)
 800083c:	4293      	cmp	r3, r2
 800083e:	d129      	bne.n	8000894 <HAL_ADC_Start+0x164>
 8000840:	4b1a      	ldr	r3, [pc, #104]	; (80008ac <HAL_ADC_Start+0x17c>)
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	f003 031f 	and.w	r3, r3, #31
 8000848:	2b0f      	cmp	r3, #15
 800084a:	d823      	bhi.n	8000894 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	689b      	ldr	r3, [r3, #8]
 8000852:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000856:	2b00      	cmp	r3, #0
 8000858:	d11c      	bne.n	8000894 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	689a      	ldr	r2, [r3, #8]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	e013      	b.n	8000894 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a0f      	ldr	r2, [pc, #60]	; (80008b0 <HAL_ADC_Start+0x180>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d10e      	bne.n	8000894 <HAL_ADC_Start+0x164>
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000880:	2b00      	cmp	r3, #0
 8000882:	d107      	bne.n	8000894 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	689a      	ldr	r2, [r3, #8]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000892:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8000894:	2300      	movs	r3, #0
}
 8000896:	4618      	mov	r0, r3
 8000898:	3714      	adds	r7, #20
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	20000008 	.word	0x20000008
 80008a8:	431bde83 	.word	0x431bde83
 80008ac:	40012300 	.word	0x40012300
 80008b0:	40012000 	.word	0x40012000
 80008b4:	40012100 	.word	0x40012100
 80008b8:	40012200 	.word	0x40012200

080008bc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d101      	bne.n	80008d2 <HAL_ADC_Stop+0x16>
 80008ce:	2302      	movs	r3, #2
 80008d0:	e021      	b.n	8000916 <HAL_ADC_Stop+0x5a>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2201      	movs	r2, #1
 80008d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	689a      	ldr	r2, [r3, #8]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f022 0201 	bic.w	r2, r2, #1
 80008e8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	f003 0301 	and.w	r3, r3, #1
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d109      	bne.n	800090c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000900:	f023 0301 	bic.w	r3, r3, #1
 8000904:	f043 0201 	orr.w	r2, r3, #1
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2200      	movs	r2, #0
 8000910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000922:	b580      	push	{r7, lr}
 8000924:	b084      	sub	sp, #16
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
 800092a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	689b      	ldr	r3, [r3, #8]
 8000936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800093a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800093e:	d113      	bne.n	8000968 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800094a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800094e:	d10b      	bne.n	8000968 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000954:	f043 0220 	orr.w	r2, r3, #32
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2200      	movs	r2, #0
 8000960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8000964:	2301      	movs	r3, #1
 8000966:	e05c      	b.n	8000a22 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8000968:	f7ff fe70 	bl	800064c <HAL_GetTick>
 800096c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800096e:	e01a      	b.n	80009a6 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000976:	d016      	beq.n	80009a6 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d007      	beq.n	800098e <HAL_ADC_PollForConversion+0x6c>
 800097e:	f7ff fe65 	bl	800064c <HAL_GetTick>
 8000982:	4602      	mov	r2, r0
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	683a      	ldr	r2, [r7, #0]
 800098a:	429a      	cmp	r2, r3
 800098c:	d20b      	bcs.n	80009a6 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000992:	f043 0204 	orr.w	r2, r3, #4
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2200      	movs	r2, #0
 800099e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80009a2:	2303      	movs	r3, #3
 80009a4:	e03d      	b.n	8000a22 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f003 0302 	and.w	r3, r3, #2
 80009b0:	2b02      	cmp	r3, #2
 80009b2:	d1dd      	bne.n	8000970 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f06f 0212 	mvn.w	r2, #18
 80009bc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	689b      	ldr	r3, [r3, #8]
 80009d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d123      	bne.n	8000a20 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d11f      	bne.n	8000a20 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009e6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d006      	beq.n	80009fc <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	689b      	ldr	r3, [r3, #8]
 80009f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d111      	bne.n	8000a20 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a00:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d105      	bne.n	8000a20 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a18:	f043 0201 	orr.w	r2, r3, #1
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3710      	adds	r7, #16
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8000a2a:	b480      	push	{r7}
 8000a2c:	b083      	sub	sp, #12
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d101      	bne.n	8000a60 <HAL_ADC_ConfigChannel+0x1c>
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	e105      	b.n	8000c6c <HAL_ADC_ConfigChannel+0x228>
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2201      	movs	r2, #1
 8000a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b09      	cmp	r3, #9
 8000a6e:	d925      	bls.n	8000abc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	68d9      	ldr	r1, [r3, #12]
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4613      	mov	r3, r2
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	4413      	add	r3, r2
 8000a84:	3b1e      	subs	r3, #30
 8000a86:	2207      	movs	r2, #7
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	43da      	mvns	r2, r3
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	400a      	ands	r2, r1
 8000a94:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	68d9      	ldr	r1, [r3, #12]
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	689a      	ldr	r2, [r3, #8]
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	4403      	add	r3, r0
 8000aae:	3b1e      	subs	r3, #30
 8000ab0:	409a      	lsls	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	430a      	orrs	r2, r1
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	e022      	b.n	8000b02 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	6919      	ldr	r1, [r3, #16]
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	461a      	mov	r2, r3
 8000aca:	4613      	mov	r3, r2
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	4413      	add	r3, r2
 8000ad0:	2207      	movs	r2, #7
 8000ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad6:	43da      	mvns	r2, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	400a      	ands	r2, r1
 8000ade:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	6919      	ldr	r1, [r3, #16]
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	689a      	ldr	r2, [r3, #8]
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	4618      	mov	r0, r3
 8000af2:	4603      	mov	r3, r0
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	4403      	add	r3, r0
 8000af8:	409a      	lsls	r2, r3
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	430a      	orrs	r2, r1
 8000b00:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	2b06      	cmp	r3, #6
 8000b08:	d824      	bhi.n	8000b54 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	685a      	ldr	r2, [r3, #4]
 8000b14:	4613      	mov	r3, r2
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	4413      	add	r3, r2
 8000b1a:	3b05      	subs	r3, #5
 8000b1c:	221f      	movs	r2, #31
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	43da      	mvns	r2, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	400a      	ands	r2, r1
 8000b2a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	4618      	mov	r0, r3
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	685a      	ldr	r2, [r3, #4]
 8000b3e:	4613      	mov	r3, r2
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	4413      	add	r3, r2
 8000b44:	3b05      	subs	r3, #5
 8000b46:	fa00 f203 	lsl.w	r2, r0, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	430a      	orrs	r2, r1
 8000b50:	635a      	str	r2, [r3, #52]	; 0x34
 8000b52:	e04c      	b.n	8000bee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	2b0c      	cmp	r3, #12
 8000b5a:	d824      	bhi.n	8000ba6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	685a      	ldr	r2, [r3, #4]
 8000b66:	4613      	mov	r3, r2
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	4413      	add	r3, r2
 8000b6c:	3b23      	subs	r3, #35	; 0x23
 8000b6e:	221f      	movs	r2, #31
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	43da      	mvns	r2, r3
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	400a      	ands	r2, r1
 8000b7c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	685a      	ldr	r2, [r3, #4]
 8000b90:	4613      	mov	r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	4413      	add	r3, r2
 8000b96:	3b23      	subs	r3, #35	; 0x23
 8000b98:	fa00 f203 	lsl.w	r2, r0, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ba4:	e023      	b.n	8000bee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685a      	ldr	r2, [r3, #4]
 8000bb0:	4613      	mov	r3, r2
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	4413      	add	r3, r2
 8000bb6:	3b41      	subs	r3, #65	; 0x41
 8000bb8:	221f      	movs	r2, #31
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	43da      	mvns	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	400a      	ands	r2, r1
 8000bc6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685a      	ldr	r2, [r3, #4]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	3b41      	subs	r3, #65	; 0x41
 8000be2:	fa00 f203 	lsl.w	r2, r0, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	430a      	orrs	r2, r1
 8000bec:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000bee:	4b22      	ldr	r3, [pc, #136]	; (8000c78 <HAL_ADC_ConfigChannel+0x234>)
 8000bf0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a21      	ldr	r2, [pc, #132]	; (8000c7c <HAL_ADC_ConfigChannel+0x238>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d109      	bne.n	8000c10 <HAL_ADC_ConfigChannel+0x1cc>
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b12      	cmp	r3, #18
 8000c02:	d105      	bne.n	8000c10 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a19      	ldr	r2, [pc, #100]	; (8000c7c <HAL_ADC_ConfigChannel+0x238>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d123      	bne.n	8000c62 <HAL_ADC_ConfigChannel+0x21e>
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b10      	cmp	r3, #16
 8000c20:	d003      	beq.n	8000c2a <HAL_ADC_ConfigChannel+0x1e6>
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b11      	cmp	r3, #17
 8000c28:	d11b      	bne.n	8000c62 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2b10      	cmp	r3, #16
 8000c3c:	d111      	bne.n	8000c62 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c3e:	4b10      	ldr	r3, [pc, #64]	; (8000c80 <HAL_ADC_ConfigChannel+0x23c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a10      	ldr	r2, [pc, #64]	; (8000c84 <HAL_ADC_ConfigChannel+0x240>)
 8000c44:	fba2 2303 	umull	r2, r3, r2, r3
 8000c48:	0c9a      	lsrs	r2, r3, #18
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000c54:	e002      	b.n	8000c5c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d1f9      	bne.n	8000c56 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2200      	movs	r2, #0
 8000c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	40012300 	.word	0x40012300
 8000c7c:	40012000 	.word	0x40012000
 8000c80:	20000008 	.word	0x20000008
 8000c84:	431bde83 	.word	0x431bde83

08000c88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000c90:	4b79      	ldr	r3, [pc, #484]	; (8000e78 <ADC_Init+0x1f0>)
 8000c92:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	685a      	ldr	r2, [r3, #4]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	431a      	orrs	r2, r3
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	685a      	ldr	r2, [r3, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000cbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	6859      	ldr	r1, [r3, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	691b      	ldr	r3, [r3, #16]
 8000cc8:	021a      	lsls	r2, r3, #8
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	685a      	ldr	r2, [r3, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000ce0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	6859      	ldr	r1, [r3, #4]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	689a      	ldr	r2, [r3, #8]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	689a      	ldr	r2, [r3, #8]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	6899      	ldr	r1, [r3, #8]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	68da      	ldr	r2, [r3, #12]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	430a      	orrs	r2, r1
 8000d14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d1a:	4a58      	ldr	r2, [pc, #352]	; (8000e7c <ADC_Init+0x1f4>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d022      	beq.n	8000d66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	689a      	ldr	r2, [r3, #8]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	6899      	ldr	r1, [r3, #8]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	689a      	ldr	r2, [r3, #8]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	6899      	ldr	r1, [r3, #8]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	430a      	orrs	r2, r1
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	e00f      	b.n	8000d86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	689a      	ldr	r2, [r3, #8]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	689a      	ldr	r2, [r3, #8]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d84:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	689a      	ldr	r2, [r3, #8]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f022 0202 	bic.w	r2, r2, #2
 8000d94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	6899      	ldr	r1, [r3, #8]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	7e1b      	ldrb	r3, [r3, #24]
 8000da0:	005a      	lsls	r2, r3, #1
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	430a      	orrs	r2, r1
 8000da8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d01b      	beq.n	8000dec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	685a      	ldr	r2, [r3, #4]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000dc2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	685a      	ldr	r2, [r3, #4]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000dd2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	6859      	ldr	r1, [r3, #4]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dde:	3b01      	subs	r3, #1
 8000de0:	035a      	lsls	r2, r3, #13
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	430a      	orrs	r2, r1
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	e007      	b.n	8000dfc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	685a      	ldr	r2, [r3, #4]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000dfa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000e0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	051a      	lsls	r2, r3, #20
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	689a      	ldr	r2, [r3, #8]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000e30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	6899      	ldr	r1, [r3, #8]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000e3e:	025a      	lsls	r2, r3, #9
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	430a      	orrs	r2, r1
 8000e46:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	689a      	ldr	r2, [r3, #8]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6899      	ldr	r1, [r3, #8]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	029a      	lsls	r2, r3, #10
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	609a      	str	r2, [r3, #8]
}
 8000e6c:	bf00      	nop
 8000e6e:	3714      	adds	r7, #20
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	40012300 	.word	0x40012300
 8000e7c:	0f000001 	.word	0x0f000001

08000e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eb2:	4a04      	ldr	r2, [pc, #16]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	60d3      	str	r3, [r2, #12]
}
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	f003 0307 	and.w	r3, r3, #7
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	db0b      	blt.n	8000f0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	f003 021f 	and.w	r2, r3, #31
 8000efc:	4907      	ldr	r1, [pc, #28]	; (8000f1c <__NVIC_EnableIRQ+0x38>)
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	2001      	movs	r0, #1
 8000f06:	fa00 f202 	lsl.w	r2, r0, r2
 8000f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	e000e100 	.word	0xe000e100

08000f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	6039      	str	r1, [r7, #0]
 8000f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	db0a      	blt.n	8000f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	490c      	ldr	r1, [pc, #48]	; (8000f6c <__NVIC_SetPriority+0x4c>)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	0112      	lsls	r2, r2, #4
 8000f40:	b2d2      	uxtb	r2, r2
 8000f42:	440b      	add	r3, r1
 8000f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f48:	e00a      	b.n	8000f60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	4908      	ldr	r1, [pc, #32]	; (8000f70 <__NVIC_SetPriority+0x50>)
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	f003 030f 	and.w	r3, r3, #15
 8000f56:	3b04      	subs	r3, #4
 8000f58:	0112      	lsls	r2, r2, #4
 8000f5a:	b2d2      	uxtb	r2, r2
 8000f5c:	440b      	add	r3, r1
 8000f5e:	761a      	strb	r2, [r3, #24]
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000e100 	.word	0xe000e100
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b089      	sub	sp, #36	; 0x24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f003 0307 	and.w	r3, r3, #7
 8000f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	f1c3 0307 	rsb	r3, r3, #7
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	bf28      	it	cs
 8000f92:	2304      	movcs	r3, #4
 8000f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	2b06      	cmp	r3, #6
 8000f9c:	d902      	bls.n	8000fa4 <NVIC_EncodePriority+0x30>
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	3b03      	subs	r3, #3
 8000fa2:	e000      	b.n	8000fa6 <NVIC_EncodePriority+0x32>
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43da      	mvns	r2, r3
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	401a      	ands	r2, r3
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fbc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc6:	43d9      	mvns	r1, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fcc:	4313      	orrs	r3, r2
         );
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3724      	adds	r7, #36	; 0x24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fec:	d301      	bcc.n	8000ff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e00f      	b.n	8001012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	; (800101c <SysTick_Config+0x40>)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ffa:	210f      	movs	r1, #15
 8000ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8001000:	f7ff ff8e 	bl	8000f20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <SysTick_Config+0x40>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800100a:	4b04      	ldr	r3, [pc, #16]	; (800101c <SysTick_Config+0x40>)
 800100c:	2207      	movs	r2, #7
 800100e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	e000e010 	.word	0xe000e010

08001020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ff29 	bl	8000e80 <__NVIC_SetPriorityGrouping>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001036:	b580      	push	{r7, lr}
 8001038:	b086      	sub	sp, #24
 800103a:	af00      	add	r7, sp, #0
 800103c:	4603      	mov	r3, r0
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001048:	f7ff ff3e 	bl	8000ec8 <__NVIC_GetPriorityGrouping>
 800104c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	6978      	ldr	r0, [r7, #20]
 8001054:	f7ff ff8e 	bl	8000f74 <NVIC_EncodePriority>
 8001058:	4602      	mov	r2, r0
 800105a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105e:	4611      	mov	r1, r2
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff5d 	bl	8000f20 <__NVIC_SetPriority>
}
 8001066:	bf00      	nop
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
 8001074:	4603      	mov	r3, r0
 8001076:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff31 	bl	8000ee4 <__NVIC_EnableIRQ>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b082      	sub	sp, #8
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff ffa2 	bl	8000fdc <SysTick_Config>
 8001098:	4603      	mov	r3, r0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010a2:	b480      	push	{r7}
 80010a4:	b083      	sub	sp, #12
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d004      	beq.n	80010c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2280      	movs	r2, #128	; 0x80
 80010ba:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e00c      	b.n	80010da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2205      	movs	r2, #5
 80010c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f022 0201 	bic.w	r2, r2, #1
 80010d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80010d8:	2300      	movs	r3, #0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
	...

080010e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b089      	sub	sp, #36	; 0x24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
 8001102:	e16b      	b.n	80013dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001104:	2201      	movs	r2, #1
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	697a      	ldr	r2, [r7, #20]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	429a      	cmp	r2, r3
 800111e:	f040 815a 	bne.w	80013d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	2b02      	cmp	r3, #2
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_Init+0x4a>
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	2b12      	cmp	r3, #18
 8001130:	d123      	bne.n	800117a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	08da      	lsrs	r2, r3, #3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3208      	adds	r2, #8
 800113a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800113e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	220f      	movs	r2, #15
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4013      	ands	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	691a      	ldr	r2, [r3, #16]
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	f003 0307 	and.w	r3, r3, #7
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4313      	orrs	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	08da      	lsrs	r2, r3, #3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	3208      	adds	r2, #8
 8001174:	69b9      	ldr	r1, [r7, #24]
 8001176:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	2203      	movs	r2, #3
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43db      	mvns	r3, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4013      	ands	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 0203 	and.w	r2, r3, #3
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d00b      	beq.n	80011ce <HAL_GPIO_Init+0xe6>
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d007      	beq.n	80011ce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011c2:	2b11      	cmp	r3, #17
 80011c4:	d003      	beq.n	80011ce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b12      	cmp	r3, #18
 80011cc:	d130      	bne.n	8001230 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	2203      	movs	r2, #3
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4013      	ands	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	68da      	ldr	r2, [r3, #12]
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001204:	2201      	movs	r2, #1
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	091b      	lsrs	r3, r3, #4
 800121a:	f003 0201 	and.w	r2, r3, #1
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4313      	orrs	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	2203      	movs	r2, #3
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	43db      	mvns	r3, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4013      	ands	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4313      	orrs	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001268:	2b00      	cmp	r3, #0
 800126a:	f000 80b4 	beq.w	80013d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	4b5f      	ldr	r3, [pc, #380]	; (80013f0 <HAL_GPIO_Init+0x308>)
 8001274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001276:	4a5e      	ldr	r2, [pc, #376]	; (80013f0 <HAL_GPIO_Init+0x308>)
 8001278:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800127c:	6453      	str	r3, [r2, #68]	; 0x44
 800127e:	4b5c      	ldr	r3, [pc, #368]	; (80013f0 <HAL_GPIO_Init+0x308>)
 8001280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001282:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800128a:	4a5a      	ldr	r2, [pc, #360]	; (80013f4 <HAL_GPIO_Init+0x30c>)
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	089b      	lsrs	r3, r3, #2
 8001290:	3302      	adds	r3, #2
 8001292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001296:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f003 0303 	and.w	r3, r3, #3
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	220f      	movs	r2, #15
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43db      	mvns	r3, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4013      	ands	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a51      	ldr	r2, [pc, #324]	; (80013f8 <HAL_GPIO_Init+0x310>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d02b      	beq.n	800130e <HAL_GPIO_Init+0x226>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a50      	ldr	r2, [pc, #320]	; (80013fc <HAL_GPIO_Init+0x314>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d025      	beq.n	800130a <HAL_GPIO_Init+0x222>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a4f      	ldr	r2, [pc, #316]	; (8001400 <HAL_GPIO_Init+0x318>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d01f      	beq.n	8001306 <HAL_GPIO_Init+0x21e>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4e      	ldr	r2, [pc, #312]	; (8001404 <HAL_GPIO_Init+0x31c>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d019      	beq.n	8001302 <HAL_GPIO_Init+0x21a>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a4d      	ldr	r2, [pc, #308]	; (8001408 <HAL_GPIO_Init+0x320>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d013      	beq.n	80012fe <HAL_GPIO_Init+0x216>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a4c      	ldr	r2, [pc, #304]	; (800140c <HAL_GPIO_Init+0x324>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d00d      	beq.n	80012fa <HAL_GPIO_Init+0x212>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a4b      	ldr	r2, [pc, #300]	; (8001410 <HAL_GPIO_Init+0x328>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d007      	beq.n	80012f6 <HAL_GPIO_Init+0x20e>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a4a      	ldr	r2, [pc, #296]	; (8001414 <HAL_GPIO_Init+0x32c>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d101      	bne.n	80012f2 <HAL_GPIO_Init+0x20a>
 80012ee:	2307      	movs	r3, #7
 80012f0:	e00e      	b.n	8001310 <HAL_GPIO_Init+0x228>
 80012f2:	2308      	movs	r3, #8
 80012f4:	e00c      	b.n	8001310 <HAL_GPIO_Init+0x228>
 80012f6:	2306      	movs	r3, #6
 80012f8:	e00a      	b.n	8001310 <HAL_GPIO_Init+0x228>
 80012fa:	2305      	movs	r3, #5
 80012fc:	e008      	b.n	8001310 <HAL_GPIO_Init+0x228>
 80012fe:	2304      	movs	r3, #4
 8001300:	e006      	b.n	8001310 <HAL_GPIO_Init+0x228>
 8001302:	2303      	movs	r3, #3
 8001304:	e004      	b.n	8001310 <HAL_GPIO_Init+0x228>
 8001306:	2302      	movs	r3, #2
 8001308:	e002      	b.n	8001310 <HAL_GPIO_Init+0x228>
 800130a:	2301      	movs	r3, #1
 800130c:	e000      	b.n	8001310 <HAL_GPIO_Init+0x228>
 800130e:	2300      	movs	r3, #0
 8001310:	69fa      	ldr	r2, [r7, #28]
 8001312:	f002 0203 	and.w	r2, r2, #3
 8001316:	0092      	lsls	r2, r2, #2
 8001318:	4093      	lsls	r3, r2
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001320:	4934      	ldr	r1, [pc, #208]	; (80013f4 <HAL_GPIO_Init+0x30c>)
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	089b      	lsrs	r3, r3, #2
 8001326:	3302      	adds	r3, #2
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800132e:	4b3a      	ldr	r3, [pc, #232]	; (8001418 <HAL_GPIO_Init+0x330>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	43db      	mvns	r3, r3
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	4013      	ands	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d003      	beq.n	8001352 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	4313      	orrs	r3, r2
 8001350:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001352:	4a31      	ldr	r2, [pc, #196]	; (8001418 <HAL_GPIO_Init+0x330>)
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001358:	4b2f      	ldr	r3, [pc, #188]	; (8001418 <HAL_GPIO_Init+0x330>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	43db      	mvns	r3, r3
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4013      	ands	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	4313      	orrs	r3, r2
 800137a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800137c:	4a26      	ldr	r2, [pc, #152]	; (8001418 <HAL_GPIO_Init+0x330>)
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001382:	4b25      	ldr	r3, [pc, #148]	; (8001418 <HAL_GPIO_Init+0x330>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	43db      	mvns	r3, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4013      	ands	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d003      	beq.n	80013a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013a6:	4a1c      	ldr	r2, [pc, #112]	; (8001418 <HAL_GPIO_Init+0x330>)
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013ac:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <HAL_GPIO_Init+0x330>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	43db      	mvns	r3, r3
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d003      	beq.n	80013d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013d0:	4a11      	ldr	r2, [pc, #68]	; (8001418 <HAL_GPIO_Init+0x330>)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	3301      	adds	r3, #1
 80013da:	61fb      	str	r3, [r7, #28]
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	2b0f      	cmp	r3, #15
 80013e0:	f67f ae90 	bls.w	8001104 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013e4:	bf00      	nop
 80013e6:	3724      	adds	r7, #36	; 0x24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40013800 	.word	0x40013800
 80013f8:	40020000 	.word	0x40020000
 80013fc:	40020400 	.word	0x40020400
 8001400:	40020800 	.word	0x40020800
 8001404:	40020c00 	.word	0x40020c00
 8001408:	40021000 	.word	0x40021000
 800140c:	40021400 	.word	0x40021400
 8001410:	40021800 	.word	0x40021800
 8001414:	40021c00 	.word	0x40021c00
 8001418:	40013c00 	.word	0x40013c00

0800141c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	807b      	strh	r3, [r7, #2]
 8001428:	4613      	mov	r3, r2
 800142a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800142c:	787b      	ldrb	r3, [r7, #1]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001432:	887a      	ldrh	r2, [r7, #2]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001438:	e003      	b.n	8001442 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800143a:	887b      	ldrh	r3, [r7, #2]
 800143c:	041a      	lsls	r2, r3, #16
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	619a      	str	r2, [r3, #24]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
	...

08001450 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e22d      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b00      	cmp	r3, #0
 800146c:	d075      	beq.n	800155a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800146e:	4ba3      	ldr	r3, [pc, #652]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b04      	cmp	r3, #4
 8001478:	d00c      	beq.n	8001494 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800147a:	4ba0      	ldr	r3, [pc, #640]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001482:	2b08      	cmp	r3, #8
 8001484:	d112      	bne.n	80014ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001486:	4b9d      	ldr	r3, [pc, #628]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800148e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001492:	d10b      	bne.n	80014ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001494:	4b99      	ldr	r3, [pc, #612]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d05b      	beq.n	8001558 <HAL_RCC_OscConfig+0x108>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d157      	bne.n	8001558 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e208      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b4:	d106      	bne.n	80014c4 <HAL_RCC_OscConfig+0x74>
 80014b6:	4b91      	ldr	r3, [pc, #580]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a90      	ldr	r2, [pc, #576]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014c0:	6013      	str	r3, [r2, #0]
 80014c2:	e01d      	b.n	8001500 <HAL_RCC_OscConfig+0xb0>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014cc:	d10c      	bne.n	80014e8 <HAL_RCC_OscConfig+0x98>
 80014ce:	4b8b      	ldr	r3, [pc, #556]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a8a      	ldr	r2, [pc, #552]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	4b88      	ldr	r3, [pc, #544]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a87      	ldr	r2, [pc, #540]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	e00b      	b.n	8001500 <HAL_RCC_OscConfig+0xb0>
 80014e8:	4b84      	ldr	r3, [pc, #528]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a83      	ldr	r2, [pc, #524]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b81      	ldr	r3, [pc, #516]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a80      	ldr	r2, [pc, #512]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80014fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d013      	beq.n	8001530 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001508:	f7ff f8a0 	bl	800064c <HAL_GetTick>
 800150c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001510:	f7ff f89c 	bl	800064c <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b64      	cmp	r3, #100	; 0x64
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e1cd      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001522:	4b76      	ldr	r3, [pc, #472]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d0f0      	beq.n	8001510 <HAL_RCC_OscConfig+0xc0>
 800152e:	e014      	b.n	800155a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff f88c 	bl	800064c <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001538:	f7ff f888 	bl	800064c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b64      	cmp	r3, #100	; 0x64
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e1b9      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800154a:	4b6c      	ldr	r3, [pc, #432]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1f0      	bne.n	8001538 <HAL_RCC_OscConfig+0xe8>
 8001556:	e000      	b.n	800155a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d063      	beq.n	800162e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001566:	4b65      	ldr	r3, [pc, #404]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 030c 	and.w	r3, r3, #12
 800156e:	2b00      	cmp	r3, #0
 8001570:	d00b      	beq.n	800158a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001572:	4b62      	ldr	r3, [pc, #392]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800157a:	2b08      	cmp	r3, #8
 800157c:	d11c      	bne.n	80015b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800157e:	4b5f      	ldr	r3, [pc, #380]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d116      	bne.n	80015b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800158a:	4b5c      	ldr	r3, [pc, #368]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d005      	beq.n	80015a2 <HAL_RCC_OscConfig+0x152>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d001      	beq.n	80015a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e18d      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a2:	4b56      	ldr	r3, [pc, #344]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	4952      	ldr	r1, [pc, #328]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b6:	e03a      	b.n	800162e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d020      	beq.n	8001602 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015c0:	4b4f      	ldr	r3, [pc, #316]	; (8001700 <HAL_RCC_OscConfig+0x2b0>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c6:	f7ff f841 	bl	800064c <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015cc:	e008      	b.n	80015e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ce:	f7ff f83d 	bl	800064c <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e16e      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e0:	4b46      	ldr	r3, [pc, #280]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0302 	and.w	r3, r3, #2
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0f0      	beq.n	80015ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ec:	4b43      	ldr	r3, [pc, #268]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4940      	ldr	r1, [pc, #256]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80015fc:	4313      	orrs	r3, r2
 80015fe:	600b      	str	r3, [r1, #0]
 8001600:	e015      	b.n	800162e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001602:	4b3f      	ldr	r3, [pc, #252]	; (8001700 <HAL_RCC_OscConfig+0x2b0>)
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001608:	f7ff f820 	bl	800064c <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001610:	f7ff f81c 	bl	800064c <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e14d      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001622:	4b36      	ldr	r3, [pc, #216]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f0      	bne.n	8001610 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0308 	and.w	r3, r3, #8
 8001636:	2b00      	cmp	r3, #0
 8001638:	d030      	beq.n	800169c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d016      	beq.n	8001670 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001642:	4b30      	ldr	r3, [pc, #192]	; (8001704 <HAL_RCC_OscConfig+0x2b4>)
 8001644:	2201      	movs	r2, #1
 8001646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001648:	f7ff f800 	bl	800064c <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001650:	f7fe fffc 	bl	800064c <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e12d      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001662:	4b26      	ldr	r3, [pc, #152]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0f0      	beq.n	8001650 <HAL_RCC_OscConfig+0x200>
 800166e:	e015      	b.n	800169c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001670:	4b24      	ldr	r3, [pc, #144]	; (8001704 <HAL_RCC_OscConfig+0x2b4>)
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001676:	f7fe ffe9 	bl	800064c <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800167e:	f7fe ffe5 	bl	800064c <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e116      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001690:	4b1a      	ldr	r3, [pc, #104]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 8001692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001694:	f003 0302 	and.w	r3, r3, #2
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f0      	bne.n	800167e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f000 80a0 	beq.w	80017ea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016aa:	2300      	movs	r3, #0
 80016ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ae:	4b13      	ldr	r3, [pc, #76]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d10f      	bne.n	80016da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	4a0e      	ldr	r2, [pc, #56]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <HAL_RCC_OscConfig+0x2ac>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80016d6:	2301      	movs	r3, #1
 80016d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016da:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <HAL_RCC_OscConfig+0x2b8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d121      	bne.n	800172a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016e6:	4b08      	ldr	r3, [pc, #32]	; (8001708 <HAL_RCC_OscConfig+0x2b8>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a07      	ldr	r2, [pc, #28]	; (8001708 <HAL_RCC_OscConfig+0x2b8>)
 80016ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016f2:	f7fe ffab 	bl	800064c <HAL_GetTick>
 80016f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f8:	e011      	b.n	800171e <HAL_RCC_OscConfig+0x2ce>
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800
 8001700:	42470000 	.word	0x42470000
 8001704:	42470e80 	.word	0x42470e80
 8001708:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170c:	f7fe ff9e 	bl	800064c <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e0cf      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171e:	4b6a      	ldr	r3, [pc, #424]	; (80018c8 <HAL_RCC_OscConfig+0x478>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f0      	beq.n	800170c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d106      	bne.n	8001740 <HAL_RCC_OscConfig+0x2f0>
 8001732:	4b66      	ldr	r3, [pc, #408]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001736:	4a65      	ldr	r2, [pc, #404]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6713      	str	r3, [r2, #112]	; 0x70
 800173e:	e01c      	b.n	800177a <HAL_RCC_OscConfig+0x32a>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	2b05      	cmp	r3, #5
 8001746:	d10c      	bne.n	8001762 <HAL_RCC_OscConfig+0x312>
 8001748:	4b60      	ldr	r3, [pc, #384]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 800174a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800174c:	4a5f      	ldr	r2, [pc, #380]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 800174e:	f043 0304 	orr.w	r3, r3, #4
 8001752:	6713      	str	r3, [r2, #112]	; 0x70
 8001754:	4b5d      	ldr	r3, [pc, #372]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001758:	4a5c      	ldr	r2, [pc, #368]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 800175a:	f043 0301 	orr.w	r3, r3, #1
 800175e:	6713      	str	r3, [r2, #112]	; 0x70
 8001760:	e00b      	b.n	800177a <HAL_RCC_OscConfig+0x32a>
 8001762:	4b5a      	ldr	r3, [pc, #360]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001766:	4a59      	ldr	r2, [pc, #356]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001768:	f023 0301 	bic.w	r3, r3, #1
 800176c:	6713      	str	r3, [r2, #112]	; 0x70
 800176e:	4b57      	ldr	r3, [pc, #348]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001772:	4a56      	ldr	r2, [pc, #344]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001774:	f023 0304 	bic.w	r3, r3, #4
 8001778:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d015      	beq.n	80017ae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001782:	f7fe ff63 	bl	800064c <HAL_GetTick>
 8001786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001788:	e00a      	b.n	80017a0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800178a:	f7fe ff5f 	bl	800064c <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	f241 3288 	movw	r2, #5000	; 0x1388
 8001798:	4293      	cmp	r3, r2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e08e      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017a0:	4b4a      	ldr	r3, [pc, #296]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 80017a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0ee      	beq.n	800178a <HAL_RCC_OscConfig+0x33a>
 80017ac:	e014      	b.n	80017d8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ae:	f7fe ff4d 	bl	800064c <HAL_GetTick>
 80017b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b4:	e00a      	b.n	80017cc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b6:	f7fe ff49 	bl	800064c <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e078      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017cc:	4b3f      	ldr	r3, [pc, #252]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 80017ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d1ee      	bne.n	80017b6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017d8:	7dfb      	ldrb	r3, [r7, #23]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d105      	bne.n	80017ea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017de:	4b3b      	ldr	r3, [pc, #236]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e2:	4a3a      	ldr	r2, [pc, #232]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 80017e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d064      	beq.n	80018bc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017f2:	4b36      	ldr	r3, [pc, #216]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f003 030c 	and.w	r3, r3, #12
 80017fa:	2b08      	cmp	r3, #8
 80017fc:	d05c      	beq.n	80018b8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d141      	bne.n	800188a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001806:	4b32      	ldr	r3, [pc, #200]	; (80018d0 <HAL_RCC_OscConfig+0x480>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180c:	f7fe ff1e 	bl	800064c <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001814:	f7fe ff1a 	bl	800064c <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e04b      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001826:	4b29      	ldr	r3, [pc, #164]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69da      	ldr	r2, [r3, #28]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6a1b      	ldr	r3, [r3, #32]
 800183a:	431a      	orrs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	019b      	lsls	r3, r3, #6
 8001842:	431a      	orrs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001848:	085b      	lsrs	r3, r3, #1
 800184a:	3b01      	subs	r3, #1
 800184c:	041b      	lsls	r3, r3, #16
 800184e:	431a      	orrs	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001854:	061b      	lsls	r3, r3, #24
 8001856:	491d      	ldr	r1, [pc, #116]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 8001858:	4313      	orrs	r3, r2
 800185a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800185c:	4b1c      	ldr	r3, [pc, #112]	; (80018d0 <HAL_RCC_OscConfig+0x480>)
 800185e:	2201      	movs	r2, #1
 8001860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001862:	f7fe fef3 	bl	800064c <HAL_GetTick>
 8001866:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001868:	e008      	b.n	800187c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800186a:	f7fe feef 	bl	800064c <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e020      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800187c:	4b13      	ldr	r3, [pc, #76]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d0f0      	beq.n	800186a <HAL_RCC_OscConfig+0x41a>
 8001888:	e018      	b.n	80018bc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <HAL_RCC_OscConfig+0x480>)
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001890:	f7fe fedc 	bl	800064c <HAL_GetTick>
 8001894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001898:	f7fe fed8 	bl	800064c <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e009      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018aa:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HAL_RCC_OscConfig+0x47c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d1f0      	bne.n	8001898 <HAL_RCC_OscConfig+0x448>
 80018b6:	e001      	b.n	80018bc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e000      	b.n	80018be <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40007000 	.word	0x40007000
 80018cc:	40023800 	.word	0x40023800
 80018d0:	42470060 	.word	0x42470060

080018d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e0ca      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018e8:	4b67      	ldr	r3, [pc, #412]	; (8001a88 <HAL_RCC_ClockConfig+0x1b4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 030f 	and.w	r3, r3, #15
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d90c      	bls.n	8001910 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	4b64      	ldr	r3, [pc, #400]	; (8001a88 <HAL_RCC_ClockConfig+0x1b4>)
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fe:	4b62      	ldr	r3, [pc, #392]	; (8001a88 <HAL_RCC_ClockConfig+0x1b4>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 030f 	and.w	r3, r3, #15
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	429a      	cmp	r2, r3
 800190a:	d001      	beq.n	8001910 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e0b6      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d020      	beq.n	800195e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	2b00      	cmp	r3, #0
 8001926:	d005      	beq.n	8001934 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001928:	4b58      	ldr	r3, [pc, #352]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	4a57      	ldr	r2, [pc, #348]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 800192e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001932:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b00      	cmp	r3, #0
 800193e:	d005      	beq.n	800194c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001940:	4b52      	ldr	r3, [pc, #328]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	4a51      	ldr	r2, [pc, #324]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001946:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800194a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800194c:	4b4f      	ldr	r3, [pc, #316]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	494c      	ldr	r1, [pc, #304]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 800195a:	4313      	orrs	r3, r2
 800195c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	2b00      	cmp	r3, #0
 8001968:	d044      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d107      	bne.n	8001982 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001972:	4b46      	ldr	r3, [pc, #280]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d119      	bne.n	80019b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e07d      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b02      	cmp	r3, #2
 8001988:	d003      	beq.n	8001992 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800198e:	2b03      	cmp	r3, #3
 8001990:	d107      	bne.n	80019a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001992:	4b3e      	ldr	r3, [pc, #248]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d109      	bne.n	80019b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e06d      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a2:	4b3a      	ldr	r3, [pc, #232]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e065      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019b2:	4b36      	ldr	r3, [pc, #216]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f023 0203 	bic.w	r2, r3, #3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	4933      	ldr	r1, [pc, #204]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019c4:	f7fe fe42 	bl	800064c <HAL_GetTick>
 80019c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ca:	e00a      	b.n	80019e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019cc:	f7fe fe3e 	bl	800064c <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80019da:	4293      	cmp	r3, r2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e04d      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e2:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 020c 	and.w	r2, r3, #12
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d1eb      	bne.n	80019cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019f4:	4b24      	ldr	r3, [pc, #144]	; (8001a88 <HAL_RCC_ClockConfig+0x1b4>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 030f 	and.w	r3, r3, #15
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d20c      	bcs.n	8001a1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a02:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <HAL_RCC_ClockConfig+0x1b4>)
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <HAL_RCC_ClockConfig+0x1b4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 030f 	and.w	r3, r3, #15
 8001a12:	683a      	ldr	r2, [r7, #0]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d001      	beq.n	8001a1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e030      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0304 	and.w	r3, r3, #4
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d008      	beq.n	8001a3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a28:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	4915      	ldr	r1, [pc, #84]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d009      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	490d      	ldr	r1, [pc, #52]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a5a:	f000 f81d 	bl	8001a98 <HAL_RCC_GetSysClockFreq>
 8001a5e:	4601      	mov	r1, r0
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	091b      	lsrs	r3, r3, #4
 8001a66:	f003 030f 	and.w	r3, r3, #15
 8001a6a:	4a09      	ldr	r2, [pc, #36]	; (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6c:	5cd3      	ldrb	r3, [r2, r3]
 8001a6e:	fa21 f303 	lsr.w	r3, r1, r3
 8001a72:	4a08      	ldr	r2, [pc, #32]	; (8001a94 <HAL_RCC_ClockConfig+0x1c0>)
 8001a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a76:	2000      	movs	r0, #0
 8001a78:	f7fe fda4 	bl	80005c4 <HAL_InitTick>

  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40023c00 	.word	0x40023c00
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	0800458c 	.word	0x0800458c
 8001a94:	20000008 	.word	0x20000008

08001a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	607b      	str	r3, [r7, #4]
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001aae:	4b63      	ldr	r3, [pc, #396]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	d007      	beq.n	8001aca <HAL_RCC_GetSysClockFreq+0x32>
 8001aba:	2b08      	cmp	r3, #8
 8001abc:	d008      	beq.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x38>
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f040 80b4 	bne.w	8001c2c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ac4:	4b5e      	ldr	r3, [pc, #376]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001ac6:	60bb      	str	r3, [r7, #8]
       break;
 8001ac8:	e0b3      	b.n	8001c32 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001aca:	4b5e      	ldr	r3, [pc, #376]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001acc:	60bb      	str	r3, [r7, #8]
      break;
 8001ace:	e0b0      	b.n	8001c32 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ad0:	4b5a      	ldr	r3, [pc, #360]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ad8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ada:	4b58      	ldr	r3, [pc, #352]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d04a      	beq.n	8001b7c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae6:	4b55      	ldr	r3, [pc, #340]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	099b      	lsrs	r3, r3, #6
 8001aec:	f04f 0400 	mov.w	r4, #0
 8001af0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	ea03 0501 	and.w	r5, r3, r1
 8001afc:	ea04 0602 	and.w	r6, r4, r2
 8001b00:	4629      	mov	r1, r5
 8001b02:	4632      	mov	r2, r6
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	f04f 0400 	mov.w	r4, #0
 8001b0c:	0154      	lsls	r4, r2, #5
 8001b0e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b12:	014b      	lsls	r3, r1, #5
 8001b14:	4619      	mov	r1, r3
 8001b16:	4622      	mov	r2, r4
 8001b18:	1b49      	subs	r1, r1, r5
 8001b1a:	eb62 0206 	sbc.w	r2, r2, r6
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	f04f 0400 	mov.w	r4, #0
 8001b26:	0194      	lsls	r4, r2, #6
 8001b28:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001b2c:	018b      	lsls	r3, r1, #6
 8001b2e:	1a5b      	subs	r3, r3, r1
 8001b30:	eb64 0402 	sbc.w	r4, r4, r2
 8001b34:	f04f 0100 	mov.w	r1, #0
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	00e2      	lsls	r2, r4, #3
 8001b3e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001b42:	00d9      	lsls	r1, r3, #3
 8001b44:	460b      	mov	r3, r1
 8001b46:	4614      	mov	r4, r2
 8001b48:	195b      	adds	r3, r3, r5
 8001b4a:	eb44 0406 	adc.w	r4, r4, r6
 8001b4e:	f04f 0100 	mov.w	r1, #0
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	0262      	lsls	r2, r4, #9
 8001b58:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001b5c:	0259      	lsls	r1, r3, #9
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4614      	mov	r4, r2
 8001b62:	4618      	mov	r0, r3
 8001b64:	4621      	mov	r1, r4
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f04f 0400 	mov.w	r4, #0
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4623      	mov	r3, r4
 8001b70:	f7fe fb86 	bl	8000280 <__aeabi_uldivmod>
 8001b74:	4603      	mov	r3, r0
 8001b76:	460c      	mov	r4, r1
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	e049      	b.n	8001c10 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b7c:	4b2f      	ldr	r3, [pc, #188]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	099b      	lsrs	r3, r3, #6
 8001b82:	f04f 0400 	mov.w	r4, #0
 8001b86:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	ea03 0501 	and.w	r5, r3, r1
 8001b92:	ea04 0602 	and.w	r6, r4, r2
 8001b96:	4629      	mov	r1, r5
 8001b98:	4632      	mov	r2, r6
 8001b9a:	f04f 0300 	mov.w	r3, #0
 8001b9e:	f04f 0400 	mov.w	r4, #0
 8001ba2:	0154      	lsls	r4, r2, #5
 8001ba4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ba8:	014b      	lsls	r3, r1, #5
 8001baa:	4619      	mov	r1, r3
 8001bac:	4622      	mov	r2, r4
 8001bae:	1b49      	subs	r1, r1, r5
 8001bb0:	eb62 0206 	sbc.w	r2, r2, r6
 8001bb4:	f04f 0300 	mov.w	r3, #0
 8001bb8:	f04f 0400 	mov.w	r4, #0
 8001bbc:	0194      	lsls	r4, r2, #6
 8001bbe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001bc2:	018b      	lsls	r3, r1, #6
 8001bc4:	1a5b      	subs	r3, r3, r1
 8001bc6:	eb64 0402 	sbc.w	r4, r4, r2
 8001bca:	f04f 0100 	mov.w	r1, #0
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	00e2      	lsls	r2, r4, #3
 8001bd4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001bd8:	00d9      	lsls	r1, r3, #3
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4614      	mov	r4, r2
 8001bde:	195b      	adds	r3, r3, r5
 8001be0:	eb44 0406 	adc.w	r4, r4, r6
 8001be4:	f04f 0100 	mov.w	r1, #0
 8001be8:	f04f 0200 	mov.w	r2, #0
 8001bec:	02a2      	lsls	r2, r4, #10
 8001bee:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001bf2:	0299      	lsls	r1, r3, #10
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4614      	mov	r4, r2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f04f 0400 	mov.w	r4, #0
 8001c02:	461a      	mov	r2, r3
 8001c04:	4623      	mov	r3, r4
 8001c06:	f7fe fb3b 	bl	8000280 <__aeabi_uldivmod>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	460c      	mov	r4, r1
 8001c0e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c10:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	0c1b      	lsrs	r3, r3, #16
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c28:	60bb      	str	r3, [r7, #8]
      break;
 8001c2a:	e002      	b.n	8001c32 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c2c:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001c2e:	60bb      	str	r3, [r7, #8]
      break;
 8001c30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c32:	68bb      	ldr	r3, [r7, #8]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	00f42400 	.word	0x00f42400
 8001c44:	007a1200 	.word	0x007a1200

08001c48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c4c:	4b03      	ldr	r3, [pc, #12]	; (8001c5c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	20000008 	.word	0x20000008

08001c60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c64:	f7ff fff0 	bl	8001c48 <HAL_RCC_GetHCLKFreq>
 8001c68:	4601      	mov	r1, r0
 8001c6a:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	0a9b      	lsrs	r3, r3, #10
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	4a03      	ldr	r2, [pc, #12]	; (8001c84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c76:	5cd3      	ldrb	r3, [r2, r3]
 8001c78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40023800 	.word	0x40023800
 8001c84:	0800459c 	.word	0x0800459c

08001c88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c8c:	f7ff ffdc 	bl	8001c48 <HAL_RCC_GetHCLKFreq>
 8001c90:	4601      	mov	r1, r0
 8001c92:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	0b5b      	lsrs	r3, r3, #13
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	4a03      	ldr	r2, [pc, #12]	; (8001cac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ca0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	0800459c 	.word	0x0800459c

08001cb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e03f      	b.n	8001d42 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d106      	bne.n	8001cdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f001 fcba 	bl	8003650 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2224      	movs	r2, #36	; 0x24
 8001ce0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001cf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 fb47 	bl	8002388 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	695a      	ldr	r2, [r3, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2220      	movs	r2, #32
 8001d34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2220      	movs	r2, #32
 8001d3c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b088      	sub	sp, #32
 8001d4e:	af02      	add	r7, sp, #8
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	603b      	str	r3, [r7, #0]
 8001d56:	4613      	mov	r3, r2
 8001d58:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b20      	cmp	r3, #32
 8001d68:	f040 8083 	bne.w	8001e72 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d002      	beq.n	8001d78 <HAL_UART_Transmit+0x2e>
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e07b      	b.n	8001e74 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d101      	bne.n	8001d8a <HAL_UART_Transmit+0x40>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e074      	b.n	8001e74 <HAL_UART_Transmit+0x12a>
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2221      	movs	r2, #33	; 0x21
 8001d9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001da0:	f7fe fc54 	bl	800064c <HAL_GetTick>
 8001da4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	88fa      	ldrh	r2, [r7, #6]
 8001daa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	88fa      	ldrh	r2, [r7, #6]
 8001db0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001db2:	e042      	b.n	8001e3a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dca:	d122      	bne.n	8001e12 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2180      	movs	r1, #128	; 0x80
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f000 f96a 	bl	80020b0 <UART_WaitOnFlagUntilTimeout>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e046      	b.n	8001e74 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	461a      	mov	r2, r3
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001df8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d103      	bne.n	8001e0a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	3302      	adds	r3, #2
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	e017      	b.n	8001e3a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	e013      	b.n	8001e3a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2180      	movs	r1, #128	; 0x80
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f000 f947 	bl	80020b0 <UART_WaitOnFlagUntilTimeout>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e023      	b.n	8001e74 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	60ba      	str	r2, [r7, #8]
 8001e32:	781a      	ldrb	r2, [r3, #0]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1b7      	bne.n	8001db4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2140      	movs	r1, #64	; 0x40
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 f92e 	bl	80020b0 <UART_WaitOnFlagUntilTimeout>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e00a      	b.n	8001e74 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2220      	movs	r2, #32
 8001e62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e000      	b.n	8001e74 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001e72:	2302      	movs	r3, #2
  }
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b088      	sub	sp, #32
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10d      	bne.n	8001ece <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	f003 0320 	and.w	r3, r3, #32
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d008      	beq.n	8001ece <HAL_UART_IRQHandler+0x52>
 8001ebc:	69bb      	ldr	r3, [r7, #24]
 8001ebe:	f003 0320 	and.w	r3, r3, #32
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f9dc 	bl	8002284 <UART_Receive_IT>
      return;
 8001ecc:	e0cc      	b.n	8002068 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80ab 	beq.w	800202c <HAL_UART_IRQHandler+0x1b0>
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d105      	bne.n	8001eec <HAL_UART_IRQHandler+0x70>
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f000 80a0 	beq.w	800202c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00a      	beq.n	8001f0c <HAL_UART_IRQHandler+0x90>
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d005      	beq.n	8001f0c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f04:	f043 0201 	orr.w	r2, r3, #1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	f003 0304 	and.w	r3, r3, #4
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00a      	beq.n	8001f2c <HAL_UART_IRQHandler+0xb0>
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f24:	f043 0202 	orr.w	r2, r3, #2
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00a      	beq.n	8001f4c <HAL_UART_IRQHandler+0xd0>
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d005      	beq.n	8001f4c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f44:	f043 0204 	orr.w	r2, r3, #4
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f003 0308 	and.w	r3, r3, #8
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00a      	beq.n	8001f6c <HAL_UART_IRQHandler+0xf0>
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f64:	f043 0208 	orr.w	r2, r3, #8
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d078      	beq.n	8002066 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	f003 0320 	and.w	r3, r3, #32
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d007      	beq.n	8001f8e <HAL_UART_IRQHandler+0x112>
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	f003 0320 	and.w	r3, r3, #32
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d002      	beq.n	8001f8e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 f97b 	bl	8002284 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	695b      	ldr	r3, [r3, #20]
 8001f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f98:	2b40      	cmp	r3, #64	; 0x40
 8001f9a:	bf0c      	ite	eq
 8001f9c:	2301      	moveq	r3, #1
 8001f9e:	2300      	movne	r3, #0
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa8:	f003 0308 	and.w	r3, r3, #8
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d102      	bne.n	8001fb6 <HAL_UART_IRQHandler+0x13a>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d031      	beq.n	800201a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f8c4 	bl	8002144 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc6:	2b40      	cmp	r3, #64	; 0x40
 8001fc8:	d123      	bne.n	8002012 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fd8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d013      	beq.n	800200a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe6:	4a22      	ldr	r2, [pc, #136]	; (8002070 <HAL_UART_IRQHandler+0x1f4>)
 8001fe8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff f857 	bl	80010a2 <HAL_DMA_Abort_IT>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d016      	beq.n	8002028 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ffe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002004:	4610      	mov	r0, r2
 8002006:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002008:	e00e      	b.n	8002028 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f846 	bl	800209c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002010:	e00a      	b.n	8002028 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f842 	bl	800209c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002018:	e006      	b.n	8002028 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f83e 	bl	800209c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002026:	e01e      	b.n	8002066 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002028:	bf00      	nop
    return;
 800202a:	e01c      	b.n	8002066 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002032:	2b00      	cmp	r3, #0
 8002034:	d008      	beq.n	8002048 <HAL_UART_IRQHandler+0x1cc>
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f8b1 	bl	80021a8 <UART_Transmit_IT>
    return;
 8002046:	e00f      	b.n	8002068 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00a      	beq.n	8002068 <HAL_UART_IRQHandler+0x1ec>
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002058:	2b00      	cmp	r3, #0
 800205a:	d005      	beq.n	8002068 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f000 f8f9 	bl	8002254 <UART_EndTransmit_IT>
    return;
 8002062:	bf00      	nop
 8002064:	e000      	b.n	8002068 <HAL_UART_IRQHandler+0x1ec>
    return;
 8002066:	bf00      	nop
  }
}
 8002068:	3720      	adds	r7, #32
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	08002181 	.word	0x08002181

08002074 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	603b      	str	r3, [r7, #0]
 80020bc:	4613      	mov	r3, r2
 80020be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020c0:	e02c      	b.n	800211c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c8:	d028      	beq.n	800211c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d007      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80020d0:	f7fe fabc 	bl	800064c <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d21d      	bcs.n	800211c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68da      	ldr	r2, [r3, #12]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80020ee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	695a      	ldr	r2, [r3, #20]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0201 	bic.w	r2, r2, #1
 80020fe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2220      	movs	r2, #32
 8002104:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2220      	movs	r2, #32
 800210c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e00f      	b.n	800213c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	4013      	ands	r3, r2
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	429a      	cmp	r2, r3
 800212a:	bf0c      	ite	eq
 800212c:	2301      	moveq	r3, #1
 800212e:	2300      	movne	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	461a      	mov	r2, r3
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	429a      	cmp	r2, r3
 8002138:	d0c3      	beq.n	80020c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800215a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	695a      	ldr	r2, [r3, #20]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0201 	bic.w	r2, r2, #1
 800216a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2220      	movs	r2, #32
 8002170:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2200      	movs	r2, #0
 8002192:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7ff ff7e 	bl	800209c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80021a0:	bf00      	nop
 80021a2:	3710      	adds	r7, #16
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b21      	cmp	r3, #33	; 0x21
 80021ba:	d144      	bne.n	8002246 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021c4:	d11a      	bne.n	80021fc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	461a      	mov	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021da:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d105      	bne.n	80021f0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	1c9a      	adds	r2, r3, #2
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	621a      	str	r2, [r3, #32]
 80021ee:	e00e      	b.n	800220e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	1c5a      	adds	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	621a      	str	r2, [r3, #32]
 80021fa:	e008      	b.n	800220e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a1b      	ldr	r3, [r3, #32]
 8002200:	1c59      	adds	r1, r3, #1
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6211      	str	r1, [r2, #32]
 8002206:	781a      	ldrb	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002212:	b29b      	uxth	r3, r3
 8002214:	3b01      	subs	r3, #1
 8002216:	b29b      	uxth	r3, r3
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	4619      	mov	r1, r3
 800221c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10f      	bne.n	8002242 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002230:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68da      	ldr	r2, [r3, #12]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002240:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002242:	2300      	movs	r3, #0
 8002244:	e000      	b.n	8002248 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002246:	2302      	movs	r3, #2
  }
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68da      	ldr	r2, [r3, #12]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800226a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2220      	movs	r2, #32
 8002270:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff fefd 	bl	8002074 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b22      	cmp	r3, #34	; 0x22
 8002296:	d171      	bne.n	800237c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022a0:	d123      	bne.n	80022ea <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10e      	bne.n	80022ce <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022bc:	b29a      	uxth	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c6:	1c9a      	adds	r2, r3, #2
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28
 80022cc:	e029      	b.n	8002322 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	b29a      	uxth	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e2:	1c5a      	adds	r2, r3, #1
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	629a      	str	r2, [r3, #40]	; 0x28
 80022e8:	e01b      	b.n	8002322 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10a      	bne.n	8002308 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6858      	ldr	r0, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	1c59      	adds	r1, r3, #1
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	6291      	str	r1, [r2, #40]	; 0x28
 8002302:	b2c2      	uxtb	r2, r0
 8002304:	701a      	strb	r2, [r3, #0]
 8002306:	e00c      	b.n	8002322 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	b2da      	uxtb	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002314:	1c58      	adds	r0, r3, #1
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	6288      	str	r0, [r1, #40]	; 0x28
 800231a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800231e:	b2d2      	uxtb	r2, r2
 8002320:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002326:	b29b      	uxth	r3, r3
 8002328:	3b01      	subs	r3, #1
 800232a:	b29b      	uxth	r3, r3
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	4619      	mov	r1, r3
 8002330:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002332:	2b00      	cmp	r3, #0
 8002334:	d120      	bne.n	8002378 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 0220 	bic.w	r2, r2, #32
 8002344:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68da      	ldr	r2, [r3, #12]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002354:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	695a      	ldr	r2, [r3, #20]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0201 	bic.w	r2, r2, #1
 8002364:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2220      	movs	r2, #32
 800236a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7ff fe8a 	bl	8002088 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e002      	b.n	800237e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	e000      	b.n	800237e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800237c:	2302      	movs	r3, #2
  }
}
 800237e:	4618      	mov	r0, r3
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
	...

08002388 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002388:	b5b0      	push	{r4, r5, r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	431a      	orrs	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80023c8:	f023 030c 	bic.w	r3, r3, #12
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	6812      	ldr	r2, [r2, #0]
 80023d0:	68f9      	ldr	r1, [r7, #12]
 80023d2:	430b      	orrs	r3, r1
 80023d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	695b      	ldr	r3, [r3, #20]
 80023dc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	699a      	ldr	r2, [r3, #24]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	430a      	orrs	r2, r1
 80023ea:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023f4:	f040 80e4 	bne.w	80025c0 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4aab      	ldr	r2, [pc, #684]	; (80026ac <UART_SetConfig+0x324>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d004      	beq.n	800240c <UART_SetConfig+0x84>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4aaa      	ldr	r2, [pc, #680]	; (80026b0 <UART_SetConfig+0x328>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d16c      	bne.n	80024e6 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800240c:	f7ff fc3c 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 8002410:	4602      	mov	r2, r0
 8002412:	4613      	mov	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	009a      	lsls	r2, r3, #2
 800241a:	441a      	add	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	fbb2 f3f3 	udiv	r3, r2, r3
 8002426:	4aa3      	ldr	r2, [pc, #652]	; (80026b4 <UART_SetConfig+0x32c>)
 8002428:	fba2 2303 	umull	r2, r3, r2, r3
 800242c:	095b      	lsrs	r3, r3, #5
 800242e:	011c      	lsls	r4, r3, #4
 8002430:	f7ff fc2a 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 8002434:	4602      	mov	r2, r0
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	009a      	lsls	r2, r3, #2
 800243e:	441a      	add	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	fbb2 f5f3 	udiv	r5, r2, r3
 800244a:	f7ff fc1d 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 800244e:	4602      	mov	r2, r0
 8002450:	4613      	mov	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4413      	add	r3, r2
 8002456:	009a      	lsls	r2, r3, #2
 8002458:	441a      	add	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	fbb2 f3f3 	udiv	r3, r2, r3
 8002464:	4a93      	ldr	r2, [pc, #588]	; (80026b4 <UART_SetConfig+0x32c>)
 8002466:	fba2 2303 	umull	r2, r3, r2, r3
 800246a:	095b      	lsrs	r3, r3, #5
 800246c:	2264      	movs	r2, #100	; 0x64
 800246e:	fb02 f303 	mul.w	r3, r2, r3
 8002472:	1aeb      	subs	r3, r5, r3
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	3332      	adds	r3, #50	; 0x32
 8002478:	4a8e      	ldr	r2, [pc, #568]	; (80026b4 <UART_SetConfig+0x32c>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	095b      	lsrs	r3, r3, #5
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002486:	441c      	add	r4, r3
 8002488:	f7ff fbfe 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 800248c:	4602      	mov	r2, r0
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	009a      	lsls	r2, r3, #2
 8002496:	441a      	add	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	fbb2 f5f3 	udiv	r5, r2, r3
 80024a2:	f7ff fbf1 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 80024a6:	4602      	mov	r2, r0
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	009a      	lsls	r2, r3, #2
 80024b0:	441a      	add	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024bc:	4a7d      	ldr	r2, [pc, #500]	; (80026b4 <UART_SetConfig+0x32c>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	095b      	lsrs	r3, r3, #5
 80024c4:	2264      	movs	r2, #100	; 0x64
 80024c6:	fb02 f303 	mul.w	r3, r2, r3
 80024ca:	1aeb      	subs	r3, r5, r3
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	3332      	adds	r3, #50	; 0x32
 80024d0:	4a78      	ldr	r2, [pc, #480]	; (80026b4 <UART_SetConfig+0x32c>)
 80024d2:	fba2 2303 	umull	r2, r3, r2, r3
 80024d6:	095b      	lsrs	r3, r3, #5
 80024d8:	f003 0207 	and.w	r2, r3, #7
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4422      	add	r2, r4
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	e154      	b.n	8002790 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80024e6:	f7ff fbbb 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 80024ea:	4602      	mov	r2, r0
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	009a      	lsls	r2, r3, #2
 80024f4:	441a      	add	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002500:	4a6c      	ldr	r2, [pc, #432]	; (80026b4 <UART_SetConfig+0x32c>)
 8002502:	fba2 2303 	umull	r2, r3, r2, r3
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	011c      	lsls	r4, r3, #4
 800250a:	f7ff fba9 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 800250e:	4602      	mov	r2, r0
 8002510:	4613      	mov	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4413      	add	r3, r2
 8002516:	009a      	lsls	r2, r3, #2
 8002518:	441a      	add	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	fbb2 f5f3 	udiv	r5, r2, r3
 8002524:	f7ff fb9c 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 8002528:	4602      	mov	r2, r0
 800252a:	4613      	mov	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4413      	add	r3, r2
 8002530:	009a      	lsls	r2, r3, #2
 8002532:	441a      	add	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fbb2 f3f3 	udiv	r3, r2, r3
 800253e:	4a5d      	ldr	r2, [pc, #372]	; (80026b4 <UART_SetConfig+0x32c>)
 8002540:	fba2 2303 	umull	r2, r3, r2, r3
 8002544:	095b      	lsrs	r3, r3, #5
 8002546:	2264      	movs	r2, #100	; 0x64
 8002548:	fb02 f303 	mul.w	r3, r2, r3
 800254c:	1aeb      	subs	r3, r5, r3
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	3332      	adds	r3, #50	; 0x32
 8002552:	4a58      	ldr	r2, [pc, #352]	; (80026b4 <UART_SetConfig+0x32c>)
 8002554:	fba2 2303 	umull	r2, r3, r2, r3
 8002558:	095b      	lsrs	r3, r3, #5
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002560:	441c      	add	r4, r3
 8002562:	f7ff fb7d 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 8002566:	4602      	mov	r2, r0
 8002568:	4613      	mov	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4413      	add	r3, r2
 800256e:	009a      	lsls	r2, r3, #2
 8002570:	441a      	add	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	fbb2 f5f3 	udiv	r5, r2, r3
 800257c:	f7ff fb70 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 8002580:	4602      	mov	r2, r0
 8002582:	4613      	mov	r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4413      	add	r3, r2
 8002588:	009a      	lsls	r2, r3, #2
 800258a:	441a      	add	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	fbb2 f3f3 	udiv	r3, r2, r3
 8002596:	4a47      	ldr	r2, [pc, #284]	; (80026b4 <UART_SetConfig+0x32c>)
 8002598:	fba2 2303 	umull	r2, r3, r2, r3
 800259c:	095b      	lsrs	r3, r3, #5
 800259e:	2264      	movs	r2, #100	; 0x64
 80025a0:	fb02 f303 	mul.w	r3, r2, r3
 80025a4:	1aeb      	subs	r3, r5, r3
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	3332      	adds	r3, #50	; 0x32
 80025aa:	4a42      	ldr	r2, [pc, #264]	; (80026b4 <UART_SetConfig+0x32c>)
 80025ac:	fba2 2303 	umull	r2, r3, r2, r3
 80025b0:	095b      	lsrs	r3, r3, #5
 80025b2:	f003 0207 	and.w	r2, r3, #7
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4422      	add	r2, r4
 80025bc:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80025be:	e0e7      	b.n	8002790 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a39      	ldr	r2, [pc, #228]	; (80026ac <UART_SetConfig+0x324>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d004      	beq.n	80025d4 <UART_SetConfig+0x24c>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a38      	ldr	r2, [pc, #224]	; (80026b0 <UART_SetConfig+0x328>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d171      	bne.n	80026b8 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80025d4:	f7ff fb58 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 80025d8:	4602      	mov	r2, r0
 80025da:	4613      	mov	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	009a      	lsls	r2, r3, #2
 80025e2:	441a      	add	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ee:	4a31      	ldr	r2, [pc, #196]	; (80026b4 <UART_SetConfig+0x32c>)
 80025f0:	fba2 2303 	umull	r2, r3, r2, r3
 80025f4:	095b      	lsrs	r3, r3, #5
 80025f6:	011c      	lsls	r4, r3, #4
 80025f8:	f7ff fb46 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 80025fc:	4602      	mov	r2, r0
 80025fe:	4613      	mov	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4413      	add	r3, r2
 8002604:	009a      	lsls	r2, r3, #2
 8002606:	441a      	add	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	fbb2 f5f3 	udiv	r5, r2, r3
 8002612:	f7ff fb39 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 8002616:	4602      	mov	r2, r0
 8002618:	4613      	mov	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4413      	add	r3, r2
 800261e:	009a      	lsls	r2, r3, #2
 8002620:	441a      	add	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	fbb2 f3f3 	udiv	r3, r2, r3
 800262c:	4a21      	ldr	r2, [pc, #132]	; (80026b4 <UART_SetConfig+0x32c>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	095b      	lsrs	r3, r3, #5
 8002634:	2264      	movs	r2, #100	; 0x64
 8002636:	fb02 f303 	mul.w	r3, r2, r3
 800263a:	1aeb      	subs	r3, r5, r3
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	3332      	adds	r3, #50	; 0x32
 8002640:	4a1c      	ldr	r2, [pc, #112]	; (80026b4 <UART_SetConfig+0x32c>)
 8002642:	fba2 2303 	umull	r2, r3, r2, r3
 8002646:	095b      	lsrs	r3, r3, #5
 8002648:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800264c:	441c      	add	r4, r3
 800264e:	f7ff fb1b 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 8002652:	4602      	mov	r2, r0
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	009a      	lsls	r2, r3, #2
 800265c:	441a      	add	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	fbb2 f5f3 	udiv	r5, r2, r3
 8002668:	f7ff fb0e 	bl	8001c88 <HAL_RCC_GetPCLK2Freq>
 800266c:	4602      	mov	r2, r0
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	009a      	lsls	r2, r3, #2
 8002676:	441a      	add	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002682:	4a0c      	ldr	r2, [pc, #48]	; (80026b4 <UART_SetConfig+0x32c>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	2264      	movs	r2, #100	; 0x64
 800268c:	fb02 f303 	mul.w	r3, r2, r3
 8002690:	1aeb      	subs	r3, r5, r3
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	3332      	adds	r3, #50	; 0x32
 8002696:	4a07      	ldr	r2, [pc, #28]	; (80026b4 <UART_SetConfig+0x32c>)
 8002698:	fba2 2303 	umull	r2, r3, r2, r3
 800269c:	095b      	lsrs	r3, r3, #5
 800269e:	f003 020f 	and.w	r2, r3, #15
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4422      	add	r2, r4
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	e071      	b.n	8002790 <UART_SetConfig+0x408>
 80026ac:	40011000 	.word	0x40011000
 80026b0:	40011400 	.word	0x40011400
 80026b4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80026b8:	f7ff fad2 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 80026bc:	4602      	mov	r2, r0
 80026be:	4613      	mov	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	009a      	lsls	r2, r3, #2
 80026c6:	441a      	add	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d2:	4a31      	ldr	r2, [pc, #196]	; (8002798 <UART_SetConfig+0x410>)
 80026d4:	fba2 2303 	umull	r2, r3, r2, r3
 80026d8:	095b      	lsrs	r3, r3, #5
 80026da:	011c      	lsls	r4, r3, #4
 80026dc:	f7ff fac0 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	009a      	lsls	r2, r3, #2
 80026ea:	441a      	add	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	fbb2 f5f3 	udiv	r5, r2, r3
 80026f6:	f7ff fab3 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 80026fa:	4602      	mov	r2, r0
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	009a      	lsls	r2, r3, #2
 8002704:	441a      	add	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002710:	4a21      	ldr	r2, [pc, #132]	; (8002798 <UART_SetConfig+0x410>)
 8002712:	fba2 2303 	umull	r2, r3, r2, r3
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	2264      	movs	r2, #100	; 0x64
 800271a:	fb02 f303 	mul.w	r3, r2, r3
 800271e:	1aeb      	subs	r3, r5, r3
 8002720:	011b      	lsls	r3, r3, #4
 8002722:	3332      	adds	r3, #50	; 0x32
 8002724:	4a1c      	ldr	r2, [pc, #112]	; (8002798 <UART_SetConfig+0x410>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	095b      	lsrs	r3, r3, #5
 800272c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002730:	441c      	add	r4, r3
 8002732:	f7ff fa95 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 8002736:	4602      	mov	r2, r0
 8002738:	4613      	mov	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	009a      	lsls	r2, r3, #2
 8002740:	441a      	add	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	fbb2 f5f3 	udiv	r5, r2, r3
 800274c:	f7ff fa88 	bl	8001c60 <HAL_RCC_GetPCLK1Freq>
 8002750:	4602      	mov	r2, r0
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	009a      	lsls	r2, r3, #2
 800275a:	441a      	add	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	fbb2 f3f3 	udiv	r3, r2, r3
 8002766:	4a0c      	ldr	r2, [pc, #48]	; (8002798 <UART_SetConfig+0x410>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	2264      	movs	r2, #100	; 0x64
 8002770:	fb02 f303 	mul.w	r3, r2, r3
 8002774:	1aeb      	subs	r3, r5, r3
 8002776:	011b      	lsls	r3, r3, #4
 8002778:	3332      	adds	r3, #50	; 0x32
 800277a:	4a07      	ldr	r2, [pc, #28]	; (8002798 <UART_SetConfig+0x410>)
 800277c:	fba2 2303 	umull	r2, r3, r2, r3
 8002780:	095b      	lsrs	r3, r3, #5
 8002782:	f003 020f 	and.w	r2, r3, #15
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4422      	add	r2, r4
 800278c:	609a      	str	r2, [r3, #8]
}
 800278e:	e7ff      	b.n	8002790 <UART_SetConfig+0x408>
 8002790:	bf00      	nop
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bdb0      	pop	{r4, r5, r7, pc}
 8002798:	51eb851f 	.word	0x51eb851f

0800279c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027a0:	f7fd feee 	bl	8000580 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027a4:	f000 f822 	bl	80027ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027a8:	f000 f930 	bl	8002a0c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80027ac:	f000 f8da 	bl	8002964 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80027b0:	f000 f902 	bl	80029b8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80027b4:	f000 f884 	bl	80028c0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 80027b8:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <main+0x48>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	4b09      	ldr	r3, [pc, #36]	; (80027e4 <main+0x48>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f042 0220 	orr.w	r2, r2, #32
 80027c6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80027c8:	2201      	movs	r2, #1
 80027ca:	2102      	movs	r1, #2
 80027cc:	4806      	ldr	r0, [pc, #24]	; (80027e8 <main+0x4c>)
 80027ce:	f7fe fe25 	bl	800141c <HAL_GPIO_WritePin>
  Clear_ESPBuffer();
 80027d2:	f000 feab 	bl	800352c <Clear_ESPBuffer>
  HAL_Delay(400);
 80027d6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80027da:	f7fd ff43 	bl	8000664 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ESP8266_Init();
 80027de:	f000 f98b 	bl	8002af8 <ESP8266_Init>
 80027e2:	e7fc      	b.n	80027de <main+0x42>
 80027e4:	2000020c 	.word	0x2000020c
 80027e8:	40020000 	.word	0x40020000

080027ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b094      	sub	sp, #80	; 0x50
 80027f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027f2:	f107 0320 	add.w	r3, r7, #32
 80027f6:	2230      	movs	r2, #48	; 0x30
 80027f8:	2100      	movs	r1, #0
 80027fa:	4618      	mov	r0, r3
 80027fc:	f001 f8ba 	bl	8003974 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002800:	f107 030c 	add.w	r3, r7, #12
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	60da      	str	r2, [r3, #12]
 800280e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002810:	2300      	movs	r3, #0
 8002812:	60bb      	str	r3, [r7, #8]
 8002814:	4b28      	ldr	r3, [pc, #160]	; (80028b8 <SystemClock_Config+0xcc>)
 8002816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002818:	4a27      	ldr	r2, [pc, #156]	; (80028b8 <SystemClock_Config+0xcc>)
 800281a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800281e:	6413      	str	r3, [r2, #64]	; 0x40
 8002820:	4b25      	ldr	r3, [pc, #148]	; (80028b8 <SystemClock_Config+0xcc>)
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800282c:	2300      	movs	r3, #0
 800282e:	607b      	str	r3, [r7, #4]
 8002830:	4b22      	ldr	r3, [pc, #136]	; (80028bc <SystemClock_Config+0xd0>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a21      	ldr	r2, [pc, #132]	; (80028bc <SystemClock_Config+0xd0>)
 8002836:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	4b1f      	ldr	r3, [pc, #124]	; (80028bc <SystemClock_Config+0xd0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002844:	607b      	str	r3, [r7, #4]
 8002846:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002848:	2301      	movs	r3, #1
 800284a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800284c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002852:	2302      	movs	r3, #2
 8002854:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002856:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800285a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800285c:	2304      	movs	r3, #4
 800285e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002860:	23a8      	movs	r3, #168	; 0xa8
 8002862:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002864:	2302      	movs	r3, #2
 8002866:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002868:	2304      	movs	r3, #4
 800286a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800286c:	f107 0320 	add.w	r3, r7, #32
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe fded 	bl	8001450 <HAL_RCC_OscConfig>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800287c:	f000 fe74 	bl	8003568 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002880:	230f      	movs	r3, #15
 8002882:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002884:	2302      	movs	r3, #2
 8002886:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800288c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002890:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002892:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002896:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002898:	f107 030c 	add.w	r3, r7, #12
 800289c:	2105      	movs	r1, #5
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff f818 	bl	80018d4 <HAL_RCC_ClockConfig>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80028aa:	f000 fe5d 	bl	8003568 <Error_Handler>
  }
}
 80028ae:	bf00      	nop
 80028b0:	3750      	adds	r7, #80	; 0x50
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40007000 	.word	0x40007000

080028c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028c6:	463b      	mov	r3, r7
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80028d2:	4b21      	ldr	r3, [pc, #132]	; (8002958 <MX_ADC1_Init+0x98>)
 80028d4:	4a21      	ldr	r2, [pc, #132]	; (800295c <MX_ADC1_Init+0x9c>)
 80028d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80028d8:	4b1f      	ldr	r3, [pc, #124]	; (8002958 <MX_ADC1_Init+0x98>)
 80028da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028e0:	4b1d      	ldr	r3, [pc, #116]	; (8002958 <MX_ADC1_Init+0x98>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80028e6:	4b1c      	ldr	r3, [pc, #112]	; (8002958 <MX_ADC1_Init+0x98>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80028ec:	4b1a      	ldr	r3, [pc, #104]	; (8002958 <MX_ADC1_Init+0x98>)
 80028ee:	2201      	movs	r2, #1
 80028f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80028f2:	4b19      	ldr	r3, [pc, #100]	; (8002958 <MX_ADC1_Init+0x98>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80028fa:	4b17      	ldr	r3, [pc, #92]	; (8002958 <MX_ADC1_Init+0x98>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002900:	4b15      	ldr	r3, [pc, #84]	; (8002958 <MX_ADC1_Init+0x98>)
 8002902:	4a17      	ldr	r2, [pc, #92]	; (8002960 <MX_ADC1_Init+0xa0>)
 8002904:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002906:	4b14      	ldr	r3, [pc, #80]	; (8002958 <MX_ADC1_Init+0x98>)
 8002908:	2200      	movs	r2, #0
 800290a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800290c:	4b12      	ldr	r3, [pc, #72]	; (8002958 <MX_ADC1_Init+0x98>)
 800290e:	2201      	movs	r2, #1
 8002910:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002912:	4b11      	ldr	r3, [pc, #68]	; (8002958 <MX_ADC1_Init+0x98>)
 8002914:	2200      	movs	r2, #0
 8002916:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800291a:	4b0f      	ldr	r3, [pc, #60]	; (8002958 <MX_ADC1_Init+0x98>)
 800291c:	2201      	movs	r2, #1
 800291e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002920:	480d      	ldr	r0, [pc, #52]	; (8002958 <MX_ADC1_Init+0x98>)
 8002922:	f7fd fec1 	bl	80006a8 <HAL_ADC_Init>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800292c:	f000 fe1c 	bl	8003568 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002930:	2300      	movs	r3, #0
 8002932:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002934:	2301      	movs	r3, #1
 8002936:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002938:	2300      	movs	r3, #0
 800293a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800293c:	463b      	mov	r3, r7
 800293e:	4619      	mov	r1, r3
 8002940:	4805      	ldr	r0, [pc, #20]	; (8002958 <MX_ADC1_Init+0x98>)
 8002942:	f7fe f87f 	bl	8000a44 <HAL_ADC_ConfigChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800294c:	f000 fe0c 	bl	8003568 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002950:	bf00      	nop
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	200001c4 	.word	0x200001c4
 800295c:	40012000 	.word	0x40012000
 8002960:	0f000001 	.word	0x0f000001

08002964 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002968:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 800296a:	4a12      	ldr	r2, [pc, #72]	; (80029b4 <MX_USART1_UART_Init+0x50>)
 800296c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800296e:	4b10      	ldr	r3, [pc, #64]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 8002970:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002974:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002976:	4b0e      	ldr	r3, [pc, #56]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800297c:	4b0c      	ldr	r3, [pc, #48]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 800297e:	2200      	movs	r2, #0
 8002980:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002982:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 8002984:	2200      	movs	r2, #0
 8002986:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002988:	4b09      	ldr	r3, [pc, #36]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 800298a:	220c      	movs	r2, #12
 800298c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800298e:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 8002990:	2200      	movs	r2, #0
 8002992:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002994:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 8002996:	2200      	movs	r2, #0
 8002998:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800299a:	4805      	ldr	r0, [pc, #20]	; (80029b0 <MX_USART1_UART_Init+0x4c>)
 800299c:	f7ff f988 	bl	8001cb0 <HAL_UART_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029a6:	f000 fddf 	bl	8003568 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	2000020c 	.word	0x2000020c
 80029b4:	40011000 	.word	0x40011000

080029b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80029bc:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029be:	4a12      	ldr	r2, [pc, #72]	; (8002a08 <MX_USART3_UART_Init+0x50>)
 80029c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80029c2:	4b10      	ldr	r3, [pc, #64]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80029c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80029ca:	4b0e      	ldr	r3, [pc, #56]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80029d0:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80029d6:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029d8:	2200      	movs	r2, #0
 80029da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80029dc:	4b09      	ldr	r3, [pc, #36]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029de:	220c      	movs	r2, #12
 80029e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029e2:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80029ee:	4805      	ldr	r0, [pc, #20]	; (8002a04 <MX_USART3_UART_Init+0x4c>)
 80029f0:	f7ff f95e 	bl	8001cb0 <HAL_UART_Init>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80029fa:	f000 fdb5 	bl	8003568 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200000b0 	.word	0x200000b0
 8002a08:	40004800 	.word	0x40004800

08002a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b08a      	sub	sp, #40	; 0x28
 8002a10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a12:	f107 0314 	add.w	r3, r7, #20
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	605a      	str	r2, [r3, #4]
 8002a1c:	609a      	str	r2, [r3, #8]
 8002a1e:	60da      	str	r2, [r3, #12]
 8002a20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	613b      	str	r3, [r7, #16]
 8002a26:	4b31      	ldr	r3, [pc, #196]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	4a30      	ldr	r2, [pc, #192]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a30:	6313      	str	r3, [r2, #48]	; 0x30
 8002a32:	4b2e      	ldr	r3, [pc, #184]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3a:	613b      	str	r3, [r7, #16]
 8002a3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	4b2a      	ldr	r3, [pc, #168]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	4a29      	ldr	r2, [pc, #164]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4e:	4b27      	ldr	r3, [pc, #156]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60bb      	str	r3, [r7, #8]
 8002a5e:	4b23      	ldr	r3, [pc, #140]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a62:	4a22      	ldr	r2, [pc, #136]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a64:	f043 0302 	orr.w	r3, r3, #2
 8002a68:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6a:	4b20      	ldr	r3, [pc, #128]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	60bb      	str	r3, [r7, #8]
 8002a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	607b      	str	r3, [r7, #4]
 8002a7a:	4b1c      	ldr	r3, [pc, #112]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7e:	4a1b      	ldr	r2, [pc, #108]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a80:	f043 0308 	orr.w	r3, r3, #8
 8002a84:	6313      	str	r3, [r2, #48]	; 0x30
 8002a86:	4b19      	ldr	r3, [pc, #100]	; (8002aec <MX_GPIO_Init+0xe0>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	607b      	str	r3, [r7, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8002a92:	2201      	movs	r2, #1
 8002a94:	2102      	movs	r1, #2
 8002a96:	4816      	ldr	r0, [pc, #88]	; (8002af0 <MX_GPIO_Init+0xe4>)
 8002a98:	f7fe fcc0 	bl	800141c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002aa2:	4814      	ldr	r0, [pc, #80]	; (8002af4 <MX_GPIO_Init+0xe8>)
 8002aa4:	f7fe fcba 	bl	800141c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aac:	2301      	movs	r3, #1
 8002aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab8:	f107 0314 	add.w	r3, r7, #20
 8002abc:	4619      	mov	r1, r3
 8002abe:	480c      	ldr	r0, [pc, #48]	; (8002af0 <MX_GPIO_Init+0xe4>)
 8002ac0:	f7fe fb12 	bl	80010e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002ac4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aca:	2301      	movs	r3, #1
 8002acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ad6:	f107 0314 	add.w	r3, r7, #20
 8002ada:	4619      	mov	r1, r3
 8002adc:	4805      	ldr	r0, [pc, #20]	; (8002af4 <MX_GPIO_Init+0xe8>)
 8002ade:	f7fe fb03 	bl	80010e8 <HAL_GPIO_Init>

}
 8002ae2:	bf00      	nop
 8002ae4:	3728      	adds	r7, #40	; 0x28
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	40023800 	.word	0x40023800
 8002af0:	40020000 	.word	0x40020000
 8002af4:	40020c00 	.word	0x40020c00

08002af8 <ESP8266_Init>:

/* USER CODE BEGIN 4 */

static void ESP8266_Init(void)
{
 8002af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	static uint8_t ESPInitCase = 0;

	switch (ESPInitCase) {
 8002afc:	4ba9      	ldr	r3, [pc, #676]	; (8002da4 <ESP8266_Init+0x2ac>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b0a      	cmp	r3, #10
 8002b02:	f200 84e2 	bhi.w	80034ca <ESP8266_Init+0x9d2>
 8002b06:	a201      	add	r2, pc, #4	; (adr r2, 8002b0c <ESP8266_Init+0x14>)
 8002b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0c:	08002b39 	.word	0x08002b39
 8002b10:	08002b67 	.word	0x08002b67
 8002b14:	08002c6b 	.word	0x08002c6b
 8002b18:	08002cc1 	.word	0x08002cc1
 8002b1c:	08002ded 	.word	0x08002ded
 8002b20:	08002e5f 	.word	0x08002e5f
 8002b24:	08002f95 	.word	0x08002f95
 8002b28:	08002fe9 	.word	0x08002fe9
 8002b2c:	080030e5 	.word	0x080030e5
 8002b30:	08003159 	.word	0x08003159
 8002b34:	08003299 	.word	0x08003299
		case 0:
			 // Standart AT Komutu gonderilir , Cevabi OK olmalidir.
			HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, sprintf(tx_buffer, "AT\r\n"), 500);
 8002b38:	4b9b      	ldr	r3, [pc, #620]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002b3a:	4a9c      	ldr	r2, [pc, #624]	; (8002dac <ESP8266_Init+0x2b4>)
 8002b3c:	6810      	ldr	r0, [r2, #0]
 8002b3e:	6018      	str	r0, [r3, #0]
 8002b40:	7912      	ldrb	r2, [r2, #4]
 8002b42:	711a      	strb	r2, [r3, #4]
 8002b44:	2304      	movs	r3, #4
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002b4c:	4996      	ldr	r1, [pc, #600]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002b4e:	4898      	ldr	r0, [pc, #608]	; (8002db0 <ESP8266_Init+0x2b8>)
 8002b50:	f7ff f8fb 	bl	8001d4a <HAL_UART_Transmit>
			ESPInitCase = 1;
 8002b54:	4b93      	ldr	r3, [pc, #588]	; (8002da4 <ESP8266_Init+0x2ac>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	701a      	strb	r2, [r3, #0]
			HAL_Delay(500);
 8002b5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b5e:	f7fd fd81 	bl	8000664 <HAL_Delay>
			break;
 8002b62:	f000 bcb2 	b.w	80034ca <ESP8266_Init+0x9d2>
		case 1:
			 // STRSTR fonksiyonu metin icinde metin arayan bir fonksiyondur
			 // Eger aranilan metni bulabilirse pointer adresi ile geri donus yapar
			 // Bulamaz ise NULL dondurur. Bizde null'dan farkli mi diye sorariz.
			if(strstr(g_arrui8ESP8266Buf, "OK") != NULL)
 8002b66:	4993      	ldr	r1, [pc, #588]	; (8002db4 <ESP8266_Init+0x2bc>)
 8002b68:	4893      	ldr	r0, [pc, #588]	; (8002db8 <ESP8266_Init+0x2c0>)
 8002b6a:	f000 ff38 	bl	80039de <strstr>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d038      	beq.n	8002be6 <ESP8266_Init+0xee>
			{
				Clear_ESPBuffer();
 8002b74:	f000 fcda 	bl	800352c <Clear_ESPBuffer>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "\nModule erisildi.\n"), 100);
 8002b78:	4a8b      	ldr	r2, [pc, #556]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002b7a:	4b90      	ldr	r3, [pc, #576]	; (8002dbc <ESP8266_Init+0x2c4>)
 8002b7c:	4615      	mov	r5, r2
 8002b7e:	461c      	mov	r4, r3
 8002b80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b82:	6028      	str	r0, [r5, #0]
 8002b84:	6069      	str	r1, [r5, #4]
 8002b86:	60aa      	str	r2, [r5, #8]
 8002b88:	60eb      	str	r3, [r5, #12]
 8002b8a:	8823      	ldrh	r3, [r4, #0]
 8002b8c:	78a2      	ldrb	r2, [r4, #2]
 8002b8e:	822b      	strh	r3, [r5, #16]
 8002b90:	4613      	mov	r3, r2
 8002b92:	74ab      	strb	r3, [r5, #18]
 8002b94:	2312      	movs	r3, #18
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	2364      	movs	r3, #100	; 0x64
 8002b9a:	4983      	ldr	r1, [pc, #524]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002b9c:	4888      	ldr	r0, [pc, #544]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002b9e:	f7ff f8d4 	bl	8001d4a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 1\n"), 100);
 8002ba2:	4a81      	ldr	r2, [pc, #516]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002ba4:	4b87      	ldr	r3, [pc, #540]	; (8002dc4 <ESP8266_Init+0x2cc>)
 8002ba6:	4615      	mov	r5, r2
 8002ba8:	461c      	mov	r4, r3
 8002baa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bac:	6028      	str	r0, [r5, #0]
 8002bae:	6069      	str	r1, [r5, #4]
 8002bb0:	60aa      	str	r2, [r5, #8]
 8002bb2:	60eb      	str	r3, [r5, #12]
 8002bb4:	7823      	ldrb	r3, [r4, #0]
 8002bb6:	742b      	strb	r3, [r5, #16]
 8002bb8:	2310      	movs	r3, #16
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	2364      	movs	r3, #100	; 0x64
 8002bbe:	497a      	ldr	r1, [pc, #488]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002bc0:	487f      	ldr	r0, [pc, #508]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002bc2:	f7ff f8c2 	bl	8001d4a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, &g_arrui8ESP8266Buf[100]), 100);
 8002bc6:	4980      	ldr	r1, [pc, #512]	; (8002dc8 <ESP8266_Init+0x2d0>)
 8002bc8:	4877      	ldr	r0, [pc, #476]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002bca:	f000 fedb 	bl	8003984 <siprintf>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	2364      	movs	r3, #100	; 0x64
 8002bd4:	4974      	ldr	r1, [pc, #464]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002bd6:	487a      	ldr	r0, [pc, #488]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002bd8:	f7ff f8b7 	bl	8001d4a <HAL_UART_Transmit>
				ESPInitCase = 2;
 8002bdc:	4b71      	ldr	r3, [pc, #452]	; (8002da4 <ESP8266_Init+0x2ac>)
 8002bde:	2202      	movs	r2, #2
 8002be0:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "\nModule erisilemedi. Tekrar deneniyor.\n"), 100);
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 1\n"), 100);
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, &g_arrui8ESP8266Buf[100]), 100);
				ESPInitCase = 0;
			}
			break;
 8002be2:	f000 bc72 	b.w	80034ca <ESP8266_Init+0x9d2>
				Clear_ESPBuffer();
 8002be6:	f000 fca1 	bl	800352c <Clear_ESPBuffer>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "\nModule erisilemedi. Tekrar deneniyor.\n"), 100);
 8002bea:	4b6f      	ldr	r3, [pc, #444]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002bec:	4a77      	ldr	r2, [pc, #476]	; (8002dcc <ESP8266_Init+0x2d4>)
 8002bee:	4614      	mov	r4, r2
 8002bf0:	469c      	mov	ip, r3
 8002bf2:	f104 0e20 	add.w	lr, r4, #32
 8002bf6:	4665      	mov	r5, ip
 8002bf8:	4626      	mov	r6, r4
 8002bfa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002bfc:	6028      	str	r0, [r5, #0]
 8002bfe:	6069      	str	r1, [r5, #4]
 8002c00:	60aa      	str	r2, [r5, #8]
 8002c02:	60eb      	str	r3, [r5, #12]
 8002c04:	3410      	adds	r4, #16
 8002c06:	f10c 0c10 	add.w	ip, ip, #16
 8002c0a:	4574      	cmp	r4, lr
 8002c0c:	d1f3      	bne.n	8002bf6 <ESP8266_Init+0xfe>
 8002c0e:	4662      	mov	r2, ip
 8002c10:	4623      	mov	r3, r4
 8002c12:	cb03      	ldmia	r3!, {r0, r1}
 8002c14:	6010      	str	r0, [r2, #0]
 8002c16:	6051      	str	r1, [r2, #4]
 8002c18:	2327      	movs	r3, #39	; 0x27
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	2364      	movs	r3, #100	; 0x64
 8002c1e:	4962      	ldr	r1, [pc, #392]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c20:	4867      	ldr	r0, [pc, #412]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002c22:	f7ff f892 	bl	8001d4a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 1\n"), 100);
 8002c26:	4a60      	ldr	r2, [pc, #384]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c28:	4b66      	ldr	r3, [pc, #408]	; (8002dc4 <ESP8266_Init+0x2cc>)
 8002c2a:	4615      	mov	r5, r2
 8002c2c:	461c      	mov	r4, r3
 8002c2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c30:	6028      	str	r0, [r5, #0]
 8002c32:	6069      	str	r1, [r5, #4]
 8002c34:	60aa      	str	r2, [r5, #8]
 8002c36:	60eb      	str	r3, [r5, #12]
 8002c38:	7823      	ldrb	r3, [r4, #0]
 8002c3a:	742b      	strb	r3, [r5, #16]
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	2364      	movs	r3, #100	; 0x64
 8002c42:	4959      	ldr	r1, [pc, #356]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c44:	485e      	ldr	r0, [pc, #376]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002c46:	f7ff f880 	bl	8001d4a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, &g_arrui8ESP8266Buf[100]), 100);
 8002c4a:	495f      	ldr	r1, [pc, #380]	; (8002dc8 <ESP8266_Init+0x2d0>)
 8002c4c:	4856      	ldr	r0, [pc, #344]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c4e:	f000 fe99 	bl	8003984 <siprintf>
 8002c52:	4603      	mov	r3, r0
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	2364      	movs	r3, #100	; 0x64
 8002c58:	4953      	ldr	r1, [pc, #332]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c5a:	4859      	ldr	r0, [pc, #356]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002c5c:	f7ff f875 	bl	8001d4a <HAL_UART_Transmit>
				ESPInitCase = 0;
 8002c60:	4b50      	ldr	r3, [pc, #320]	; (8002da4 <ESP8266_Init+0x2ac>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
			break;
 8002c66:	f000 bc30 	b.w	80034ca <ESP8266_Init+0x9d2>
		case 2:
			// Modulun 3 modu var gerekli bilgi datasheet'de biz 1 olmasini istiyoruz
			HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, sprintf(tx_buffer, "AT+CWMODE?\r\n"), 100);
 8002c6a:	4a4f      	ldr	r2, [pc, #316]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c6c:	4b58      	ldr	r3, [pc, #352]	; (8002dd0 <ESP8266_Init+0x2d8>)
 8002c6e:	4614      	mov	r4, r2
 8002c70:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002c72:	6020      	str	r0, [r4, #0]
 8002c74:	6061      	str	r1, [r4, #4]
 8002c76:	60a2      	str	r2, [r4, #8]
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	7323      	strb	r3, [r4, #12]
 8002c7c:	230c      	movs	r3, #12
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	2364      	movs	r3, #100	; 0x64
 8002c82:	4949      	ldr	r1, [pc, #292]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c84:	484a      	ldr	r0, [pc, #296]	; (8002db0 <ESP8266_Init+0x2b8>)
 8002c86:	f7ff f860 	bl	8001d4a <HAL_UART_Transmit>
			HAL_Delay(1000);
 8002c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c8e:	f7fd fce9 	bl	8000664 <HAL_Delay>
			HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 2\n"), 100);
 8002c92:	4a45      	ldr	r2, [pc, #276]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002c94:	4b4f      	ldr	r3, [pc, #316]	; (8002dd4 <ESP8266_Init+0x2dc>)
 8002c96:	4615      	mov	r5, r2
 8002c98:	461c      	mov	r4, r3
 8002c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c9c:	6028      	str	r0, [r5, #0]
 8002c9e:	6069      	str	r1, [r5, #4]
 8002ca0:	60aa      	str	r2, [r5, #8]
 8002ca2:	60eb      	str	r3, [r5, #12]
 8002ca4:	7823      	ldrb	r3, [r4, #0]
 8002ca6:	742b      	strb	r3, [r5, #16]
 8002ca8:	2310      	movs	r3, #16
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	2364      	movs	r3, #100	; 0x64
 8002cae:	493e      	ldr	r1, [pc, #248]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002cb0:	4843      	ldr	r0, [pc, #268]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002cb2:	f7ff f84a 	bl	8001d4a <HAL_UART_Transmit>
			 ESPInitCase = 3;
 8002cb6:	4b3b      	ldr	r3, [pc, #236]	; (8002da4 <ESP8266_Init+0x2ac>)
 8002cb8:	2203      	movs	r2, #3
 8002cba:	701a      	strb	r2, [r3, #0]
			break;
 8002cbc:	f000 bc05 	b.w	80034ca <ESP8266_Init+0x9d2>
		case 3:
			if (strstr(g_arrui8ESP8266Buf,"+CWMODE:1") != NULL)
 8002cc0:	4945      	ldr	r1, [pc, #276]	; (8002dd8 <ESP8266_Init+0x2e0>)
 8002cc2:	483d      	ldr	r0, [pc, #244]	; (8002db8 <ESP8266_Init+0x2c0>)
 8002cc4:	f000 fe8b 	bl	80039de <strstr>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d029      	beq.n	8002d22 <ESP8266_Init+0x22a>
			 {
				Clear_ESPBuffer();
 8002cce:	f000 fc2d 	bl	800352c <Clear_ESPBuffer>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Mod ayari dogru.\n"), 100);
 8002cd2:	4a35      	ldr	r2, [pc, #212]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002cd4:	4b41      	ldr	r3, [pc, #260]	; (8002ddc <ESP8266_Init+0x2e4>)
 8002cd6:	4615      	mov	r5, r2
 8002cd8:	461c      	mov	r4, r3
 8002cda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cdc:	6028      	str	r0, [r5, #0]
 8002cde:	6069      	str	r1, [r5, #4]
 8002ce0:	60aa      	str	r2, [r5, #8]
 8002ce2:	60eb      	str	r3, [r5, #12]
 8002ce4:	8823      	ldrh	r3, [r4, #0]
 8002ce6:	822b      	strh	r3, [r5, #16]
 8002ce8:	2311      	movs	r3, #17
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	2364      	movs	r3, #100	; 0x64
 8002cee:	492e      	ldr	r1, [pc, #184]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002cf0:	4833      	ldr	r0, [pc, #204]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002cf2:	f7ff f82a 	bl	8001d4a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 3\n"), 100);
 8002cf6:	4a2c      	ldr	r2, [pc, #176]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002cf8:	4b39      	ldr	r3, [pc, #228]	; (8002de0 <ESP8266_Init+0x2e8>)
 8002cfa:	4615      	mov	r5, r2
 8002cfc:	461c      	mov	r4, r3
 8002cfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d00:	6028      	str	r0, [r5, #0]
 8002d02:	6069      	str	r1, [r5, #4]
 8002d04:	60aa      	str	r2, [r5, #8]
 8002d06:	60eb      	str	r3, [r5, #12]
 8002d08:	7823      	ldrb	r3, [r4, #0]
 8002d0a:	742b      	strb	r3, [r5, #16]
 8002d0c:	2310      	movs	r3, #16
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	2364      	movs	r3, #100	; 0x64
 8002d12:	4925      	ldr	r1, [pc, #148]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002d14:	482a      	ldr	r0, [pc, #168]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002d16:	f7ff f818 	bl	8001d4a <HAL_UART_Transmit>
				ESPInitCase = 4;
 8002d1a:	4b22      	ldr	r3, [pc, #136]	; (8002da4 <ESP8266_Init+0x2ac>)
 8002d1c:	2204      	movs	r2, #4
 8002d1e:	701a      	strb	r2, [r3, #0]
				HAL_Delay(1000);
				Clear_ESPBuffer();
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Mod ayari degistirildi.\n"), 100);
				ESPInitCase = 4;
			}
			break;
 8002d20:	e3d3      	b.n	80034ca <ESP8266_Init+0x9d2>
				HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, sprintf(tx_buffer, "AT+CWMODE=1\r\n"), 100);
 8002d22:	4a21      	ldr	r2, [pc, #132]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002d24:	4b2f      	ldr	r3, [pc, #188]	; (8002de4 <ESP8266_Init+0x2ec>)
 8002d26:	4614      	mov	r4, r2
 8002d28:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002d2a:	6020      	str	r0, [r4, #0]
 8002d2c:	6061      	str	r1, [r4, #4]
 8002d2e:	60a2      	str	r2, [r4, #8]
 8002d30:	881b      	ldrh	r3, [r3, #0]
 8002d32:	81a3      	strh	r3, [r4, #12]
 8002d34:	230d      	movs	r3, #13
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	2364      	movs	r3, #100	; 0x64
 8002d3a:	491b      	ldr	r1, [pc, #108]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002d3c:	481c      	ldr	r0, [pc, #112]	; (8002db0 <ESP8266_Init+0x2b8>)
 8002d3e:	f7ff f804 	bl	8001d4a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 3\n"), 100);
 8002d42:	4a19      	ldr	r2, [pc, #100]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002d44:	4b26      	ldr	r3, [pc, #152]	; (8002de0 <ESP8266_Init+0x2e8>)
 8002d46:	4615      	mov	r5, r2
 8002d48:	461c      	mov	r4, r3
 8002d4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d4c:	6028      	str	r0, [r5, #0]
 8002d4e:	6069      	str	r1, [r5, #4]
 8002d50:	60aa      	str	r2, [r5, #8]
 8002d52:	60eb      	str	r3, [r5, #12]
 8002d54:	7823      	ldrb	r3, [r4, #0]
 8002d56:	742b      	strb	r3, [r5, #16]
 8002d58:	2310      	movs	r3, #16
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	2364      	movs	r3, #100	; 0x64
 8002d5e:	4912      	ldr	r1, [pc, #72]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002d60:	4817      	ldr	r0, [pc, #92]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002d62:	f7fe fff2 	bl	8001d4a <HAL_UART_Transmit>
				HAL_Delay(1000);
 8002d66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d6a:	f7fd fc7b 	bl	8000664 <HAL_Delay>
				Clear_ESPBuffer();
 8002d6e:	f000 fbdd 	bl	800352c <Clear_ESPBuffer>
				HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Mod ayari degistirildi.\n"), 100);
 8002d72:	4a0d      	ldr	r2, [pc, #52]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002d74:	4b1c      	ldr	r3, [pc, #112]	; (8002de8 <ESP8266_Init+0x2f0>)
 8002d76:	4615      	mov	r5, r2
 8002d78:	461c      	mov	r4, r3
 8002d7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d7c:	6028      	str	r0, [r5, #0]
 8002d7e:	6069      	str	r1, [r5, #4]
 8002d80:	60aa      	str	r2, [r5, #8]
 8002d82:	60eb      	str	r3, [r5, #12]
 8002d84:	cc03      	ldmia	r4!, {r0, r1}
 8002d86:	6128      	str	r0, [r5, #16]
 8002d88:	6169      	str	r1, [r5, #20]
 8002d8a:	7823      	ldrb	r3, [r4, #0]
 8002d8c:	762b      	strb	r3, [r5, #24]
 8002d8e:	2318      	movs	r3, #24
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	2364      	movs	r3, #100	; 0x64
 8002d94:	4904      	ldr	r1, [pc, #16]	; (8002da8 <ESP8266_Init+0x2b0>)
 8002d96:	480a      	ldr	r0, [pc, #40]	; (8002dc0 <ESP8266_Init+0x2c8>)
 8002d98:	f7fe ffd7 	bl	8001d4a <HAL_UART_Transmit>
				ESPInitCase = 4;
 8002d9c:	4b01      	ldr	r3, [pc, #4]	; (8002da4 <ESP8266_Init+0x2ac>)
 8002d9e:	2204      	movs	r2, #4
 8002da0:	701a      	strb	r2, [r3, #0]
			break;
 8002da2:	e392      	b.n	80034ca <ESP8266_Init+0x9d2>
 8002da4:	2000009c 	.word	0x2000009c
 8002da8:	20000160 	.word	0x20000160
 8002dac:	080041f8 	.word	0x080041f8
 8002db0:	2000020c 	.word	0x2000020c
 8002db4:	08004200 	.word	0x08004200
 8002db8:	2000024c 	.word	0x2000024c
 8002dbc:	08004204 	.word	0x08004204
 8002dc0:	200000b0 	.word	0x200000b0
 8002dc4:	08004218 	.word	0x08004218
 8002dc8:	200002b0 	.word	0x200002b0
 8002dcc:	0800422c 	.word	0x0800422c
 8002dd0:	08004254 	.word	0x08004254
 8002dd4:	08004264 	.word	0x08004264
 8002dd8:	08004278 	.word	0x08004278
 8002ddc:	08004284 	.word	0x08004284
 8002de0:	08004298 	.word	0x08004298
 8002de4:	080042ac 	.word	0x080042ac
 8002de8:	080042bc 	.word	0x080042bc
		case 4:
			 // Baglanilacak olan wifi agina ait kullanici adi ve sifre girisi yapilir.
			HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, sprintf(tx_buffer, "AT+CWJAP=\"MFKtel\",\"mfatihkoseoglu\"\r\n"), 100);
 8002dec:	4ba9      	ldr	r3, [pc, #676]	; (8003094 <ESP8266_Init+0x59c>)
 8002dee:	4aaa      	ldr	r2, [pc, #680]	; (8003098 <ESP8266_Init+0x5a0>)
 8002df0:	4614      	mov	r4, r2
 8002df2:	469c      	mov	ip, r3
 8002df4:	f104 0e20 	add.w	lr, r4, #32
 8002df8:	4665      	mov	r5, ip
 8002dfa:	4626      	mov	r6, r4
 8002dfc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002dfe:	6028      	str	r0, [r5, #0]
 8002e00:	6069      	str	r1, [r5, #4]
 8002e02:	60aa      	str	r2, [r5, #8]
 8002e04:	60eb      	str	r3, [r5, #12]
 8002e06:	3410      	adds	r4, #16
 8002e08:	f10c 0c10 	add.w	ip, ip, #16
 8002e0c:	4574      	cmp	r4, lr
 8002e0e:	d1f3      	bne.n	8002df8 <ESP8266_Init+0x300>
 8002e10:	4663      	mov	r3, ip
 8002e12:	4622      	mov	r2, r4
 8002e14:	6810      	ldr	r0, [r2, #0]
 8002e16:	6018      	str	r0, [r3, #0]
 8002e18:	7912      	ldrb	r2, [r2, #4]
 8002e1a:	711a      	strb	r2, [r3, #4]
 8002e1c:	2324      	movs	r3, #36	; 0x24
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	2364      	movs	r3, #100	; 0x64
 8002e22:	499c      	ldr	r1, [pc, #624]	; (8003094 <ESP8266_Init+0x59c>)
 8002e24:	489d      	ldr	r0, [pc, #628]	; (800309c <ESP8266_Init+0x5a4>)
 8002e26:	f7fe ff90 	bl	8001d4a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 4\n"), 100);
 8002e2a:	4a9a      	ldr	r2, [pc, #616]	; (8003094 <ESP8266_Init+0x59c>)
 8002e2c:	4b9c      	ldr	r3, [pc, #624]	; (80030a0 <ESP8266_Init+0x5a8>)
 8002e2e:	4615      	mov	r5, r2
 8002e30:	461c      	mov	r4, r3
 8002e32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e34:	6028      	str	r0, [r5, #0]
 8002e36:	6069      	str	r1, [r5, #4]
 8002e38:	60aa      	str	r2, [r5, #8]
 8002e3a:	60eb      	str	r3, [r5, #12]
 8002e3c:	7823      	ldrb	r3, [r4, #0]
 8002e3e:	742b      	strb	r3, [r5, #16]
 8002e40:	2310      	movs	r3, #16
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	2364      	movs	r3, #100	; 0x64
 8002e46:	4993      	ldr	r1, [pc, #588]	; (8003094 <ESP8266_Init+0x59c>)
 8002e48:	4896      	ldr	r0, [pc, #600]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002e4a:	f7fe ff7e 	bl	8001d4a <HAL_UART_Transmit>
			HAL_Delay(1000);
 8002e4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e52:	f7fd fc07 	bl	8000664 <HAL_Delay>
			ESPInitCase = 5;
 8002e56:	4b94      	ldr	r3, [pc, #592]	; (80030a8 <ESP8266_Init+0x5b0>)
 8002e58:	2205      	movs	r2, #5
 8002e5a:	701a      	strb	r2, [r3, #0]
			break;
 8002e5c:	e335      	b.n	80034ca <ESP8266_Init+0x9d2>
		case 5:
			 // Baglanti saglandiginde OK Cevabi alinir
			 if (strstr(g_arrui8ESP8266Buf,"OK") != NULL)
 8002e5e:	4993      	ldr	r1, [pc, #588]	; (80030ac <ESP8266_Init+0x5b4>)
 8002e60:	4893      	ldr	r0, [pc, #588]	; (80030b0 <ESP8266_Init+0x5b8>)
 8002e62:	f000 fdbc 	bl	80039de <strstr>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d02c      	beq.n	8002ec6 <ESP8266_Init+0x3ce>
			 {
				 Clear_ESPBuffer();
 8002e6c:	f000 fb5e 	bl	800352c <Clear_ESPBuffer>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Modeme Baglanti yapildi\n"), 100);
 8002e70:	4a88      	ldr	r2, [pc, #544]	; (8003094 <ESP8266_Init+0x59c>)
 8002e72:	4b90      	ldr	r3, [pc, #576]	; (80030b4 <ESP8266_Init+0x5bc>)
 8002e74:	4615      	mov	r5, r2
 8002e76:	461c      	mov	r4, r3
 8002e78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e7a:	6028      	str	r0, [r5, #0]
 8002e7c:	6069      	str	r1, [r5, #4]
 8002e7e:	60aa      	str	r2, [r5, #8]
 8002e80:	60eb      	str	r3, [r5, #12]
 8002e82:	cc03      	ldmia	r4!, {r0, r1}
 8002e84:	6128      	str	r0, [r5, #16]
 8002e86:	6169      	str	r1, [r5, #20]
 8002e88:	7823      	ldrb	r3, [r4, #0]
 8002e8a:	762b      	strb	r3, [r5, #24]
 8002e8c:	2318      	movs	r3, #24
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	2364      	movs	r3, #100	; 0x64
 8002e92:	4980      	ldr	r1, [pc, #512]	; (8003094 <ESP8266_Init+0x59c>)
 8002e94:	4883      	ldr	r0, [pc, #524]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002e96:	f7fe ff58 	bl	8001d4a <HAL_UART_Transmit>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 5\n"), 100);
 8002e9a:	4a7e      	ldr	r2, [pc, #504]	; (8003094 <ESP8266_Init+0x59c>)
 8002e9c:	4b86      	ldr	r3, [pc, #536]	; (80030b8 <ESP8266_Init+0x5c0>)
 8002e9e:	4615      	mov	r5, r2
 8002ea0:	461c      	mov	r4, r3
 8002ea2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ea4:	6028      	str	r0, [r5, #0]
 8002ea6:	6069      	str	r1, [r5, #4]
 8002ea8:	60aa      	str	r2, [r5, #8]
 8002eaa:	60eb      	str	r3, [r5, #12]
 8002eac:	7823      	ldrb	r3, [r4, #0]
 8002eae:	742b      	strb	r3, [r5, #16]
 8002eb0:	2310      	movs	r3, #16
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	2364      	movs	r3, #100	; 0x64
 8002eb6:	4977      	ldr	r1, [pc, #476]	; (8003094 <ESP8266_Init+0x59c>)
 8002eb8:	487a      	ldr	r0, [pc, #488]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002eba:	f7fe ff46 	bl	8001d4a <HAL_UART_Transmit>
				 ESPInitCase = 6;
 8002ebe:	4b7a      	ldr	r3, [pc, #488]	; (80030a8 <ESP8266_Init+0x5b0>)
 8002ec0:	2206      	movs	r2, #6
 8002ec2:	701a      	strb	r2, [r3, #0]
					 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 5\n"), 100);
					 ESPInitCase=8;
					 say2=0;
				 }
			 }
			break;
 8002ec4:	e2fc      	b.n	80034c0 <ESP8266_Init+0x9c8>
				 HAL_Delay(1000);
 8002ec6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002eca:	f7fd fbcb 	bl	8000664 <HAL_Delay>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Modeme Baglanti Bekleniyor.\n"), 100);
 8002ece:	4a71      	ldr	r2, [pc, #452]	; (8003094 <ESP8266_Init+0x59c>)
 8002ed0:	4b7a      	ldr	r3, [pc, #488]	; (80030bc <ESP8266_Init+0x5c4>)
 8002ed2:	4615      	mov	r5, r2
 8002ed4:	461c      	mov	r4, r3
 8002ed6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ed8:	6028      	str	r0, [r5, #0]
 8002eda:	6069      	str	r1, [r5, #4]
 8002edc:	60aa      	str	r2, [r5, #8]
 8002ede:	60eb      	str	r3, [r5, #12]
 8002ee0:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002ee2:	6128      	str	r0, [r5, #16]
 8002ee4:	6169      	str	r1, [r5, #20]
 8002ee6:	61aa      	str	r2, [r5, #24]
 8002ee8:	7823      	ldrb	r3, [r4, #0]
 8002eea:	772b      	strb	r3, [r5, #28]
 8002eec:	231c      	movs	r3, #28
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	2364      	movs	r3, #100	; 0x64
 8002ef2:	4968      	ldr	r1, [pc, #416]	; (8003094 <ESP8266_Init+0x59c>)
 8002ef4:	486b      	ldr	r0, [pc, #428]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002ef6:	f7fe ff28 	bl	8001d4a <HAL_UART_Transmit>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 5\n"), 100);
 8002efa:	4a66      	ldr	r2, [pc, #408]	; (8003094 <ESP8266_Init+0x59c>)
 8002efc:	4b6e      	ldr	r3, [pc, #440]	; (80030b8 <ESP8266_Init+0x5c0>)
 8002efe:	4615      	mov	r5, r2
 8002f00:	461c      	mov	r4, r3
 8002f02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f04:	6028      	str	r0, [r5, #0]
 8002f06:	6069      	str	r1, [r5, #4]
 8002f08:	60aa      	str	r2, [r5, #8]
 8002f0a:	60eb      	str	r3, [r5, #12]
 8002f0c:	7823      	ldrb	r3, [r4, #0]
 8002f0e:	742b      	strb	r3, [r5, #16]
 8002f10:	2310      	movs	r3, #16
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	2364      	movs	r3, #100	; 0x64
 8002f16:	495f      	ldr	r1, [pc, #380]	; (8003094 <ESP8266_Init+0x59c>)
 8002f18:	4862      	ldr	r0, [pc, #392]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002f1a:	f7fe ff16 	bl	8001d4a <HAL_UART_Transmit>
				 HAL_Delay(1000);
 8002f1e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f22:	f7fd fb9f 	bl	8000664 <HAL_Delay>
				 say2++;
 8002f26:	4b66      	ldr	r3, [pc, #408]	; (80030c0 <ESP8266_Init+0x5c8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	4a64      	ldr	r2, [pc, #400]	; (80030c0 <ESP8266_Init+0x5c8>)
 8002f2e:	6013      	str	r3, [r2, #0]
				 if(say2 == 3)
 8002f30:	4b63      	ldr	r3, [pc, #396]	; (80030c0 <ESP8266_Init+0x5c8>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	f040 82c3 	bne.w	80034c0 <ESP8266_Init+0x9c8>
					 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Modeme baglanilamadi\n"), 100);
 8002f3a:	4a56      	ldr	r2, [pc, #344]	; (8003094 <ESP8266_Init+0x59c>)
 8002f3c:	4b61      	ldr	r3, [pc, #388]	; (80030c4 <ESP8266_Init+0x5cc>)
 8002f3e:	4615      	mov	r5, r2
 8002f40:	461c      	mov	r4, r3
 8002f42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f44:	6028      	str	r0, [r5, #0]
 8002f46:	6069      	str	r1, [r5, #4]
 8002f48:	60aa      	str	r2, [r5, #8]
 8002f4a:	60eb      	str	r3, [r5, #12]
 8002f4c:	6820      	ldr	r0, [r4, #0]
 8002f4e:	6128      	str	r0, [r5, #16]
 8002f50:	88a3      	ldrh	r3, [r4, #4]
 8002f52:	82ab      	strh	r3, [r5, #20]
 8002f54:	2315      	movs	r3, #21
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	2364      	movs	r3, #100	; 0x64
 8002f5a:	494e      	ldr	r1, [pc, #312]	; (8003094 <ESP8266_Init+0x59c>)
 8002f5c:	4851      	ldr	r0, [pc, #324]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002f5e:	f7fe fef4 	bl	8001d4a <HAL_UART_Transmit>
					 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 5\n"), 100);
 8002f62:	4a4c      	ldr	r2, [pc, #304]	; (8003094 <ESP8266_Init+0x59c>)
 8002f64:	4b54      	ldr	r3, [pc, #336]	; (80030b8 <ESP8266_Init+0x5c0>)
 8002f66:	4615      	mov	r5, r2
 8002f68:	461c      	mov	r4, r3
 8002f6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f6c:	6028      	str	r0, [r5, #0]
 8002f6e:	6069      	str	r1, [r5, #4]
 8002f70:	60aa      	str	r2, [r5, #8]
 8002f72:	60eb      	str	r3, [r5, #12]
 8002f74:	7823      	ldrb	r3, [r4, #0]
 8002f76:	742b      	strb	r3, [r5, #16]
 8002f78:	2310      	movs	r3, #16
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	2364      	movs	r3, #100	; 0x64
 8002f7e:	4945      	ldr	r1, [pc, #276]	; (8003094 <ESP8266_Init+0x59c>)
 8002f80:	4848      	ldr	r0, [pc, #288]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002f82:	f7fe fee2 	bl	8001d4a <HAL_UART_Transmit>
					 ESPInitCase=8;
 8002f86:	4b48      	ldr	r3, [pc, #288]	; (80030a8 <ESP8266_Init+0x5b0>)
 8002f88:	2208      	movs	r2, #8
 8002f8a:	701a      	strb	r2, [r3, #0]
					 say2=0;
 8002f8c:	4b4c      	ldr	r3, [pc, #304]	; (80030c0 <ESP8266_Init+0x5c8>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
			break;
 8002f92:	e295      	b.n	80034c0 <ESP8266_Init+0x9c8>
		case 6:
			// IP adresi nedir diye soruyoruz ?
			HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, sprintf(tx_buffer, "AT+CIFSR\r\n"), 100);
 8002f94:	4a3f      	ldr	r2, [pc, #252]	; (8003094 <ESP8266_Init+0x59c>)
 8002f96:	4b4c      	ldr	r3, [pc, #304]	; (80030c8 <ESP8266_Init+0x5d0>)
 8002f98:	cb03      	ldmia	r3!, {r0, r1}
 8002f9a:	6010      	str	r0, [r2, #0]
 8002f9c:	6051      	str	r1, [r2, #4]
 8002f9e:	8819      	ldrh	r1, [r3, #0]
 8002fa0:	789b      	ldrb	r3, [r3, #2]
 8002fa2:	8111      	strh	r1, [r2, #8]
 8002fa4:	7293      	strb	r3, [r2, #10]
 8002fa6:	230a      	movs	r3, #10
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	2364      	movs	r3, #100	; 0x64
 8002fac:	4939      	ldr	r1, [pc, #228]	; (8003094 <ESP8266_Init+0x59c>)
 8002fae:	483b      	ldr	r0, [pc, #236]	; (800309c <ESP8266_Init+0x5a4>)
 8002fb0:	f7fe fecb 	bl	8001d4a <HAL_UART_Transmit>
			// 1 saniye gecikme koyuyoruz.
			HAL_Delay(1000);
 8002fb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fb8:	f7fd fb54 	bl	8000664 <HAL_Delay>
			 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 6\n"), 100);
 8002fbc:	4a35      	ldr	r2, [pc, #212]	; (8003094 <ESP8266_Init+0x59c>)
 8002fbe:	4b43      	ldr	r3, [pc, #268]	; (80030cc <ESP8266_Init+0x5d4>)
 8002fc0:	4615      	mov	r5, r2
 8002fc2:	461c      	mov	r4, r3
 8002fc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fc6:	6028      	str	r0, [r5, #0]
 8002fc8:	6069      	str	r1, [r5, #4]
 8002fca:	60aa      	str	r2, [r5, #8]
 8002fcc:	60eb      	str	r3, [r5, #12]
 8002fce:	7823      	ldrb	r3, [r4, #0]
 8002fd0:	742b      	strb	r3, [r5, #16]
 8002fd2:	2310      	movs	r3, #16
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	2364      	movs	r3, #100	; 0x64
 8002fd8:	492e      	ldr	r1, [pc, #184]	; (8003094 <ESP8266_Init+0x59c>)
 8002fda:	4832      	ldr	r0, [pc, #200]	; (80030a4 <ESP8266_Init+0x5ac>)
 8002fdc:	f7fe feb5 	bl	8001d4a <HAL_UART_Transmit>
			ESPInitCase = 7;
 8002fe0:	4b31      	ldr	r3, [pc, #196]	; (80030a8 <ESP8266_Init+0x5b0>)
 8002fe2:	2207      	movs	r2, #7
 8002fe4:	701a      	strb	r2, [r3, #0]
			break;
 8002fe6:	e270      	b.n	80034ca <ESP8266_Init+0x9d2>
		case 7:
			 // IP alana kadar error bilgisi gonderir. Onu ayiririz. =)
			 if (strstr(g_arrui8ESP8266Buf,"ERROR") == NULL)
 8002fe8:	4939      	ldr	r1, [pc, #228]	; (80030d0 <ESP8266_Init+0x5d8>)
 8002fea:	4831      	ldr	r0, [pc, #196]	; (80030b0 <ESP8266_Init+0x5b8>)
 8002fec:	f000 fcf7 	bl	80039de <strstr>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d132      	bne.n	800305c <ESP8266_Init+0x564>
			 {
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Alinan IP = \n"), 100);
 8002ff6:	4a27      	ldr	r2, [pc, #156]	; (8003094 <ESP8266_Init+0x59c>)
 8002ff8:	4b36      	ldr	r3, [pc, #216]	; (80030d4 <ESP8266_Init+0x5dc>)
 8002ffa:	4614      	mov	r4, r2
 8002ffc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002ffe:	6020      	str	r0, [r4, #0]
 8003000:	6061      	str	r1, [r4, #4]
 8003002:	60a2      	str	r2, [r4, #8]
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	81a3      	strh	r3, [r4, #12]
 8003008:	230d      	movs	r3, #13
 800300a:	b29a      	uxth	r2, r3
 800300c:	2364      	movs	r3, #100	; 0x64
 800300e:	4921      	ldr	r1, [pc, #132]	; (8003094 <ESP8266_Init+0x59c>)
 8003010:	4824      	ldr	r0, [pc, #144]	; (80030a4 <ESP8266_Init+0x5ac>)
 8003012:	f7fe fe9a 	bl	8001d4a <HAL_UART_Transmit>
				 // Gelen bilginin 11.karakterinden itibaren IP adresi yaziyor.
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, &g_arrui8ESP8266Buf[11]), 100);
 8003016:	4930      	ldr	r1, [pc, #192]	; (80030d8 <ESP8266_Init+0x5e0>)
 8003018:	481e      	ldr	r0, [pc, #120]	; (8003094 <ESP8266_Init+0x59c>)
 800301a:	f000 fcb3 	bl	8003984 <siprintf>
 800301e:	4603      	mov	r3, r0
 8003020:	b29a      	uxth	r2, r3
 8003022:	2364      	movs	r3, #100	; 0x64
 8003024:	491b      	ldr	r1, [pc, #108]	; (8003094 <ESP8266_Init+0x59c>)
 8003026:	481f      	ldr	r0, [pc, #124]	; (80030a4 <ESP8266_Init+0x5ac>)
 8003028:	f7fe fe8f 	bl	8001d4a <HAL_UART_Transmit>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 7\n"), 100);
 800302c:	4a19      	ldr	r2, [pc, #100]	; (8003094 <ESP8266_Init+0x59c>)
 800302e:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <ESP8266_Init+0x5e4>)
 8003030:	4615      	mov	r5, r2
 8003032:	461c      	mov	r4, r3
 8003034:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003036:	6028      	str	r0, [r5, #0]
 8003038:	6069      	str	r1, [r5, #4]
 800303a:	60aa      	str	r2, [r5, #8]
 800303c:	60eb      	str	r3, [r5, #12]
 800303e:	7823      	ldrb	r3, [r4, #0]
 8003040:	742b      	strb	r3, [r5, #16]
 8003042:	2310      	movs	r3, #16
 8003044:	b29a      	uxth	r2, r3
 8003046:	2364      	movs	r3, #100	; 0x64
 8003048:	4912      	ldr	r1, [pc, #72]	; (8003094 <ESP8266_Init+0x59c>)
 800304a:	4816      	ldr	r0, [pc, #88]	; (80030a4 <ESP8266_Init+0x5ac>)
 800304c:	f7fe fe7d 	bl	8001d4a <HAL_UART_Transmit>
				 Clear_ESPBuffer();
 8003050:	f000 fa6c 	bl	800352c <Clear_ESPBuffer>
				 ESPInitCase=8;
 8003054:	4b14      	ldr	r3, [pc, #80]	; (80030a8 <ESP8266_Init+0x5b0>)
 8003056:	2208      	movs	r2, #8
 8003058:	701a      	strb	r2, [r3, #0]
				 HAL_Delay(1000);
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Tekrar deneniyor. \n"), 100);
				 Clear_ESPBuffer();
				 ESPInitCase=6;
			 }
			break;
 800305a:	e236      	b.n	80034ca <ESP8266_Init+0x9d2>
				 HAL_Delay(1000);
 800305c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003060:	f7fd fb00 	bl	8000664 <HAL_Delay>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Tekrar deneniyor. \n"), 100);
 8003064:	4a0b      	ldr	r2, [pc, #44]	; (8003094 <ESP8266_Init+0x59c>)
 8003066:	4b1e      	ldr	r3, [pc, #120]	; (80030e0 <ESP8266_Init+0x5e8>)
 8003068:	4615      	mov	r5, r2
 800306a:	461c      	mov	r4, r3
 800306c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800306e:	6028      	str	r0, [r5, #0]
 8003070:	6069      	str	r1, [r5, #4]
 8003072:	60aa      	str	r2, [r5, #8]
 8003074:	60eb      	str	r3, [r5, #12]
 8003076:	6820      	ldr	r0, [r4, #0]
 8003078:	6128      	str	r0, [r5, #16]
 800307a:	2313      	movs	r3, #19
 800307c:	b29a      	uxth	r2, r3
 800307e:	2364      	movs	r3, #100	; 0x64
 8003080:	4904      	ldr	r1, [pc, #16]	; (8003094 <ESP8266_Init+0x59c>)
 8003082:	4808      	ldr	r0, [pc, #32]	; (80030a4 <ESP8266_Init+0x5ac>)
 8003084:	f7fe fe61 	bl	8001d4a <HAL_UART_Transmit>
				 Clear_ESPBuffer();
 8003088:	f000 fa50 	bl	800352c <Clear_ESPBuffer>
				 ESPInitCase=6;
 800308c:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <ESP8266_Init+0x5b0>)
 800308e:	2206      	movs	r2, #6
 8003090:	701a      	strb	r2, [r3, #0]
			break;
 8003092:	e21a      	b.n	80034ca <ESP8266_Init+0x9d2>
 8003094:	20000160 	.word	0x20000160
 8003098:	080042d8 	.word	0x080042d8
 800309c:	2000020c 	.word	0x2000020c
 80030a0:	08004300 	.word	0x08004300
 80030a4:	200000b0 	.word	0x200000b0
 80030a8:	2000009c 	.word	0x2000009c
 80030ac:	08004200 	.word	0x08004200
 80030b0:	2000024c 	.word	0x2000024c
 80030b4:	08004314 	.word	0x08004314
 80030b8:	08004330 	.word	0x08004330
 80030bc:	08004344 	.word	0x08004344
 80030c0:	20000094 	.word	0x20000094
 80030c4:	08004364 	.word	0x08004364
 80030c8:	0800437c 	.word	0x0800437c
 80030cc:	08004388 	.word	0x08004388
 80030d0:	0800439c 	.word	0x0800439c
 80030d4:	080043a4 	.word	0x080043a4
 80030d8:	20000257 	.word	0x20000257
 80030dc:	080043b4 	.word	0x080043b4
 80030e0:	080043c8 	.word	0x080043c8
		case 8:
			// Baglanilacak siteye ait bilgiler girildi.
			HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, sprintf(tx_buffer, "AT+CIPSTART=\"TCP\",\"184.106.153.149\",80\r\n"), 100);
 80030e4:	4ba9      	ldr	r3, [pc, #676]	; (800338c <ESP8266_Init+0x894>)
 80030e6:	4aaa      	ldr	r2, [pc, #680]	; (8003390 <ESP8266_Init+0x898>)
 80030e8:	4614      	mov	r4, r2
 80030ea:	469c      	mov	ip, r3
 80030ec:	f104 0e20 	add.w	lr, r4, #32
 80030f0:	4665      	mov	r5, ip
 80030f2:	4626      	mov	r6, r4
 80030f4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80030f6:	6028      	str	r0, [r5, #0]
 80030f8:	6069      	str	r1, [r5, #4]
 80030fa:	60aa      	str	r2, [r5, #8]
 80030fc:	60eb      	str	r3, [r5, #12]
 80030fe:	3410      	adds	r4, #16
 8003100:	f10c 0c10 	add.w	ip, ip, #16
 8003104:	4574      	cmp	r4, lr
 8003106:	d1f3      	bne.n	80030f0 <ESP8266_Init+0x5f8>
 8003108:	4662      	mov	r2, ip
 800310a:	4623      	mov	r3, r4
 800310c:	cb03      	ldmia	r3!, {r0, r1}
 800310e:	6010      	str	r0, [r2, #0]
 8003110:	6051      	str	r1, [r2, #4]
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	7213      	strb	r3, [r2, #8]
 8003116:	2328      	movs	r3, #40	; 0x28
 8003118:	b29a      	uxth	r2, r3
 800311a:	2364      	movs	r3, #100	; 0x64
 800311c:	499b      	ldr	r1, [pc, #620]	; (800338c <ESP8266_Init+0x894>)
 800311e:	489d      	ldr	r0, [pc, #628]	; (8003394 <ESP8266_Init+0x89c>)
 8003120:	f7fe fe13 	bl	8001d4a <HAL_UART_Transmit>
			// 1 saniye gecikme koyuyoruz.
			HAL_Delay(1000);
 8003124:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003128:	f7fd fa9c 	bl	8000664 <HAL_Delay>
			 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 8\n"), 100);
 800312c:	4a97      	ldr	r2, [pc, #604]	; (800338c <ESP8266_Init+0x894>)
 800312e:	4b9a      	ldr	r3, [pc, #616]	; (8003398 <ESP8266_Init+0x8a0>)
 8003130:	4615      	mov	r5, r2
 8003132:	461c      	mov	r4, r3
 8003134:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003136:	6028      	str	r0, [r5, #0]
 8003138:	6069      	str	r1, [r5, #4]
 800313a:	60aa      	str	r2, [r5, #8]
 800313c:	60eb      	str	r3, [r5, #12]
 800313e:	7823      	ldrb	r3, [r4, #0]
 8003140:	742b      	strb	r3, [r5, #16]
 8003142:	2310      	movs	r3, #16
 8003144:	b29a      	uxth	r2, r3
 8003146:	2364      	movs	r3, #100	; 0x64
 8003148:	4990      	ldr	r1, [pc, #576]	; (800338c <ESP8266_Init+0x894>)
 800314a:	4894      	ldr	r0, [pc, #592]	; (800339c <ESP8266_Init+0x8a4>)
 800314c:	f7fe fdfd 	bl	8001d4a <HAL_UART_Transmit>
			ESPInitCase = 9;
 8003150:	4b93      	ldr	r3, [pc, #588]	; (80033a0 <ESP8266_Init+0x8a8>)
 8003152:	2209      	movs	r2, #9
 8003154:	701a      	strb	r2, [r3, #0]
			break;
 8003156:	e1b8      	b.n	80034ca <ESP8266_Init+0x9d2>
		case 9:
			 // Baglanti kuruldugunda Linked diye bir cevap aliriz.
			 if (strstr(g_arrui8ESP8266Buf,"CONNECT") != NULL)
 8003158:	4992      	ldr	r1, [pc, #584]	; (80033a4 <ESP8266_Init+0x8ac>)
 800315a:	4893      	ldr	r0, [pc, #588]	; (80033a8 <ESP8266_Init+0x8b0>)
 800315c:	f000 fc3f 	bl	80039de <strstr>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d02f      	beq.n	80031c6 <ESP8266_Init+0x6ce>
			 {
				 Clear_ESPBuffer();
 8003166:	f000 f9e1 	bl	800352c <Clear_ESPBuffer>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Site ile baglanti kuruldu\n"), 100);
 800316a:	4a88      	ldr	r2, [pc, #544]	; (800338c <ESP8266_Init+0x894>)
 800316c:	4b8f      	ldr	r3, [pc, #572]	; (80033ac <ESP8266_Init+0x8b4>)
 800316e:	4615      	mov	r5, r2
 8003170:	461c      	mov	r4, r3
 8003172:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003174:	6028      	str	r0, [r5, #0]
 8003176:	6069      	str	r1, [r5, #4]
 8003178:	60aa      	str	r2, [r5, #8]
 800317a:	60eb      	str	r3, [r5, #12]
 800317c:	cc03      	ldmia	r4!, {r0, r1}
 800317e:	6128      	str	r0, [r5, #16]
 8003180:	6169      	str	r1, [r5, #20]
 8003182:	8823      	ldrh	r3, [r4, #0]
 8003184:	78a2      	ldrb	r2, [r4, #2]
 8003186:	832b      	strh	r3, [r5, #24]
 8003188:	4613      	mov	r3, r2
 800318a:	76ab      	strb	r3, [r5, #26]
 800318c:	231a      	movs	r3, #26
 800318e:	b29a      	uxth	r2, r3
 8003190:	2364      	movs	r3, #100	; 0x64
 8003192:	497e      	ldr	r1, [pc, #504]	; (800338c <ESP8266_Init+0x894>)
 8003194:	4881      	ldr	r0, [pc, #516]	; (800339c <ESP8266_Init+0x8a4>)
 8003196:	f7fe fdd8 	bl	8001d4a <HAL_UART_Transmit>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 9\n"), 100);
 800319a:	4a7c      	ldr	r2, [pc, #496]	; (800338c <ESP8266_Init+0x894>)
 800319c:	4b84      	ldr	r3, [pc, #528]	; (80033b0 <ESP8266_Init+0x8b8>)
 800319e:	4615      	mov	r5, r2
 80031a0:	461c      	mov	r4, r3
 80031a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031a4:	6028      	str	r0, [r5, #0]
 80031a6:	6069      	str	r1, [r5, #4]
 80031a8:	60aa      	str	r2, [r5, #8]
 80031aa:	60eb      	str	r3, [r5, #12]
 80031ac:	7823      	ldrb	r3, [r4, #0]
 80031ae:	742b      	strb	r3, [r5, #16]
 80031b0:	2310      	movs	r3, #16
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	2364      	movs	r3, #100	; 0x64
 80031b6:	4975      	ldr	r1, [pc, #468]	; (800338c <ESP8266_Init+0x894>)
 80031b8:	4878      	ldr	r0, [pc, #480]	; (800339c <ESP8266_Init+0x8a4>)
 80031ba:	f7fe fdc6 	bl	8001d4a <HAL_UART_Transmit>
				 ESPInitCase = 10;
 80031be:	4b78      	ldr	r3, [pc, #480]	; (80033a0 <ESP8266_Init+0x8a8>)
 80031c0:	220a      	movs	r2, #10
 80031c2:	701a      	strb	r2, [r3, #0]
			 		 ESPInitCase=8;
					 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 9\n"), 100);
			 		 say=0;
			 	 }
			 }
			break;
 80031c4:	e17e      	b.n	80034c4 <ESP8266_Init+0x9cc>
				 HAL_Delay(1000);
 80031c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031ca:	f7fd fa4b 	bl	8000664 <HAL_Delay>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Siteye Baglanti Bekleniyor.\n"), 100);
 80031ce:	4a6f      	ldr	r2, [pc, #444]	; (800338c <ESP8266_Init+0x894>)
 80031d0:	4b78      	ldr	r3, [pc, #480]	; (80033b4 <ESP8266_Init+0x8bc>)
 80031d2:	4615      	mov	r5, r2
 80031d4:	461c      	mov	r4, r3
 80031d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d8:	6028      	str	r0, [r5, #0]
 80031da:	6069      	str	r1, [r5, #4]
 80031dc:	60aa      	str	r2, [r5, #8]
 80031de:	60eb      	str	r3, [r5, #12]
 80031e0:	cc07      	ldmia	r4!, {r0, r1, r2}
 80031e2:	6128      	str	r0, [r5, #16]
 80031e4:	6169      	str	r1, [r5, #20]
 80031e6:	61aa      	str	r2, [r5, #24]
 80031e8:	7823      	ldrb	r3, [r4, #0]
 80031ea:	772b      	strb	r3, [r5, #28]
 80031ec:	231c      	movs	r3, #28
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	2364      	movs	r3, #100	; 0x64
 80031f2:	4966      	ldr	r1, [pc, #408]	; (800338c <ESP8266_Init+0x894>)
 80031f4:	4869      	ldr	r0, [pc, #420]	; (800339c <ESP8266_Init+0x8a4>)
 80031f6:	f7fe fda8 	bl	8001d4a <HAL_UART_Transmit>
			 	 HAL_Delay(5000);
 80031fa:	f241 3088 	movw	r0, #5000	; 0x1388
 80031fe:	f7fd fa31 	bl	8000664 <HAL_Delay>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 9\n"), 100);
 8003202:	4a62      	ldr	r2, [pc, #392]	; (800338c <ESP8266_Init+0x894>)
 8003204:	4b6a      	ldr	r3, [pc, #424]	; (80033b0 <ESP8266_Init+0x8b8>)
 8003206:	4615      	mov	r5, r2
 8003208:	461c      	mov	r4, r3
 800320a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800320c:	6028      	str	r0, [r5, #0]
 800320e:	6069      	str	r1, [r5, #4]
 8003210:	60aa      	str	r2, [r5, #8]
 8003212:	60eb      	str	r3, [r5, #12]
 8003214:	7823      	ldrb	r3, [r4, #0]
 8003216:	742b      	strb	r3, [r5, #16]
 8003218:	2310      	movs	r3, #16
 800321a:	b29a      	uxth	r2, r3
 800321c:	2364      	movs	r3, #100	; 0x64
 800321e:	495b      	ldr	r1, [pc, #364]	; (800338c <ESP8266_Init+0x894>)
 8003220:	485e      	ldr	r0, [pc, #376]	; (800339c <ESP8266_Init+0x8a4>)
 8003222:	f7fe fd92 	bl	8001d4a <HAL_UART_Transmit>
			 	 say++;
 8003226:	4b64      	ldr	r3, [pc, #400]	; (80033b8 <ESP8266_Init+0x8c0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	3301      	adds	r3, #1
 800322c:	4a62      	ldr	r2, [pc, #392]	; (80033b8 <ESP8266_Init+0x8c0>)
 800322e:	6013      	str	r3, [r2, #0]
			 	 if(say==3)
 8003230:	4b61      	ldr	r3, [pc, #388]	; (80033b8 <ESP8266_Init+0x8c0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2b03      	cmp	r3, #3
 8003236:	f040 8145 	bne.w	80034c4 <ESP8266_Init+0x9cc>
					 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Siteye Baglanti kurulamadi.\n"), 100);
 800323a:	4a54      	ldr	r2, [pc, #336]	; (800338c <ESP8266_Init+0x894>)
 800323c:	4b5f      	ldr	r3, [pc, #380]	; (80033bc <ESP8266_Init+0x8c4>)
 800323e:	4615      	mov	r5, r2
 8003240:	461c      	mov	r4, r3
 8003242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003244:	6028      	str	r0, [r5, #0]
 8003246:	6069      	str	r1, [r5, #4]
 8003248:	60aa      	str	r2, [r5, #8]
 800324a:	60eb      	str	r3, [r5, #12]
 800324c:	cc07      	ldmia	r4!, {r0, r1, r2}
 800324e:	6128      	str	r0, [r5, #16]
 8003250:	6169      	str	r1, [r5, #20]
 8003252:	61aa      	str	r2, [r5, #24]
 8003254:	7823      	ldrb	r3, [r4, #0]
 8003256:	772b      	strb	r3, [r5, #28]
 8003258:	231c      	movs	r3, #28
 800325a:	b29a      	uxth	r2, r3
 800325c:	2364      	movs	r3, #100	; 0x64
 800325e:	494b      	ldr	r1, [pc, #300]	; (800338c <ESP8266_Init+0x894>)
 8003260:	484e      	ldr	r0, [pc, #312]	; (800339c <ESP8266_Init+0x8a4>)
 8003262:	f7fe fd72 	bl	8001d4a <HAL_UART_Transmit>
			 		 ESPInitCase=8;
 8003266:	4b4e      	ldr	r3, [pc, #312]	; (80033a0 <ESP8266_Init+0x8a8>)
 8003268:	2208      	movs	r2, #8
 800326a:	701a      	strb	r2, [r3, #0]
					 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "EspInitCase = 9\n"), 100);
 800326c:	4a47      	ldr	r2, [pc, #284]	; (800338c <ESP8266_Init+0x894>)
 800326e:	4b50      	ldr	r3, [pc, #320]	; (80033b0 <ESP8266_Init+0x8b8>)
 8003270:	4615      	mov	r5, r2
 8003272:	461c      	mov	r4, r3
 8003274:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003276:	6028      	str	r0, [r5, #0]
 8003278:	6069      	str	r1, [r5, #4]
 800327a:	60aa      	str	r2, [r5, #8]
 800327c:	60eb      	str	r3, [r5, #12]
 800327e:	7823      	ldrb	r3, [r4, #0]
 8003280:	742b      	strb	r3, [r5, #16]
 8003282:	2310      	movs	r3, #16
 8003284:	b29a      	uxth	r2, r3
 8003286:	2364      	movs	r3, #100	; 0x64
 8003288:	4940      	ldr	r1, [pc, #256]	; (800338c <ESP8266_Init+0x894>)
 800328a:	4844      	ldr	r0, [pc, #272]	; (800339c <ESP8266_Init+0x8a4>)
 800328c:	f7fe fd5d 	bl	8001d4a <HAL_UART_Transmit>
			 		 say=0;
 8003290:	4b49      	ldr	r3, [pc, #292]	; (80033b8 <ESP8266_Init+0x8c0>)
 8003292:	2200      	movs	r2, #0
 8003294:	601a      	str	r2, [r3, #0]
			break;
 8003296:	e115      	b.n	80034c4 <ESP8266_Init+0x9cc>
		case 10:
		 potdegeri = Read_ADC(); // adc okunuyor
 8003298:	f000 f928 	bl	80034ec <Read_ADC>
 800329c:	4603      	mov	r3, r0
 800329e:	461a      	mov	r2, r3
 80032a0:	4b47      	ldr	r3, [pc, #284]	; (80033c0 <ESP8266_Init+0x8c8>)
 80032a2:	801a      	strh	r2, [r3, #0]

		 sprintf(transmitdata, "GET /update?key=BYLL8GABRL1MYA4T\r\n", potdegeri);
 80032a4:	4b46      	ldr	r3, [pc, #280]	; (80033c0 <ESP8266_Init+0x8c8>)
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	461a      	mov	r2, r3
 80032aa:	4946      	ldr	r1, [pc, #280]	; (80033c4 <ESP8266_Init+0x8cc>)
 80032ac:	4846      	ldr	r0, [pc, #280]	; (80033c8 <ESP8266_Init+0x8d0>)
 80032ae:	f000 fb69 	bl	8003984 <siprintf>


		 length=strlen(transmitdata); // gnderilecek datanin uzunlugu
 80032b2:	4845      	ldr	r0, [pc, #276]	; (80033c8 <ESP8266_Init+0x8d0>)
 80032b4:	f7fc ff8c 	bl	80001d0 <strlen>
 80032b8:	4603      	mov	r3, r0
 80032ba:	461a      	mov	r2, r3
 80032bc:	4b43      	ldr	r3, [pc, #268]	; (80033cc <ESP8266_Init+0x8d4>)
 80032be:	601a      	str	r2, [r3, #0]
		 length=length+2;
 80032c0:	4b42      	ldr	r3, [pc, #264]	; (80033cc <ESP8266_Init+0x8d4>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3302      	adds	r3, #2
 80032c6:	4a41      	ldr	r2, [pc, #260]	; (80033cc <ESP8266_Init+0x8d4>)
 80032c8:	6013      	str	r3, [r2, #0]

		 HAL_UART_Transmit(&huart1, (uint8_t*)transmitconf, sprintf(transmitconf, "AT+CIPSEND=%d\r\n", length), 100);
 80032ca:	4b40      	ldr	r3, [pc, #256]	; (80033cc <ESP8266_Init+0x8d4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	461a      	mov	r2, r3
 80032d0:	493f      	ldr	r1, [pc, #252]	; (80033d0 <ESP8266_Init+0x8d8>)
 80032d2:	4840      	ldr	r0, [pc, #256]	; (80033d4 <ESP8266_Init+0x8dc>)
 80032d4:	f000 fb56 	bl	8003984 <siprintf>
 80032d8:	4603      	mov	r3, r0
 80032da:	b29a      	uxth	r2, r3
 80032dc:	2364      	movs	r3, #100	; 0x64
 80032de:	493d      	ldr	r1, [pc, #244]	; (80033d4 <ESP8266_Init+0x8dc>)
 80032e0:	482c      	ldr	r0, [pc, #176]	; (8003394 <ESP8266_Init+0x89c>)
 80032e2:	f7fe fd32 	bl	8001d4a <HAL_UART_Transmit>
		 // Komutu verdikten sonra bize '>' bilgisi geliyor.
		 HAL_Delay(1000);
 80032e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032ea:	f7fd f9bb 	bl	8000664 <HAL_Delay>

		 if (strstr(g_arrui8ESP8266Buf,">") != NULL)
 80032ee:	213e      	movs	r1, #62	; 0x3e
 80032f0:	482d      	ldr	r0, [pc, #180]	; (80033a8 <ESP8266_Init+0x8b0>)
 80032f2:	f000 fb67 	bl	80039c4 <strchr>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d071      	beq.n	80033e0 <ESP8266_Init+0x8e8>
		 {
			 Clear_ESPBuffer();
 80032fc:	f000 f916 	bl	800352c <Clear_ESPBuffer>
			 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Gnderilen data uzunlugu kabul edildi\n"), 100);
 8003300:	4b22      	ldr	r3, [pc, #136]	; (800338c <ESP8266_Init+0x894>)
 8003302:	4a35      	ldr	r2, [pc, #212]	; (80033d8 <ESP8266_Init+0x8e0>)
 8003304:	4614      	mov	r4, r2
 8003306:	469c      	mov	ip, r3
 8003308:	f104 0e20 	add.w	lr, r4, #32
 800330c:	4665      	mov	r5, ip
 800330e:	4626      	mov	r6, r4
 8003310:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003312:	6028      	str	r0, [r5, #0]
 8003314:	6069      	str	r1, [r5, #4]
 8003316:	60aa      	str	r2, [r5, #8]
 8003318:	60eb      	str	r3, [r5, #12]
 800331a:	3410      	adds	r4, #16
 800331c:	f10c 0c10 	add.w	ip, ip, #16
 8003320:	4574      	cmp	r4, lr
 8003322:	d1f3      	bne.n	800330c <ESP8266_Init+0x814>
 8003324:	4662      	mov	r2, ip
 8003326:	4623      	mov	r3, r4
 8003328:	cb03      	ldmia	r3!, {r0, r1}
 800332a:	6010      	str	r0, [r2, #0]
 800332c:	6051      	str	r1, [r2, #4]
 800332e:	2327      	movs	r3, #39	; 0x27
 8003330:	b29a      	uxth	r2, r3
 8003332:	2364      	movs	r3, #100	; 0x64
 8003334:	4915      	ldr	r1, [pc, #84]	; (800338c <ESP8266_Init+0x894>)
 8003336:	4819      	ldr	r0, [pc, #100]	; (800339c <ESP8266_Init+0x8a4>)
 8003338:	f7fe fd07 	bl	8001d4a <HAL_UART_Transmit>
			 HAL_UART_Transmit(&huart1, (uint8_t*)transmitdata, sprintf(transmitdata, "GET /update?key=BYLL8GABRL1MYA4T\r\n",potdegeri), 100);
 800333c:	4b20      	ldr	r3, [pc, #128]	; (80033c0 <ESP8266_Init+0x8c8>)
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	461a      	mov	r2, r3
 8003342:	4920      	ldr	r1, [pc, #128]	; (80033c4 <ESP8266_Init+0x8cc>)
 8003344:	4820      	ldr	r0, [pc, #128]	; (80033c8 <ESP8266_Init+0x8d0>)
 8003346:	f000 fb1d 	bl	8003984 <siprintf>
 800334a:	4603      	mov	r3, r0
 800334c:	b29a      	uxth	r2, r3
 800334e:	2364      	movs	r3, #100	; 0x64
 8003350:	491d      	ldr	r1, [pc, #116]	; (80033c8 <ESP8266_Init+0x8d0>)
 8003352:	4810      	ldr	r0, [pc, #64]	; (8003394 <ESP8266_Init+0x89c>)
 8003354:	f7fe fcf9 	bl	8001d4a <HAL_UART_Transmit>
			 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Data gnderildi\n"), 100);
 8003358:	4a0c      	ldr	r2, [pc, #48]	; (800338c <ESP8266_Init+0x894>)
 800335a:	4b20      	ldr	r3, [pc, #128]	; (80033dc <ESP8266_Init+0x8e4>)
 800335c:	4615      	mov	r5, r2
 800335e:	461c      	mov	r4, r3
 8003360:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003362:	6028      	str	r0, [r5, #0]
 8003364:	6069      	str	r1, [r5, #4]
 8003366:	60aa      	str	r2, [r5, #8]
 8003368:	60eb      	str	r3, [r5, #12]
 800336a:	8823      	ldrh	r3, [r4, #0]
 800336c:	822b      	strh	r3, [r5, #16]
 800336e:	2311      	movs	r3, #17
 8003370:	b29a      	uxth	r2, r3
 8003372:	2364      	movs	r3, #100	; 0x64
 8003374:	4905      	ldr	r1, [pc, #20]	; (800338c <ESP8266_Init+0x894>)
 8003376:	4809      	ldr	r0, [pc, #36]	; (800339c <ESP8266_Init+0x8a4>)
 8003378:	f7fe fce7 	bl	8001d4a <HAL_UART_Transmit>
			 HAL_Delay(2000);
 800337c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003380:	f7fd f970 	bl	8000664 <HAL_Delay>
			 ESPInitCase=10;
 8003384:	4b06      	ldr	r3, [pc, #24]	; (80033a0 <ESP8266_Init+0x8a8>)
 8003386:	220a      	movs	r2, #10
 8003388:	701a      	strb	r2, [r3, #0]
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Baglanti kurulamadi.\n Ayarlar kontrol edilecek\n"), 100);
				 ESPInitCase=0;
				 say3=0;
			 }
		 }
		 break;
 800338a:	e09d      	b.n	80034c8 <ESP8266_Init+0x9d0>
 800338c:	20000160 	.word	0x20000160
 8003390:	080043dc 	.word	0x080043dc
 8003394:	2000020c 	.word	0x2000020c
 8003398:	08004408 	.word	0x08004408
 800339c:	200000b0 	.word	0x200000b0
 80033a0:	2000009c 	.word	0x2000009c
 80033a4:	0800441c 	.word	0x0800441c
 80033a8:	2000024c 	.word	0x2000024c
 80033ac:	08004424 	.word	0x08004424
 80033b0:	08004440 	.word	0x08004440
 80033b4:	08004454 	.word	0x08004454
 80033b8:	20000090 	.word	0x20000090
 80033bc:	08004474 	.word	0x08004474
 80033c0:	200000f0 	.word	0x200000f0
 80033c4:	08004494 	.word	0x08004494
 80033c8:	20000440 	.word	0x20000440
 80033cc:	200000f4 	.word	0x200000f4
 80033d0:	080044b8 	.word	0x080044b8
 80033d4:	200004a4 	.word	0x200004a4
 80033d8:	080044c8 	.word	0x080044c8
 80033dc:	080044f0 	.word	0x080044f0
			 HAL_Delay(3000);
 80033e0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80033e4:	f7fd f93e 	bl	8000664 <HAL_Delay>
			 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "gnderilen data uzunlugu kabul edilmedi\n"), 100);
 80033e8:	4b39      	ldr	r3, [pc, #228]	; (80034d0 <ESP8266_Init+0x9d8>)
 80033ea:	4a3a      	ldr	r2, [pc, #232]	; (80034d4 <ESP8266_Init+0x9dc>)
 80033ec:	4614      	mov	r4, r2
 80033ee:	469c      	mov	ip, r3
 80033f0:	f104 0e20 	add.w	lr, r4, #32
 80033f4:	4665      	mov	r5, ip
 80033f6:	4626      	mov	r6, r4
 80033f8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80033fa:	6028      	str	r0, [r5, #0]
 80033fc:	6069      	str	r1, [r5, #4]
 80033fe:	60aa      	str	r2, [r5, #8]
 8003400:	60eb      	str	r3, [r5, #12]
 8003402:	3410      	adds	r4, #16
 8003404:	f10c 0c10 	add.w	ip, ip, #16
 8003408:	4574      	cmp	r4, lr
 800340a:	d1f3      	bne.n	80033f4 <ESP8266_Init+0x8fc>
 800340c:	4662      	mov	r2, ip
 800340e:	4623      	mov	r3, r4
 8003410:	cb03      	ldmia	r3!, {r0, r1}
 8003412:	6010      	str	r0, [r2, #0]
 8003414:	6051      	str	r1, [r2, #4]
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	8113      	strh	r3, [r2, #8]
 800341a:	2329      	movs	r3, #41	; 0x29
 800341c:	b29a      	uxth	r2, r3
 800341e:	2364      	movs	r3, #100	; 0x64
 8003420:	492b      	ldr	r1, [pc, #172]	; (80034d0 <ESP8266_Init+0x9d8>)
 8003422:	482d      	ldr	r0, [pc, #180]	; (80034d8 <ESP8266_Init+0x9e0>)
 8003424:	f7fe fc91 	bl	8001d4a <HAL_UART_Transmit>
			 ESPInitCase=8;
 8003428:	4b2c      	ldr	r3, [pc, #176]	; (80034dc <ESP8266_Init+0x9e4>)
 800342a:	2208      	movs	r2, #8
 800342c:	701a      	strb	r2, [r3, #0]
			 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Siteye yeniden baglanilmaya alisiliyor\n"), 100);
 800342e:	4b28      	ldr	r3, [pc, #160]	; (80034d0 <ESP8266_Init+0x9d8>)
 8003430:	4a2b      	ldr	r2, [pc, #172]	; (80034e0 <ESP8266_Init+0x9e8>)
 8003432:	4614      	mov	r4, r2
 8003434:	469c      	mov	ip, r3
 8003436:	f104 0e20 	add.w	lr, r4, #32
 800343a:	4665      	mov	r5, ip
 800343c:	4626      	mov	r6, r4
 800343e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003440:	6028      	str	r0, [r5, #0]
 8003442:	6069      	str	r1, [r5, #4]
 8003444:	60aa      	str	r2, [r5, #8]
 8003446:	60eb      	str	r3, [r5, #12]
 8003448:	3410      	adds	r4, #16
 800344a:	f10c 0c10 	add.w	ip, ip, #16
 800344e:	4574      	cmp	r4, lr
 8003450:	d1f3      	bne.n	800343a <ESP8266_Init+0x942>
 8003452:	4662      	mov	r2, ip
 8003454:	4623      	mov	r3, r4
 8003456:	cb03      	ldmia	r3!, {r0, r1}
 8003458:	6010      	str	r0, [r2, #0]
 800345a:	6051      	str	r1, [r2, #4]
 800345c:	881b      	ldrh	r3, [r3, #0]
 800345e:	8113      	strh	r3, [r2, #8]
 8003460:	2329      	movs	r3, #41	; 0x29
 8003462:	b29a      	uxth	r2, r3
 8003464:	2364      	movs	r3, #100	; 0x64
 8003466:	491a      	ldr	r1, [pc, #104]	; (80034d0 <ESP8266_Init+0x9d8>)
 8003468:	481b      	ldr	r0, [pc, #108]	; (80034d8 <ESP8266_Init+0x9e0>)
 800346a:	f7fe fc6e 	bl	8001d4a <HAL_UART_Transmit>
			 say3++;
 800346e:	4b1d      	ldr	r3, [pc, #116]	; (80034e4 <ESP8266_Init+0x9ec>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	3301      	adds	r3, #1
 8003474:	4a1b      	ldr	r2, [pc, #108]	; (80034e4 <ESP8266_Init+0x9ec>)
 8003476:	6013      	str	r3, [r2, #0]
			 if(say3==3)
 8003478:	4b1a      	ldr	r3, [pc, #104]	; (80034e4 <ESP8266_Init+0x9ec>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b03      	cmp	r3, #3
 800347e:	d123      	bne.n	80034c8 <ESP8266_Init+0x9d0>
				 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sprintf(tx_buffer, "Baglanti kurulamadi.\n Ayarlar kontrol edilecek\n"), 100);
 8003480:	4b13      	ldr	r3, [pc, #76]	; (80034d0 <ESP8266_Init+0x9d8>)
 8003482:	4a19      	ldr	r2, [pc, #100]	; (80034e8 <ESP8266_Init+0x9f0>)
 8003484:	4614      	mov	r4, r2
 8003486:	469c      	mov	ip, r3
 8003488:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800348c:	4665      	mov	r5, ip
 800348e:	4626      	mov	r6, r4
 8003490:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003492:	6028      	str	r0, [r5, #0]
 8003494:	6069      	str	r1, [r5, #4]
 8003496:	60aa      	str	r2, [r5, #8]
 8003498:	60eb      	str	r3, [r5, #12]
 800349a:	3410      	adds	r4, #16
 800349c:	f10c 0c10 	add.w	ip, ip, #16
 80034a0:	4574      	cmp	r4, lr
 80034a2:	d1f3      	bne.n	800348c <ESP8266_Init+0x994>
 80034a4:	232f      	movs	r3, #47	; 0x2f
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	2364      	movs	r3, #100	; 0x64
 80034aa:	4909      	ldr	r1, [pc, #36]	; (80034d0 <ESP8266_Init+0x9d8>)
 80034ac:	480a      	ldr	r0, [pc, #40]	; (80034d8 <ESP8266_Init+0x9e0>)
 80034ae:	f7fe fc4c 	bl	8001d4a <HAL_UART_Transmit>
				 ESPInitCase=0;
 80034b2:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <ESP8266_Init+0x9e4>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
				 say3=0;
 80034b8:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <ESP8266_Init+0x9ec>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
		 break;
 80034be:	e003      	b.n	80034c8 <ESP8266_Init+0x9d0>
			break;
 80034c0:	bf00      	nop
 80034c2:	e002      	b.n	80034ca <ESP8266_Init+0x9d2>
			break;
 80034c4:	bf00      	nop
 80034c6:	e000      	b.n	80034ca <ESP8266_Init+0x9d2>
		 break;
 80034c8:	bf00      	nop
	}
}
 80034ca:	bf00      	nop
 80034cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20000160 	.word	0x20000160
 80034d4:	08004504 	.word	0x08004504
 80034d8:	200000b0 	.word	0x200000b0
 80034dc:	2000009c 	.word	0x2000009c
 80034e0:	08004530 	.word	0x08004530
 80034e4:	20000098 	.word	0x20000098
 80034e8:	0800455c 	.word	0x0800455c

080034ec <Read_ADC>:

uint16_t Read_ADC(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);	// ADC1 dnm balatld
 80034f0:	480b      	ldr	r0, [pc, #44]	; (8003520 <Read_ADC+0x34>)
 80034f2:	f7fd f91d 	bl	8000730 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 1000000) == HAL_OK)	// ADC yi yoklar ve dnmn bitmesini bekler.
 80034f6:	490b      	ldr	r1, [pc, #44]	; (8003524 <Read_ADC+0x38>)
 80034f8:	4809      	ldr	r0, [pc, #36]	; (8003520 <Read_ADC+0x34>)
 80034fa:	f7fd fa12 	bl	8000922 <HAL_ADC_PollForConversion>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d106      	bne.n	8003512 <Read_ADC+0x26>
		adc_value = HAL_ADC_GetValue(&hadc1);	// ADC1 i oku, deeri al, adc_value deikenine ata
 8003504:	4806      	ldr	r0, [pc, #24]	; (8003520 <Read_ADC+0x34>)
 8003506:	f7fd fa90 	bl	8000a2a <HAL_ADC_GetValue>
 800350a:	4603      	mov	r3, r0
 800350c:	b29a      	uxth	r2, r3
 800350e:	4b06      	ldr	r3, [pc, #24]	; (8003528 <Read_ADC+0x3c>)
 8003510:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);	// ADC1 dnmn durdur
 8003512:	4803      	ldr	r0, [pc, #12]	; (8003520 <Read_ADC+0x34>)
 8003514:	f7fd f9d2 	bl	80008bc <HAL_ADC_Stop>
	return adc_value;
 8003518:	4b03      	ldr	r3, [pc, #12]	; (8003528 <Read_ADC+0x3c>)
 800351a:	881b      	ldrh	r3, [r3, #0]
}
 800351c:	4618      	mov	r0, r3
 800351e:	bd80      	pop	{r7, pc}
 8003520:	200001c4 	.word	0x200001c4
 8003524:	000f4240 	.word	0x000f4240
 8003528:	200000f8 	.word	0x200000f8

0800352c <Clear_ESPBuffer>:

static void Clear_ESPBuffer(void)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
	 uint16_t i;

	 for(i = 0; i < ESP8266BUFFER_LENGHT; i++)
 8003532:	2300      	movs	r3, #0
 8003534:	80fb      	strh	r3, [r7, #6]
 8003536:	e006      	b.n	8003546 <Clear_ESPBuffer+0x1a>
		 g_arrui8ESP8266Buf[i] = 0;
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	4a09      	ldr	r2, [pc, #36]	; (8003560 <Clear_ESPBuffer+0x34>)
 800353c:	2100      	movs	r1, #0
 800353e:	54d1      	strb	r1, [r2, r3]
	 for(i = 0; i < ESP8266BUFFER_LENGHT; i++)
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	3301      	adds	r3, #1
 8003544:	80fb      	strh	r3, [r7, #6]
 8003546:	88fb      	ldrh	r3, [r7, #6]
 8003548:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800354c:	d3f4      	bcc.n	8003538 <Clear_ESPBuffer+0xc>

	 ESPWriteIndex = 0;
 800354e:	4b05      	ldr	r3, [pc, #20]	; (8003564 <Clear_ESPBuffer+0x38>)
 8003550:	2200      	movs	r2, #0
 8003552:	801a      	strh	r2, [r3, #0]
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	2000024c 	.word	0x2000024c
 8003564:	2000008c 	.word	0x2000008c

08003568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800356c:	bf00      	nop
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357e:	2300      	movs	r3, #0
 8003580:	607b      	str	r3, [r7, #4]
 8003582:	4b10      	ldr	r3, [pc, #64]	; (80035c4 <HAL_MspInit+0x4c>)
 8003584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003586:	4a0f      	ldr	r2, [pc, #60]	; (80035c4 <HAL_MspInit+0x4c>)
 8003588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800358c:	6453      	str	r3, [r2, #68]	; 0x44
 800358e:	4b0d      	ldr	r3, [pc, #52]	; (80035c4 <HAL_MspInit+0x4c>)
 8003590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003596:	607b      	str	r3, [r7, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	603b      	str	r3, [r7, #0]
 800359e:	4b09      	ldr	r3, [pc, #36]	; (80035c4 <HAL_MspInit+0x4c>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a2:	4a08      	ldr	r2, [pc, #32]	; (80035c4 <HAL_MspInit+0x4c>)
 80035a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035a8:	6413      	str	r3, [r2, #64]	; 0x40
 80035aa:	4b06      	ldr	r3, [pc, #24]	; (80035c4 <HAL_MspInit+0x4c>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b2:	603b      	str	r3, [r7, #0]
 80035b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40023800 	.word	0x40023800

080035c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08a      	sub	sp, #40	; 0x28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d0:	f107 0314 	add.w	r3, r7, #20
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	609a      	str	r2, [r3, #8]
 80035dc:	60da      	str	r2, [r3, #12]
 80035de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a17      	ldr	r2, [pc, #92]	; (8003644 <HAL_ADC_MspInit+0x7c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d127      	bne.n	800363a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	4b16      	ldr	r3, [pc, #88]	; (8003648 <HAL_ADC_MspInit+0x80>)
 80035f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f2:	4a15      	ldr	r2, [pc, #84]	; (8003648 <HAL_ADC_MspInit+0x80>)
 80035f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035f8:	6453      	str	r3, [r2, #68]	; 0x44
 80035fa:	4b13      	ldr	r3, [pc, #76]	; (8003648 <HAL_ADC_MspInit+0x80>)
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	4b0f      	ldr	r3, [pc, #60]	; (8003648 <HAL_ADC_MspInit+0x80>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	4a0e      	ldr	r2, [pc, #56]	; (8003648 <HAL_ADC_MspInit+0x80>)
 8003610:	f043 0301 	orr.w	r3, r3, #1
 8003614:	6313      	str	r3, [r2, #48]	; 0x30
 8003616:	4b0c      	ldr	r3, [pc, #48]	; (8003648 <HAL_ADC_MspInit+0x80>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003622:	2301      	movs	r3, #1
 8003624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003626:	2303      	movs	r3, #3
 8003628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362a:	2300      	movs	r3, #0
 800362c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800362e:	f107 0314 	add.w	r3, r7, #20
 8003632:	4619      	mov	r1, r3
 8003634:	4805      	ldr	r0, [pc, #20]	; (800364c <HAL_ADC_MspInit+0x84>)
 8003636:	f7fd fd57 	bl	80010e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800363a:	bf00      	nop
 800363c:	3728      	adds	r7, #40	; 0x28
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40012000 	.word	0x40012000
 8003648:	40023800 	.word	0x40023800
 800364c:	40020000 	.word	0x40020000

08003650 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08c      	sub	sp, #48	; 0x30
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003658:	f107 031c 	add.w	r3, r7, #28
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	605a      	str	r2, [r3, #4]
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a36      	ldr	r2, [pc, #216]	; (8003748 <HAL_UART_MspInit+0xf8>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d134      	bne.n	80036dc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	61bb      	str	r3, [r7, #24]
 8003676:	4b35      	ldr	r3, [pc, #212]	; (800374c <HAL_UART_MspInit+0xfc>)
 8003678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367a:	4a34      	ldr	r2, [pc, #208]	; (800374c <HAL_UART_MspInit+0xfc>)
 800367c:	f043 0310 	orr.w	r3, r3, #16
 8003680:	6453      	str	r3, [r2, #68]	; 0x44
 8003682:	4b32      	ldr	r3, [pc, #200]	; (800374c <HAL_UART_MspInit+0xfc>)
 8003684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003686:	f003 0310 	and.w	r3, r3, #16
 800368a:	61bb      	str	r3, [r7, #24]
 800368c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	4b2e      	ldr	r3, [pc, #184]	; (800374c <HAL_UART_MspInit+0xfc>)
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	4a2d      	ldr	r2, [pc, #180]	; (800374c <HAL_UART_MspInit+0xfc>)
 8003698:	f043 0302 	orr.w	r3, r3, #2
 800369c:	6313      	str	r3, [r2, #48]	; 0x30
 800369e:	4b2b      	ldr	r3, [pc, #172]	; (800374c <HAL_UART_MspInit+0xfc>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036aa:	23c0      	movs	r3, #192	; 0xc0
 80036ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ae:	2302      	movs	r3, #2
 80036b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036b2:	2301      	movs	r3, #1
 80036b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b6:	2303      	movs	r3, #3
 80036b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80036ba:	2307      	movs	r3, #7
 80036bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036be:	f107 031c 	add.w	r3, r7, #28
 80036c2:	4619      	mov	r1, r3
 80036c4:	4822      	ldr	r0, [pc, #136]	; (8003750 <HAL_UART_MspInit+0x100>)
 80036c6:	f7fd fd0f 	bl	80010e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80036ca:	2200      	movs	r2, #0
 80036cc:	2100      	movs	r1, #0
 80036ce:	2025      	movs	r0, #37	; 0x25
 80036d0:	f7fd fcb1 	bl	8001036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80036d4:	2025      	movs	r0, #37	; 0x25
 80036d6:	f7fd fcca 	bl	800106e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80036da:	e031      	b.n	8003740 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a1c      	ldr	r2, [pc, #112]	; (8003754 <HAL_UART_MspInit+0x104>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d12c      	bne.n	8003740 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	4b18      	ldr	r3, [pc, #96]	; (800374c <HAL_UART_MspInit+0xfc>)
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	4a17      	ldr	r2, [pc, #92]	; (800374c <HAL_UART_MspInit+0xfc>)
 80036f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036f4:	6413      	str	r3, [r2, #64]	; 0x40
 80036f6:	4b15      	ldr	r3, [pc, #84]	; (800374c <HAL_UART_MspInit+0xfc>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	4b11      	ldr	r3, [pc, #68]	; (800374c <HAL_UART_MspInit+0xfc>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	4a10      	ldr	r2, [pc, #64]	; (800374c <HAL_UART_MspInit+0xfc>)
 800370c:	f043 0302 	orr.w	r3, r3, #2
 8003710:	6313      	str	r3, [r2, #48]	; 0x30
 8003712:	4b0e      	ldr	r3, [pc, #56]	; (800374c <HAL_UART_MspInit+0xfc>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800371e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003724:	2302      	movs	r3, #2
 8003726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003728:	2301      	movs	r3, #1
 800372a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800372c:	2303      	movs	r3, #3
 800372e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003730:	2307      	movs	r3, #7
 8003732:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003734:	f107 031c 	add.w	r3, r7, #28
 8003738:	4619      	mov	r1, r3
 800373a:	4805      	ldr	r0, [pc, #20]	; (8003750 <HAL_UART_MspInit+0x100>)
 800373c:	f7fd fcd4 	bl	80010e8 <HAL_GPIO_Init>
}
 8003740:	bf00      	nop
 8003742:	3730      	adds	r7, #48	; 0x30
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40011000 	.word	0x40011000
 800374c:	40023800 	.word	0x40023800
 8003750:	40020400 	.word	0x40020400
 8003754:	40004800 	.word	0x40004800

08003758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800375c:	bf00      	nop
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003766:	b480      	push	{r7}
 8003768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800376a:	e7fe      	b.n	800376a <HardFault_Handler+0x4>

0800376c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003770:	e7fe      	b.n	8003770 <MemManage_Handler+0x4>

08003772 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003772:	b480      	push	{r7}
 8003774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003776:	e7fe      	b.n	8003776 <BusFault_Handler+0x4>

08003778 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800377c:	e7fe      	b.n	800377c <UsageFault_Handler+0x4>

0800377e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800377e:	b480      	push	{r7}
 8003780:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003782:	bf00      	nop
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003790:	bf00      	nop
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800379a:	b480      	push	{r7}
 800379c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800379e:	bf00      	nop
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037ac:	f7fc ff3a 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037b0:	bf00      	nop
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80037ba:	480e      	ldr	r0, [pc, #56]	; (80037f4 <USART1_IRQHandler+0x40>)
 80037bc:	f7fe fb5e 	bl	8001e7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  uint8_t Received_Byte = USART1->DR; // Gelen bilgi degisken iine alinir.
 80037c0:	4b0d      	ldr	r3, [pc, #52]	; (80037f8 <USART1_IRQHandler+0x44>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	71fb      	strb	r3, [r7, #7]
  USART3->DR = Received_Byte; // Debug monitor icin ayni bilgi usart3'e gonderilir.
 80037c6:	4a0d      	ldr	r2, [pc, #52]	; (80037fc <USART1_IRQHandler+0x48>)
 80037c8:	79fb      	ldrb	r3, [r7, #7]
 80037ca:	6053      	str	r3, [r2, #4]

  // Strstr fonksiyonu iin eklendi, modlden null karakteri gelebiliyordu , onu engellemis olduk.
  if(Received_Byte != 0)
 80037cc:	79fb      	ldrb	r3, [r7, #7]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00b      	beq.n	80037ea <USART1_IRQHandler+0x36>
  {
	  g_arrui8ESP8266Buf[ESPWriteIndex] = Received_Byte;
 80037d2:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <USART1_IRQHandler+0x4c>)
 80037d4:	881b      	ldrh	r3, [r3, #0]
 80037d6:	4619      	mov	r1, r3
 80037d8:	4a0a      	ldr	r2, [pc, #40]	; (8003804 <USART1_IRQHandler+0x50>)
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	5453      	strb	r3, [r2, r1]
	  ESPWriteIndex++;
 80037de:	4b08      	ldr	r3, [pc, #32]	; (8003800 <USART1_IRQHandler+0x4c>)
 80037e0:	881b      	ldrh	r3, [r3, #0]
 80037e2:	3301      	adds	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	4b06      	ldr	r3, [pc, #24]	; (8003800 <USART1_IRQHandler+0x4c>)
 80037e8:	801a      	strh	r2, [r3, #0]
  }

  /* USER CODE END USART1_IRQn 1 */
}
 80037ea:	bf00      	nop
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	2000020c 	.word	0x2000020c
 80037f8:	40011000 	.word	0x40011000
 80037fc:	40004800 	.word	0x40004800
 8003800:	2000008c 	.word	0x2000008c
 8003804:	2000024c 	.word	0x2000024c

08003808 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003810:	4b11      	ldr	r3, [pc, #68]	; (8003858 <_sbrk+0x50>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d102      	bne.n	800381e <_sbrk+0x16>
		heap_end = &end;
 8003818:	4b0f      	ldr	r3, [pc, #60]	; (8003858 <_sbrk+0x50>)
 800381a:	4a10      	ldr	r2, [pc, #64]	; (800385c <_sbrk+0x54>)
 800381c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800381e:	4b0e      	ldr	r3, [pc, #56]	; (8003858 <_sbrk+0x50>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <_sbrk+0x50>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4413      	add	r3, r2
 800382c:	466a      	mov	r2, sp
 800382e:	4293      	cmp	r3, r2
 8003830:	d907      	bls.n	8003842 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003832:	f000 f875 	bl	8003920 <__errno>
 8003836:	4602      	mov	r2, r0
 8003838:	230c      	movs	r3, #12
 800383a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800383c:	f04f 33ff 	mov.w	r3, #4294967295
 8003840:	e006      	b.n	8003850 <_sbrk+0x48>
	}

	heap_end += incr;
 8003842:	4b05      	ldr	r3, [pc, #20]	; (8003858 <_sbrk+0x50>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4413      	add	r3, r2
 800384a:	4a03      	ldr	r2, [pc, #12]	; (8003858 <_sbrk+0x50>)
 800384c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800384e:	68fb      	ldr	r3, [r7, #12]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3710      	adds	r7, #16
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	200000a0 	.word	0x200000a0
 800385c:	20000510 	.word	0x20000510

08003860 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003864:	4b16      	ldr	r3, [pc, #88]	; (80038c0 <SystemInit+0x60>)
 8003866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386a:	4a15      	ldr	r2, [pc, #84]	; (80038c0 <SystemInit+0x60>)
 800386c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003870:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003874:	4b13      	ldr	r3, [pc, #76]	; (80038c4 <SystemInit+0x64>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a12      	ldr	r2, [pc, #72]	; (80038c4 <SystemInit+0x64>)
 800387a:	f043 0301 	orr.w	r3, r3, #1
 800387e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003880:	4b10      	ldr	r3, [pc, #64]	; (80038c4 <SystemInit+0x64>)
 8003882:	2200      	movs	r2, #0
 8003884:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003886:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <SystemInit+0x64>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a0e      	ldr	r2, [pc, #56]	; (80038c4 <SystemInit+0x64>)
 800388c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003890:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003894:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003896:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <SystemInit+0x64>)
 8003898:	4a0b      	ldr	r2, [pc, #44]	; (80038c8 <SystemInit+0x68>)
 800389a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800389c:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <SystemInit+0x64>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a08      	ldr	r2, [pc, #32]	; (80038c4 <SystemInit+0x64>)
 80038a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80038a8:	4b06      	ldr	r3, [pc, #24]	; (80038c4 <SystemInit+0x64>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80038ae:	4b04      	ldr	r3, [pc, #16]	; (80038c0 <SystemInit+0x60>)
 80038b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038b4:	609a      	str	r2, [r3, #8]
#endif
}
 80038b6:	bf00      	nop
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000ed00 	.word	0xe000ed00
 80038c4:	40023800 	.word	0x40023800
 80038c8:	24003010 	.word	0x24003010

080038cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003904 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80038d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80038d2:	e003      	b.n	80038dc <LoopCopyDataInit>

080038d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80038d4:	4b0c      	ldr	r3, [pc, #48]	; (8003908 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80038d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80038d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80038da:	3104      	adds	r1, #4

080038dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80038dc:	480b      	ldr	r0, [pc, #44]	; (800390c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80038de:	4b0c      	ldr	r3, [pc, #48]	; (8003910 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80038e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80038e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80038e4:	d3f6      	bcc.n	80038d4 <CopyDataInit>
  ldr  r2, =_sbss
 80038e6:	4a0b      	ldr	r2, [pc, #44]	; (8003914 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80038e8:	e002      	b.n	80038f0 <LoopFillZerobss>

080038ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80038ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80038ec:	f842 3b04 	str.w	r3, [r2], #4

080038f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80038f0:	4b09      	ldr	r3, [pc, #36]	; (8003918 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80038f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80038f4:	d3f9      	bcc.n	80038ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80038f6:	f7ff ffb3 	bl	8003860 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038fa:	f000 f817 	bl	800392c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038fe:	f7fe ff4d 	bl	800279c <main>
  bx  lr    
 8003902:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003904:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003908:	080045e8 	.word	0x080045e8
  ldr  r0, =_sdata
 800390c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003910:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8003914:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8003918:	2000050c 	.word	0x2000050c

0800391c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800391c:	e7fe      	b.n	800391c <ADC_IRQHandler>
	...

08003920 <__errno>:
 8003920:	4b01      	ldr	r3, [pc, #4]	; (8003928 <__errno+0x8>)
 8003922:	6818      	ldr	r0, [r3, #0]
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	2000000c 	.word	0x2000000c

0800392c <__libc_init_array>:
 800392c:	b570      	push	{r4, r5, r6, lr}
 800392e:	4e0d      	ldr	r6, [pc, #52]	; (8003964 <__libc_init_array+0x38>)
 8003930:	4c0d      	ldr	r4, [pc, #52]	; (8003968 <__libc_init_array+0x3c>)
 8003932:	1ba4      	subs	r4, r4, r6
 8003934:	10a4      	asrs	r4, r4, #2
 8003936:	2500      	movs	r5, #0
 8003938:	42a5      	cmp	r5, r4
 800393a:	d109      	bne.n	8003950 <__libc_init_array+0x24>
 800393c:	4e0b      	ldr	r6, [pc, #44]	; (800396c <__libc_init_array+0x40>)
 800393e:	4c0c      	ldr	r4, [pc, #48]	; (8003970 <__libc_init_array+0x44>)
 8003940:	f000 fc4e 	bl	80041e0 <_init>
 8003944:	1ba4      	subs	r4, r4, r6
 8003946:	10a4      	asrs	r4, r4, #2
 8003948:	2500      	movs	r5, #0
 800394a:	42a5      	cmp	r5, r4
 800394c:	d105      	bne.n	800395a <__libc_init_array+0x2e>
 800394e:	bd70      	pop	{r4, r5, r6, pc}
 8003950:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003954:	4798      	blx	r3
 8003956:	3501      	adds	r5, #1
 8003958:	e7ee      	b.n	8003938 <__libc_init_array+0xc>
 800395a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800395e:	4798      	blx	r3
 8003960:	3501      	adds	r5, #1
 8003962:	e7f2      	b.n	800394a <__libc_init_array+0x1e>
 8003964:	080045e0 	.word	0x080045e0
 8003968:	080045e0 	.word	0x080045e0
 800396c:	080045e0 	.word	0x080045e0
 8003970:	080045e4 	.word	0x080045e4

08003974 <memset>:
 8003974:	4402      	add	r2, r0
 8003976:	4603      	mov	r3, r0
 8003978:	4293      	cmp	r3, r2
 800397a:	d100      	bne.n	800397e <memset+0xa>
 800397c:	4770      	bx	lr
 800397e:	f803 1b01 	strb.w	r1, [r3], #1
 8003982:	e7f9      	b.n	8003978 <memset+0x4>

08003984 <siprintf>:
 8003984:	b40e      	push	{r1, r2, r3}
 8003986:	b500      	push	{lr}
 8003988:	b09c      	sub	sp, #112	; 0x70
 800398a:	ab1d      	add	r3, sp, #116	; 0x74
 800398c:	9002      	str	r0, [sp, #8]
 800398e:	9006      	str	r0, [sp, #24]
 8003990:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003994:	4809      	ldr	r0, [pc, #36]	; (80039bc <siprintf+0x38>)
 8003996:	9107      	str	r1, [sp, #28]
 8003998:	9104      	str	r1, [sp, #16]
 800399a:	4909      	ldr	r1, [pc, #36]	; (80039c0 <siprintf+0x3c>)
 800399c:	f853 2b04 	ldr.w	r2, [r3], #4
 80039a0:	9105      	str	r1, [sp, #20]
 80039a2:	6800      	ldr	r0, [r0, #0]
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	a902      	add	r1, sp, #8
 80039a8:	f000 f88e 	bl	8003ac8 <_svfiprintf_r>
 80039ac:	9b02      	ldr	r3, [sp, #8]
 80039ae:	2200      	movs	r2, #0
 80039b0:	701a      	strb	r2, [r3, #0]
 80039b2:	b01c      	add	sp, #112	; 0x70
 80039b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80039b8:	b003      	add	sp, #12
 80039ba:	4770      	bx	lr
 80039bc:	2000000c 	.word	0x2000000c
 80039c0:	ffff0208 	.word	0xffff0208

080039c4 <strchr>:
 80039c4:	b2c9      	uxtb	r1, r1
 80039c6:	4603      	mov	r3, r0
 80039c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039cc:	b11a      	cbz	r2, 80039d6 <strchr+0x12>
 80039ce:	428a      	cmp	r2, r1
 80039d0:	d1f9      	bne.n	80039c6 <strchr+0x2>
 80039d2:	4618      	mov	r0, r3
 80039d4:	4770      	bx	lr
 80039d6:	2900      	cmp	r1, #0
 80039d8:	bf18      	it	ne
 80039da:	2300      	movne	r3, #0
 80039dc:	e7f9      	b.n	80039d2 <strchr+0xe>

080039de <strstr>:
 80039de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039e0:	7803      	ldrb	r3, [r0, #0]
 80039e2:	b17b      	cbz	r3, 8003a04 <strstr+0x26>
 80039e4:	4604      	mov	r4, r0
 80039e6:	7823      	ldrb	r3, [r4, #0]
 80039e8:	4620      	mov	r0, r4
 80039ea:	1c66      	adds	r6, r4, #1
 80039ec:	b17b      	cbz	r3, 8003a0e <strstr+0x30>
 80039ee:	1e4a      	subs	r2, r1, #1
 80039f0:	1e63      	subs	r3, r4, #1
 80039f2:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80039f6:	b14d      	cbz	r5, 8003a0c <strstr+0x2e>
 80039f8:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80039fc:	42af      	cmp	r7, r5
 80039fe:	4634      	mov	r4, r6
 8003a00:	d0f7      	beq.n	80039f2 <strstr+0x14>
 8003a02:	e7f0      	b.n	80039e6 <strstr+0x8>
 8003a04:	780b      	ldrb	r3, [r1, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	bf18      	it	ne
 8003a0a:	2000      	movne	r0, #0
 8003a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	e7fc      	b.n	8003a0c <strstr+0x2e>

08003a12 <__ssputs_r>:
 8003a12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a16:	688e      	ldr	r6, [r1, #8]
 8003a18:	429e      	cmp	r6, r3
 8003a1a:	4682      	mov	sl, r0
 8003a1c:	460c      	mov	r4, r1
 8003a1e:	4690      	mov	r8, r2
 8003a20:	4699      	mov	r9, r3
 8003a22:	d837      	bhi.n	8003a94 <__ssputs_r+0x82>
 8003a24:	898a      	ldrh	r2, [r1, #12]
 8003a26:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a2a:	d031      	beq.n	8003a90 <__ssputs_r+0x7e>
 8003a2c:	6825      	ldr	r5, [r4, #0]
 8003a2e:	6909      	ldr	r1, [r1, #16]
 8003a30:	1a6f      	subs	r7, r5, r1
 8003a32:	6965      	ldr	r5, [r4, #20]
 8003a34:	2302      	movs	r3, #2
 8003a36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a3a:	fb95 f5f3 	sdiv	r5, r5, r3
 8003a3e:	f109 0301 	add.w	r3, r9, #1
 8003a42:	443b      	add	r3, r7
 8003a44:	429d      	cmp	r5, r3
 8003a46:	bf38      	it	cc
 8003a48:	461d      	movcc	r5, r3
 8003a4a:	0553      	lsls	r3, r2, #21
 8003a4c:	d530      	bpl.n	8003ab0 <__ssputs_r+0x9e>
 8003a4e:	4629      	mov	r1, r5
 8003a50:	f000 fb2c 	bl	80040ac <_malloc_r>
 8003a54:	4606      	mov	r6, r0
 8003a56:	b950      	cbnz	r0, 8003a6e <__ssputs_r+0x5c>
 8003a58:	230c      	movs	r3, #12
 8003a5a:	f8ca 3000 	str.w	r3, [sl]
 8003a5e:	89a3      	ldrh	r3, [r4, #12]
 8003a60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a64:	81a3      	strh	r3, [r4, #12]
 8003a66:	f04f 30ff 	mov.w	r0, #4294967295
 8003a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a6e:	463a      	mov	r2, r7
 8003a70:	6921      	ldr	r1, [r4, #16]
 8003a72:	f000 faa9 	bl	8003fc8 <memcpy>
 8003a76:	89a3      	ldrh	r3, [r4, #12]
 8003a78:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a80:	81a3      	strh	r3, [r4, #12]
 8003a82:	6126      	str	r6, [r4, #16]
 8003a84:	6165      	str	r5, [r4, #20]
 8003a86:	443e      	add	r6, r7
 8003a88:	1bed      	subs	r5, r5, r7
 8003a8a:	6026      	str	r6, [r4, #0]
 8003a8c:	60a5      	str	r5, [r4, #8]
 8003a8e:	464e      	mov	r6, r9
 8003a90:	454e      	cmp	r6, r9
 8003a92:	d900      	bls.n	8003a96 <__ssputs_r+0x84>
 8003a94:	464e      	mov	r6, r9
 8003a96:	4632      	mov	r2, r6
 8003a98:	4641      	mov	r1, r8
 8003a9a:	6820      	ldr	r0, [r4, #0]
 8003a9c:	f000 fa9f 	bl	8003fde <memmove>
 8003aa0:	68a3      	ldr	r3, [r4, #8]
 8003aa2:	1b9b      	subs	r3, r3, r6
 8003aa4:	60a3      	str	r3, [r4, #8]
 8003aa6:	6823      	ldr	r3, [r4, #0]
 8003aa8:	441e      	add	r6, r3
 8003aaa:	6026      	str	r6, [r4, #0]
 8003aac:	2000      	movs	r0, #0
 8003aae:	e7dc      	b.n	8003a6a <__ssputs_r+0x58>
 8003ab0:	462a      	mov	r2, r5
 8003ab2:	f000 fb55 	bl	8004160 <_realloc_r>
 8003ab6:	4606      	mov	r6, r0
 8003ab8:	2800      	cmp	r0, #0
 8003aba:	d1e2      	bne.n	8003a82 <__ssputs_r+0x70>
 8003abc:	6921      	ldr	r1, [r4, #16]
 8003abe:	4650      	mov	r0, sl
 8003ac0:	f000 faa6 	bl	8004010 <_free_r>
 8003ac4:	e7c8      	b.n	8003a58 <__ssputs_r+0x46>
	...

08003ac8 <_svfiprintf_r>:
 8003ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003acc:	461d      	mov	r5, r3
 8003ace:	898b      	ldrh	r3, [r1, #12]
 8003ad0:	061f      	lsls	r7, r3, #24
 8003ad2:	b09d      	sub	sp, #116	; 0x74
 8003ad4:	4680      	mov	r8, r0
 8003ad6:	460c      	mov	r4, r1
 8003ad8:	4616      	mov	r6, r2
 8003ada:	d50f      	bpl.n	8003afc <_svfiprintf_r+0x34>
 8003adc:	690b      	ldr	r3, [r1, #16]
 8003ade:	b96b      	cbnz	r3, 8003afc <_svfiprintf_r+0x34>
 8003ae0:	2140      	movs	r1, #64	; 0x40
 8003ae2:	f000 fae3 	bl	80040ac <_malloc_r>
 8003ae6:	6020      	str	r0, [r4, #0]
 8003ae8:	6120      	str	r0, [r4, #16]
 8003aea:	b928      	cbnz	r0, 8003af8 <_svfiprintf_r+0x30>
 8003aec:	230c      	movs	r3, #12
 8003aee:	f8c8 3000 	str.w	r3, [r8]
 8003af2:	f04f 30ff 	mov.w	r0, #4294967295
 8003af6:	e0c8      	b.n	8003c8a <_svfiprintf_r+0x1c2>
 8003af8:	2340      	movs	r3, #64	; 0x40
 8003afa:	6163      	str	r3, [r4, #20]
 8003afc:	2300      	movs	r3, #0
 8003afe:	9309      	str	r3, [sp, #36]	; 0x24
 8003b00:	2320      	movs	r3, #32
 8003b02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b06:	2330      	movs	r3, #48	; 0x30
 8003b08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b0c:	9503      	str	r5, [sp, #12]
 8003b0e:	f04f 0b01 	mov.w	fp, #1
 8003b12:	4637      	mov	r7, r6
 8003b14:	463d      	mov	r5, r7
 8003b16:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003b1a:	b10b      	cbz	r3, 8003b20 <_svfiprintf_r+0x58>
 8003b1c:	2b25      	cmp	r3, #37	; 0x25
 8003b1e:	d13e      	bne.n	8003b9e <_svfiprintf_r+0xd6>
 8003b20:	ebb7 0a06 	subs.w	sl, r7, r6
 8003b24:	d00b      	beq.n	8003b3e <_svfiprintf_r+0x76>
 8003b26:	4653      	mov	r3, sl
 8003b28:	4632      	mov	r2, r6
 8003b2a:	4621      	mov	r1, r4
 8003b2c:	4640      	mov	r0, r8
 8003b2e:	f7ff ff70 	bl	8003a12 <__ssputs_r>
 8003b32:	3001      	adds	r0, #1
 8003b34:	f000 80a4 	beq.w	8003c80 <_svfiprintf_r+0x1b8>
 8003b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b3a:	4453      	add	r3, sl
 8003b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8003b3e:	783b      	ldrb	r3, [r7, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 809d 	beq.w	8003c80 <_svfiprintf_r+0x1b8>
 8003b46:	2300      	movs	r3, #0
 8003b48:	f04f 32ff 	mov.w	r2, #4294967295
 8003b4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b50:	9304      	str	r3, [sp, #16]
 8003b52:	9307      	str	r3, [sp, #28]
 8003b54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b58:	931a      	str	r3, [sp, #104]	; 0x68
 8003b5a:	462f      	mov	r7, r5
 8003b5c:	2205      	movs	r2, #5
 8003b5e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003b62:	4850      	ldr	r0, [pc, #320]	; (8003ca4 <_svfiprintf_r+0x1dc>)
 8003b64:	f7fc fb3c 	bl	80001e0 <memchr>
 8003b68:	9b04      	ldr	r3, [sp, #16]
 8003b6a:	b9d0      	cbnz	r0, 8003ba2 <_svfiprintf_r+0xda>
 8003b6c:	06d9      	lsls	r1, r3, #27
 8003b6e:	bf44      	itt	mi
 8003b70:	2220      	movmi	r2, #32
 8003b72:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b76:	071a      	lsls	r2, r3, #28
 8003b78:	bf44      	itt	mi
 8003b7a:	222b      	movmi	r2, #43	; 0x2b
 8003b7c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b80:	782a      	ldrb	r2, [r5, #0]
 8003b82:	2a2a      	cmp	r2, #42	; 0x2a
 8003b84:	d015      	beq.n	8003bb2 <_svfiprintf_r+0xea>
 8003b86:	9a07      	ldr	r2, [sp, #28]
 8003b88:	462f      	mov	r7, r5
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	250a      	movs	r5, #10
 8003b8e:	4639      	mov	r1, r7
 8003b90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b94:	3b30      	subs	r3, #48	; 0x30
 8003b96:	2b09      	cmp	r3, #9
 8003b98:	d94d      	bls.n	8003c36 <_svfiprintf_r+0x16e>
 8003b9a:	b1b8      	cbz	r0, 8003bcc <_svfiprintf_r+0x104>
 8003b9c:	e00f      	b.n	8003bbe <_svfiprintf_r+0xf6>
 8003b9e:	462f      	mov	r7, r5
 8003ba0:	e7b8      	b.n	8003b14 <_svfiprintf_r+0x4c>
 8003ba2:	4a40      	ldr	r2, [pc, #256]	; (8003ca4 <_svfiprintf_r+0x1dc>)
 8003ba4:	1a80      	subs	r0, r0, r2
 8003ba6:	fa0b f000 	lsl.w	r0, fp, r0
 8003baa:	4318      	orrs	r0, r3
 8003bac:	9004      	str	r0, [sp, #16]
 8003bae:	463d      	mov	r5, r7
 8003bb0:	e7d3      	b.n	8003b5a <_svfiprintf_r+0x92>
 8003bb2:	9a03      	ldr	r2, [sp, #12]
 8003bb4:	1d11      	adds	r1, r2, #4
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	9103      	str	r1, [sp, #12]
 8003bba:	2a00      	cmp	r2, #0
 8003bbc:	db01      	blt.n	8003bc2 <_svfiprintf_r+0xfa>
 8003bbe:	9207      	str	r2, [sp, #28]
 8003bc0:	e004      	b.n	8003bcc <_svfiprintf_r+0x104>
 8003bc2:	4252      	negs	r2, r2
 8003bc4:	f043 0302 	orr.w	r3, r3, #2
 8003bc8:	9207      	str	r2, [sp, #28]
 8003bca:	9304      	str	r3, [sp, #16]
 8003bcc:	783b      	ldrb	r3, [r7, #0]
 8003bce:	2b2e      	cmp	r3, #46	; 0x2e
 8003bd0:	d10c      	bne.n	8003bec <_svfiprintf_r+0x124>
 8003bd2:	787b      	ldrb	r3, [r7, #1]
 8003bd4:	2b2a      	cmp	r3, #42	; 0x2a
 8003bd6:	d133      	bne.n	8003c40 <_svfiprintf_r+0x178>
 8003bd8:	9b03      	ldr	r3, [sp, #12]
 8003bda:	1d1a      	adds	r2, r3, #4
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	9203      	str	r2, [sp, #12]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	bfb8      	it	lt
 8003be4:	f04f 33ff 	movlt.w	r3, #4294967295
 8003be8:	3702      	adds	r7, #2
 8003bea:	9305      	str	r3, [sp, #20]
 8003bec:	4d2e      	ldr	r5, [pc, #184]	; (8003ca8 <_svfiprintf_r+0x1e0>)
 8003bee:	7839      	ldrb	r1, [r7, #0]
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	f7fc faf4 	bl	80001e0 <memchr>
 8003bf8:	b138      	cbz	r0, 8003c0a <_svfiprintf_r+0x142>
 8003bfa:	2340      	movs	r3, #64	; 0x40
 8003bfc:	1b40      	subs	r0, r0, r5
 8003bfe:	fa03 f000 	lsl.w	r0, r3, r0
 8003c02:	9b04      	ldr	r3, [sp, #16]
 8003c04:	4303      	orrs	r3, r0
 8003c06:	3701      	adds	r7, #1
 8003c08:	9304      	str	r3, [sp, #16]
 8003c0a:	7839      	ldrb	r1, [r7, #0]
 8003c0c:	4827      	ldr	r0, [pc, #156]	; (8003cac <_svfiprintf_r+0x1e4>)
 8003c0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c12:	2206      	movs	r2, #6
 8003c14:	1c7e      	adds	r6, r7, #1
 8003c16:	f7fc fae3 	bl	80001e0 <memchr>
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d038      	beq.n	8003c90 <_svfiprintf_r+0x1c8>
 8003c1e:	4b24      	ldr	r3, [pc, #144]	; (8003cb0 <_svfiprintf_r+0x1e8>)
 8003c20:	bb13      	cbnz	r3, 8003c68 <_svfiprintf_r+0x1a0>
 8003c22:	9b03      	ldr	r3, [sp, #12]
 8003c24:	3307      	adds	r3, #7
 8003c26:	f023 0307 	bic.w	r3, r3, #7
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	9303      	str	r3, [sp, #12]
 8003c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c30:	444b      	add	r3, r9
 8003c32:	9309      	str	r3, [sp, #36]	; 0x24
 8003c34:	e76d      	b.n	8003b12 <_svfiprintf_r+0x4a>
 8003c36:	fb05 3202 	mla	r2, r5, r2, r3
 8003c3a:	2001      	movs	r0, #1
 8003c3c:	460f      	mov	r7, r1
 8003c3e:	e7a6      	b.n	8003b8e <_svfiprintf_r+0xc6>
 8003c40:	2300      	movs	r3, #0
 8003c42:	3701      	adds	r7, #1
 8003c44:	9305      	str	r3, [sp, #20]
 8003c46:	4619      	mov	r1, r3
 8003c48:	250a      	movs	r5, #10
 8003c4a:	4638      	mov	r0, r7
 8003c4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c50:	3a30      	subs	r2, #48	; 0x30
 8003c52:	2a09      	cmp	r2, #9
 8003c54:	d903      	bls.n	8003c5e <_svfiprintf_r+0x196>
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0c8      	beq.n	8003bec <_svfiprintf_r+0x124>
 8003c5a:	9105      	str	r1, [sp, #20]
 8003c5c:	e7c6      	b.n	8003bec <_svfiprintf_r+0x124>
 8003c5e:	fb05 2101 	mla	r1, r5, r1, r2
 8003c62:	2301      	movs	r3, #1
 8003c64:	4607      	mov	r7, r0
 8003c66:	e7f0      	b.n	8003c4a <_svfiprintf_r+0x182>
 8003c68:	ab03      	add	r3, sp, #12
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	4622      	mov	r2, r4
 8003c6e:	4b11      	ldr	r3, [pc, #68]	; (8003cb4 <_svfiprintf_r+0x1ec>)
 8003c70:	a904      	add	r1, sp, #16
 8003c72:	4640      	mov	r0, r8
 8003c74:	f3af 8000 	nop.w
 8003c78:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003c7c:	4681      	mov	r9, r0
 8003c7e:	d1d6      	bne.n	8003c2e <_svfiprintf_r+0x166>
 8003c80:	89a3      	ldrh	r3, [r4, #12]
 8003c82:	065b      	lsls	r3, r3, #25
 8003c84:	f53f af35 	bmi.w	8003af2 <_svfiprintf_r+0x2a>
 8003c88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c8a:	b01d      	add	sp, #116	; 0x74
 8003c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c90:	ab03      	add	r3, sp, #12
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	4622      	mov	r2, r4
 8003c96:	4b07      	ldr	r3, [pc, #28]	; (8003cb4 <_svfiprintf_r+0x1ec>)
 8003c98:	a904      	add	r1, sp, #16
 8003c9a:	4640      	mov	r0, r8
 8003c9c:	f000 f882 	bl	8003da4 <_printf_i>
 8003ca0:	e7ea      	b.n	8003c78 <_svfiprintf_r+0x1b0>
 8003ca2:	bf00      	nop
 8003ca4:	080045a4 	.word	0x080045a4
 8003ca8:	080045aa 	.word	0x080045aa
 8003cac:	080045ae 	.word	0x080045ae
 8003cb0:	00000000 	.word	0x00000000
 8003cb4:	08003a13 	.word	0x08003a13

08003cb8 <_printf_common>:
 8003cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cbc:	4691      	mov	r9, r2
 8003cbe:	461f      	mov	r7, r3
 8003cc0:	688a      	ldr	r2, [r1, #8]
 8003cc2:	690b      	ldr	r3, [r1, #16]
 8003cc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	bfb8      	it	lt
 8003ccc:	4613      	movlt	r3, r2
 8003cce:	f8c9 3000 	str.w	r3, [r9]
 8003cd2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cd6:	4606      	mov	r6, r0
 8003cd8:	460c      	mov	r4, r1
 8003cda:	b112      	cbz	r2, 8003ce2 <_printf_common+0x2a>
 8003cdc:	3301      	adds	r3, #1
 8003cde:	f8c9 3000 	str.w	r3, [r9]
 8003ce2:	6823      	ldr	r3, [r4, #0]
 8003ce4:	0699      	lsls	r1, r3, #26
 8003ce6:	bf42      	ittt	mi
 8003ce8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003cec:	3302      	addmi	r3, #2
 8003cee:	f8c9 3000 	strmi.w	r3, [r9]
 8003cf2:	6825      	ldr	r5, [r4, #0]
 8003cf4:	f015 0506 	ands.w	r5, r5, #6
 8003cf8:	d107      	bne.n	8003d0a <_printf_common+0x52>
 8003cfa:	f104 0a19 	add.w	sl, r4, #25
 8003cfe:	68e3      	ldr	r3, [r4, #12]
 8003d00:	f8d9 2000 	ldr.w	r2, [r9]
 8003d04:	1a9b      	subs	r3, r3, r2
 8003d06:	42ab      	cmp	r3, r5
 8003d08:	dc28      	bgt.n	8003d5c <_printf_common+0xa4>
 8003d0a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003d0e:	6822      	ldr	r2, [r4, #0]
 8003d10:	3300      	adds	r3, #0
 8003d12:	bf18      	it	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	0692      	lsls	r2, r2, #26
 8003d18:	d42d      	bmi.n	8003d76 <_printf_common+0xbe>
 8003d1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d1e:	4639      	mov	r1, r7
 8003d20:	4630      	mov	r0, r6
 8003d22:	47c0      	blx	r8
 8003d24:	3001      	adds	r0, #1
 8003d26:	d020      	beq.n	8003d6a <_printf_common+0xb2>
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	68e5      	ldr	r5, [r4, #12]
 8003d2c:	f8d9 2000 	ldr.w	r2, [r9]
 8003d30:	f003 0306 	and.w	r3, r3, #6
 8003d34:	2b04      	cmp	r3, #4
 8003d36:	bf08      	it	eq
 8003d38:	1aad      	subeq	r5, r5, r2
 8003d3a:	68a3      	ldr	r3, [r4, #8]
 8003d3c:	6922      	ldr	r2, [r4, #16]
 8003d3e:	bf0c      	ite	eq
 8003d40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d44:	2500      	movne	r5, #0
 8003d46:	4293      	cmp	r3, r2
 8003d48:	bfc4      	itt	gt
 8003d4a:	1a9b      	subgt	r3, r3, r2
 8003d4c:	18ed      	addgt	r5, r5, r3
 8003d4e:	f04f 0900 	mov.w	r9, #0
 8003d52:	341a      	adds	r4, #26
 8003d54:	454d      	cmp	r5, r9
 8003d56:	d11a      	bne.n	8003d8e <_printf_common+0xd6>
 8003d58:	2000      	movs	r0, #0
 8003d5a:	e008      	b.n	8003d6e <_printf_common+0xb6>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	4652      	mov	r2, sl
 8003d60:	4639      	mov	r1, r7
 8003d62:	4630      	mov	r0, r6
 8003d64:	47c0      	blx	r8
 8003d66:	3001      	adds	r0, #1
 8003d68:	d103      	bne.n	8003d72 <_printf_common+0xba>
 8003d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d72:	3501      	adds	r5, #1
 8003d74:	e7c3      	b.n	8003cfe <_printf_common+0x46>
 8003d76:	18e1      	adds	r1, r4, r3
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	2030      	movs	r0, #48	; 0x30
 8003d7c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d80:	4422      	add	r2, r4
 8003d82:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d86:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d8a:	3302      	adds	r3, #2
 8003d8c:	e7c5      	b.n	8003d1a <_printf_common+0x62>
 8003d8e:	2301      	movs	r3, #1
 8003d90:	4622      	mov	r2, r4
 8003d92:	4639      	mov	r1, r7
 8003d94:	4630      	mov	r0, r6
 8003d96:	47c0      	blx	r8
 8003d98:	3001      	adds	r0, #1
 8003d9a:	d0e6      	beq.n	8003d6a <_printf_common+0xb2>
 8003d9c:	f109 0901 	add.w	r9, r9, #1
 8003da0:	e7d8      	b.n	8003d54 <_printf_common+0x9c>
	...

08003da4 <_printf_i>:
 8003da4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003da8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003dac:	460c      	mov	r4, r1
 8003dae:	7e09      	ldrb	r1, [r1, #24]
 8003db0:	b085      	sub	sp, #20
 8003db2:	296e      	cmp	r1, #110	; 0x6e
 8003db4:	4617      	mov	r7, r2
 8003db6:	4606      	mov	r6, r0
 8003db8:	4698      	mov	r8, r3
 8003dba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003dbc:	f000 80b3 	beq.w	8003f26 <_printf_i+0x182>
 8003dc0:	d822      	bhi.n	8003e08 <_printf_i+0x64>
 8003dc2:	2963      	cmp	r1, #99	; 0x63
 8003dc4:	d036      	beq.n	8003e34 <_printf_i+0x90>
 8003dc6:	d80a      	bhi.n	8003dde <_printf_i+0x3a>
 8003dc8:	2900      	cmp	r1, #0
 8003dca:	f000 80b9 	beq.w	8003f40 <_printf_i+0x19c>
 8003dce:	2958      	cmp	r1, #88	; 0x58
 8003dd0:	f000 8083 	beq.w	8003eda <_printf_i+0x136>
 8003dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003dd8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003ddc:	e032      	b.n	8003e44 <_printf_i+0xa0>
 8003dde:	2964      	cmp	r1, #100	; 0x64
 8003de0:	d001      	beq.n	8003de6 <_printf_i+0x42>
 8003de2:	2969      	cmp	r1, #105	; 0x69
 8003de4:	d1f6      	bne.n	8003dd4 <_printf_i+0x30>
 8003de6:	6820      	ldr	r0, [r4, #0]
 8003de8:	6813      	ldr	r3, [r2, #0]
 8003dea:	0605      	lsls	r5, r0, #24
 8003dec:	f103 0104 	add.w	r1, r3, #4
 8003df0:	d52a      	bpl.n	8003e48 <_printf_i+0xa4>
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6011      	str	r1, [r2, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	da03      	bge.n	8003e02 <_printf_i+0x5e>
 8003dfa:	222d      	movs	r2, #45	; 0x2d
 8003dfc:	425b      	negs	r3, r3
 8003dfe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003e02:	486f      	ldr	r0, [pc, #444]	; (8003fc0 <_printf_i+0x21c>)
 8003e04:	220a      	movs	r2, #10
 8003e06:	e039      	b.n	8003e7c <_printf_i+0xd8>
 8003e08:	2973      	cmp	r1, #115	; 0x73
 8003e0a:	f000 809d 	beq.w	8003f48 <_printf_i+0x1a4>
 8003e0e:	d808      	bhi.n	8003e22 <_printf_i+0x7e>
 8003e10:	296f      	cmp	r1, #111	; 0x6f
 8003e12:	d020      	beq.n	8003e56 <_printf_i+0xb2>
 8003e14:	2970      	cmp	r1, #112	; 0x70
 8003e16:	d1dd      	bne.n	8003dd4 <_printf_i+0x30>
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	f043 0320 	orr.w	r3, r3, #32
 8003e1e:	6023      	str	r3, [r4, #0]
 8003e20:	e003      	b.n	8003e2a <_printf_i+0x86>
 8003e22:	2975      	cmp	r1, #117	; 0x75
 8003e24:	d017      	beq.n	8003e56 <_printf_i+0xb2>
 8003e26:	2978      	cmp	r1, #120	; 0x78
 8003e28:	d1d4      	bne.n	8003dd4 <_printf_i+0x30>
 8003e2a:	2378      	movs	r3, #120	; 0x78
 8003e2c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003e30:	4864      	ldr	r0, [pc, #400]	; (8003fc4 <_printf_i+0x220>)
 8003e32:	e055      	b.n	8003ee0 <_printf_i+0x13c>
 8003e34:	6813      	ldr	r3, [r2, #0]
 8003e36:	1d19      	adds	r1, r3, #4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	6011      	str	r1, [r2, #0]
 8003e3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e44:	2301      	movs	r3, #1
 8003e46:	e08c      	b.n	8003f62 <_printf_i+0x1be>
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6011      	str	r1, [r2, #0]
 8003e4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e50:	bf18      	it	ne
 8003e52:	b21b      	sxthne	r3, r3
 8003e54:	e7cf      	b.n	8003df6 <_printf_i+0x52>
 8003e56:	6813      	ldr	r3, [r2, #0]
 8003e58:	6825      	ldr	r5, [r4, #0]
 8003e5a:	1d18      	adds	r0, r3, #4
 8003e5c:	6010      	str	r0, [r2, #0]
 8003e5e:	0628      	lsls	r0, r5, #24
 8003e60:	d501      	bpl.n	8003e66 <_printf_i+0xc2>
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	e002      	b.n	8003e6c <_printf_i+0xc8>
 8003e66:	0668      	lsls	r0, r5, #25
 8003e68:	d5fb      	bpl.n	8003e62 <_printf_i+0xbe>
 8003e6a:	881b      	ldrh	r3, [r3, #0]
 8003e6c:	4854      	ldr	r0, [pc, #336]	; (8003fc0 <_printf_i+0x21c>)
 8003e6e:	296f      	cmp	r1, #111	; 0x6f
 8003e70:	bf14      	ite	ne
 8003e72:	220a      	movne	r2, #10
 8003e74:	2208      	moveq	r2, #8
 8003e76:	2100      	movs	r1, #0
 8003e78:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e7c:	6865      	ldr	r5, [r4, #4]
 8003e7e:	60a5      	str	r5, [r4, #8]
 8003e80:	2d00      	cmp	r5, #0
 8003e82:	f2c0 8095 	blt.w	8003fb0 <_printf_i+0x20c>
 8003e86:	6821      	ldr	r1, [r4, #0]
 8003e88:	f021 0104 	bic.w	r1, r1, #4
 8003e8c:	6021      	str	r1, [r4, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d13d      	bne.n	8003f0e <_printf_i+0x16a>
 8003e92:	2d00      	cmp	r5, #0
 8003e94:	f040 808e 	bne.w	8003fb4 <_printf_i+0x210>
 8003e98:	4665      	mov	r5, ip
 8003e9a:	2a08      	cmp	r2, #8
 8003e9c:	d10b      	bne.n	8003eb6 <_printf_i+0x112>
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	07db      	lsls	r3, r3, #31
 8003ea2:	d508      	bpl.n	8003eb6 <_printf_i+0x112>
 8003ea4:	6923      	ldr	r3, [r4, #16]
 8003ea6:	6862      	ldr	r2, [r4, #4]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	bfde      	ittt	le
 8003eac:	2330      	movle	r3, #48	; 0x30
 8003eae:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003eb2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003eb6:	ebac 0305 	sub.w	r3, ip, r5
 8003eba:	6123      	str	r3, [r4, #16]
 8003ebc:	f8cd 8000 	str.w	r8, [sp]
 8003ec0:	463b      	mov	r3, r7
 8003ec2:	aa03      	add	r2, sp, #12
 8003ec4:	4621      	mov	r1, r4
 8003ec6:	4630      	mov	r0, r6
 8003ec8:	f7ff fef6 	bl	8003cb8 <_printf_common>
 8003ecc:	3001      	adds	r0, #1
 8003ece:	d14d      	bne.n	8003f6c <_printf_i+0x1c8>
 8003ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed4:	b005      	add	sp, #20
 8003ed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003eda:	4839      	ldr	r0, [pc, #228]	; (8003fc0 <_printf_i+0x21c>)
 8003edc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003ee0:	6813      	ldr	r3, [r2, #0]
 8003ee2:	6821      	ldr	r1, [r4, #0]
 8003ee4:	1d1d      	adds	r5, r3, #4
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6015      	str	r5, [r2, #0]
 8003eea:	060a      	lsls	r2, r1, #24
 8003eec:	d50b      	bpl.n	8003f06 <_printf_i+0x162>
 8003eee:	07ca      	lsls	r2, r1, #31
 8003ef0:	bf44      	itt	mi
 8003ef2:	f041 0120 	orrmi.w	r1, r1, #32
 8003ef6:	6021      	strmi	r1, [r4, #0]
 8003ef8:	b91b      	cbnz	r3, 8003f02 <_printf_i+0x15e>
 8003efa:	6822      	ldr	r2, [r4, #0]
 8003efc:	f022 0220 	bic.w	r2, r2, #32
 8003f00:	6022      	str	r2, [r4, #0]
 8003f02:	2210      	movs	r2, #16
 8003f04:	e7b7      	b.n	8003e76 <_printf_i+0xd2>
 8003f06:	064d      	lsls	r5, r1, #25
 8003f08:	bf48      	it	mi
 8003f0a:	b29b      	uxthmi	r3, r3
 8003f0c:	e7ef      	b.n	8003eee <_printf_i+0x14a>
 8003f0e:	4665      	mov	r5, ip
 8003f10:	fbb3 f1f2 	udiv	r1, r3, r2
 8003f14:	fb02 3311 	mls	r3, r2, r1, r3
 8003f18:	5cc3      	ldrb	r3, [r0, r3]
 8003f1a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003f1e:	460b      	mov	r3, r1
 8003f20:	2900      	cmp	r1, #0
 8003f22:	d1f5      	bne.n	8003f10 <_printf_i+0x16c>
 8003f24:	e7b9      	b.n	8003e9a <_printf_i+0xf6>
 8003f26:	6813      	ldr	r3, [r2, #0]
 8003f28:	6825      	ldr	r5, [r4, #0]
 8003f2a:	6961      	ldr	r1, [r4, #20]
 8003f2c:	1d18      	adds	r0, r3, #4
 8003f2e:	6010      	str	r0, [r2, #0]
 8003f30:	0628      	lsls	r0, r5, #24
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	d501      	bpl.n	8003f3a <_printf_i+0x196>
 8003f36:	6019      	str	r1, [r3, #0]
 8003f38:	e002      	b.n	8003f40 <_printf_i+0x19c>
 8003f3a:	066a      	lsls	r2, r5, #25
 8003f3c:	d5fb      	bpl.n	8003f36 <_printf_i+0x192>
 8003f3e:	8019      	strh	r1, [r3, #0]
 8003f40:	2300      	movs	r3, #0
 8003f42:	6123      	str	r3, [r4, #16]
 8003f44:	4665      	mov	r5, ip
 8003f46:	e7b9      	b.n	8003ebc <_printf_i+0x118>
 8003f48:	6813      	ldr	r3, [r2, #0]
 8003f4a:	1d19      	adds	r1, r3, #4
 8003f4c:	6011      	str	r1, [r2, #0]
 8003f4e:	681d      	ldr	r5, [r3, #0]
 8003f50:	6862      	ldr	r2, [r4, #4]
 8003f52:	2100      	movs	r1, #0
 8003f54:	4628      	mov	r0, r5
 8003f56:	f7fc f943 	bl	80001e0 <memchr>
 8003f5a:	b108      	cbz	r0, 8003f60 <_printf_i+0x1bc>
 8003f5c:	1b40      	subs	r0, r0, r5
 8003f5e:	6060      	str	r0, [r4, #4]
 8003f60:	6863      	ldr	r3, [r4, #4]
 8003f62:	6123      	str	r3, [r4, #16]
 8003f64:	2300      	movs	r3, #0
 8003f66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f6a:	e7a7      	b.n	8003ebc <_printf_i+0x118>
 8003f6c:	6923      	ldr	r3, [r4, #16]
 8003f6e:	462a      	mov	r2, r5
 8003f70:	4639      	mov	r1, r7
 8003f72:	4630      	mov	r0, r6
 8003f74:	47c0      	blx	r8
 8003f76:	3001      	adds	r0, #1
 8003f78:	d0aa      	beq.n	8003ed0 <_printf_i+0x12c>
 8003f7a:	6823      	ldr	r3, [r4, #0]
 8003f7c:	079b      	lsls	r3, r3, #30
 8003f7e:	d413      	bmi.n	8003fa8 <_printf_i+0x204>
 8003f80:	68e0      	ldr	r0, [r4, #12]
 8003f82:	9b03      	ldr	r3, [sp, #12]
 8003f84:	4298      	cmp	r0, r3
 8003f86:	bfb8      	it	lt
 8003f88:	4618      	movlt	r0, r3
 8003f8a:	e7a3      	b.n	8003ed4 <_printf_i+0x130>
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	464a      	mov	r2, r9
 8003f90:	4639      	mov	r1, r7
 8003f92:	4630      	mov	r0, r6
 8003f94:	47c0      	blx	r8
 8003f96:	3001      	adds	r0, #1
 8003f98:	d09a      	beq.n	8003ed0 <_printf_i+0x12c>
 8003f9a:	3501      	adds	r5, #1
 8003f9c:	68e3      	ldr	r3, [r4, #12]
 8003f9e:	9a03      	ldr	r2, [sp, #12]
 8003fa0:	1a9b      	subs	r3, r3, r2
 8003fa2:	42ab      	cmp	r3, r5
 8003fa4:	dcf2      	bgt.n	8003f8c <_printf_i+0x1e8>
 8003fa6:	e7eb      	b.n	8003f80 <_printf_i+0x1dc>
 8003fa8:	2500      	movs	r5, #0
 8003faa:	f104 0919 	add.w	r9, r4, #25
 8003fae:	e7f5      	b.n	8003f9c <_printf_i+0x1f8>
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1ac      	bne.n	8003f0e <_printf_i+0x16a>
 8003fb4:	7803      	ldrb	r3, [r0, #0]
 8003fb6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fbe:	e76c      	b.n	8003e9a <_printf_i+0xf6>
 8003fc0:	080045b5 	.word	0x080045b5
 8003fc4:	080045c6 	.word	0x080045c6

08003fc8 <memcpy>:
 8003fc8:	b510      	push	{r4, lr}
 8003fca:	1e43      	subs	r3, r0, #1
 8003fcc:	440a      	add	r2, r1
 8003fce:	4291      	cmp	r1, r2
 8003fd0:	d100      	bne.n	8003fd4 <memcpy+0xc>
 8003fd2:	bd10      	pop	{r4, pc}
 8003fd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fdc:	e7f7      	b.n	8003fce <memcpy+0x6>

08003fde <memmove>:
 8003fde:	4288      	cmp	r0, r1
 8003fe0:	b510      	push	{r4, lr}
 8003fe2:	eb01 0302 	add.w	r3, r1, r2
 8003fe6:	d807      	bhi.n	8003ff8 <memmove+0x1a>
 8003fe8:	1e42      	subs	r2, r0, #1
 8003fea:	4299      	cmp	r1, r3
 8003fec:	d00a      	beq.n	8004004 <memmove+0x26>
 8003fee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ff2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003ff6:	e7f8      	b.n	8003fea <memmove+0xc>
 8003ff8:	4283      	cmp	r3, r0
 8003ffa:	d9f5      	bls.n	8003fe8 <memmove+0xa>
 8003ffc:	1881      	adds	r1, r0, r2
 8003ffe:	1ad2      	subs	r2, r2, r3
 8004000:	42d3      	cmn	r3, r2
 8004002:	d100      	bne.n	8004006 <memmove+0x28>
 8004004:	bd10      	pop	{r4, pc}
 8004006:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800400a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800400e:	e7f7      	b.n	8004000 <memmove+0x22>

08004010 <_free_r>:
 8004010:	b538      	push	{r3, r4, r5, lr}
 8004012:	4605      	mov	r5, r0
 8004014:	2900      	cmp	r1, #0
 8004016:	d045      	beq.n	80040a4 <_free_r+0x94>
 8004018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800401c:	1f0c      	subs	r4, r1, #4
 800401e:	2b00      	cmp	r3, #0
 8004020:	bfb8      	it	lt
 8004022:	18e4      	addlt	r4, r4, r3
 8004024:	f000 f8d2 	bl	80041cc <__malloc_lock>
 8004028:	4a1f      	ldr	r2, [pc, #124]	; (80040a8 <_free_r+0x98>)
 800402a:	6813      	ldr	r3, [r2, #0]
 800402c:	4610      	mov	r0, r2
 800402e:	b933      	cbnz	r3, 800403e <_free_r+0x2e>
 8004030:	6063      	str	r3, [r4, #4]
 8004032:	6014      	str	r4, [r2, #0]
 8004034:	4628      	mov	r0, r5
 8004036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800403a:	f000 b8c8 	b.w	80041ce <__malloc_unlock>
 800403e:	42a3      	cmp	r3, r4
 8004040:	d90c      	bls.n	800405c <_free_r+0x4c>
 8004042:	6821      	ldr	r1, [r4, #0]
 8004044:	1862      	adds	r2, r4, r1
 8004046:	4293      	cmp	r3, r2
 8004048:	bf04      	itt	eq
 800404a:	681a      	ldreq	r2, [r3, #0]
 800404c:	685b      	ldreq	r3, [r3, #4]
 800404e:	6063      	str	r3, [r4, #4]
 8004050:	bf04      	itt	eq
 8004052:	1852      	addeq	r2, r2, r1
 8004054:	6022      	streq	r2, [r4, #0]
 8004056:	6004      	str	r4, [r0, #0]
 8004058:	e7ec      	b.n	8004034 <_free_r+0x24>
 800405a:	4613      	mov	r3, r2
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	b10a      	cbz	r2, 8004064 <_free_r+0x54>
 8004060:	42a2      	cmp	r2, r4
 8004062:	d9fa      	bls.n	800405a <_free_r+0x4a>
 8004064:	6819      	ldr	r1, [r3, #0]
 8004066:	1858      	adds	r0, r3, r1
 8004068:	42a0      	cmp	r0, r4
 800406a:	d10b      	bne.n	8004084 <_free_r+0x74>
 800406c:	6820      	ldr	r0, [r4, #0]
 800406e:	4401      	add	r1, r0
 8004070:	1858      	adds	r0, r3, r1
 8004072:	4282      	cmp	r2, r0
 8004074:	6019      	str	r1, [r3, #0]
 8004076:	d1dd      	bne.n	8004034 <_free_r+0x24>
 8004078:	6810      	ldr	r0, [r2, #0]
 800407a:	6852      	ldr	r2, [r2, #4]
 800407c:	605a      	str	r2, [r3, #4]
 800407e:	4401      	add	r1, r0
 8004080:	6019      	str	r1, [r3, #0]
 8004082:	e7d7      	b.n	8004034 <_free_r+0x24>
 8004084:	d902      	bls.n	800408c <_free_r+0x7c>
 8004086:	230c      	movs	r3, #12
 8004088:	602b      	str	r3, [r5, #0]
 800408a:	e7d3      	b.n	8004034 <_free_r+0x24>
 800408c:	6820      	ldr	r0, [r4, #0]
 800408e:	1821      	adds	r1, r4, r0
 8004090:	428a      	cmp	r2, r1
 8004092:	bf04      	itt	eq
 8004094:	6811      	ldreq	r1, [r2, #0]
 8004096:	6852      	ldreq	r2, [r2, #4]
 8004098:	6062      	str	r2, [r4, #4]
 800409a:	bf04      	itt	eq
 800409c:	1809      	addeq	r1, r1, r0
 800409e:	6021      	streq	r1, [r4, #0]
 80040a0:	605c      	str	r4, [r3, #4]
 80040a2:	e7c7      	b.n	8004034 <_free_r+0x24>
 80040a4:	bd38      	pop	{r3, r4, r5, pc}
 80040a6:	bf00      	nop
 80040a8:	200000a4 	.word	0x200000a4

080040ac <_malloc_r>:
 80040ac:	b570      	push	{r4, r5, r6, lr}
 80040ae:	1ccd      	adds	r5, r1, #3
 80040b0:	f025 0503 	bic.w	r5, r5, #3
 80040b4:	3508      	adds	r5, #8
 80040b6:	2d0c      	cmp	r5, #12
 80040b8:	bf38      	it	cc
 80040ba:	250c      	movcc	r5, #12
 80040bc:	2d00      	cmp	r5, #0
 80040be:	4606      	mov	r6, r0
 80040c0:	db01      	blt.n	80040c6 <_malloc_r+0x1a>
 80040c2:	42a9      	cmp	r1, r5
 80040c4:	d903      	bls.n	80040ce <_malloc_r+0x22>
 80040c6:	230c      	movs	r3, #12
 80040c8:	6033      	str	r3, [r6, #0]
 80040ca:	2000      	movs	r0, #0
 80040cc:	bd70      	pop	{r4, r5, r6, pc}
 80040ce:	f000 f87d 	bl	80041cc <__malloc_lock>
 80040d2:	4a21      	ldr	r2, [pc, #132]	; (8004158 <_malloc_r+0xac>)
 80040d4:	6814      	ldr	r4, [r2, #0]
 80040d6:	4621      	mov	r1, r4
 80040d8:	b991      	cbnz	r1, 8004100 <_malloc_r+0x54>
 80040da:	4c20      	ldr	r4, [pc, #128]	; (800415c <_malloc_r+0xb0>)
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	b91b      	cbnz	r3, 80040e8 <_malloc_r+0x3c>
 80040e0:	4630      	mov	r0, r6
 80040e2:	f000 f863 	bl	80041ac <_sbrk_r>
 80040e6:	6020      	str	r0, [r4, #0]
 80040e8:	4629      	mov	r1, r5
 80040ea:	4630      	mov	r0, r6
 80040ec:	f000 f85e 	bl	80041ac <_sbrk_r>
 80040f0:	1c43      	adds	r3, r0, #1
 80040f2:	d124      	bne.n	800413e <_malloc_r+0x92>
 80040f4:	230c      	movs	r3, #12
 80040f6:	6033      	str	r3, [r6, #0]
 80040f8:	4630      	mov	r0, r6
 80040fa:	f000 f868 	bl	80041ce <__malloc_unlock>
 80040fe:	e7e4      	b.n	80040ca <_malloc_r+0x1e>
 8004100:	680b      	ldr	r3, [r1, #0]
 8004102:	1b5b      	subs	r3, r3, r5
 8004104:	d418      	bmi.n	8004138 <_malloc_r+0x8c>
 8004106:	2b0b      	cmp	r3, #11
 8004108:	d90f      	bls.n	800412a <_malloc_r+0x7e>
 800410a:	600b      	str	r3, [r1, #0]
 800410c:	50cd      	str	r5, [r1, r3]
 800410e:	18cc      	adds	r4, r1, r3
 8004110:	4630      	mov	r0, r6
 8004112:	f000 f85c 	bl	80041ce <__malloc_unlock>
 8004116:	f104 000b 	add.w	r0, r4, #11
 800411a:	1d23      	adds	r3, r4, #4
 800411c:	f020 0007 	bic.w	r0, r0, #7
 8004120:	1ac3      	subs	r3, r0, r3
 8004122:	d0d3      	beq.n	80040cc <_malloc_r+0x20>
 8004124:	425a      	negs	r2, r3
 8004126:	50e2      	str	r2, [r4, r3]
 8004128:	e7d0      	b.n	80040cc <_malloc_r+0x20>
 800412a:	428c      	cmp	r4, r1
 800412c:	684b      	ldr	r3, [r1, #4]
 800412e:	bf16      	itet	ne
 8004130:	6063      	strne	r3, [r4, #4]
 8004132:	6013      	streq	r3, [r2, #0]
 8004134:	460c      	movne	r4, r1
 8004136:	e7eb      	b.n	8004110 <_malloc_r+0x64>
 8004138:	460c      	mov	r4, r1
 800413a:	6849      	ldr	r1, [r1, #4]
 800413c:	e7cc      	b.n	80040d8 <_malloc_r+0x2c>
 800413e:	1cc4      	adds	r4, r0, #3
 8004140:	f024 0403 	bic.w	r4, r4, #3
 8004144:	42a0      	cmp	r0, r4
 8004146:	d005      	beq.n	8004154 <_malloc_r+0xa8>
 8004148:	1a21      	subs	r1, r4, r0
 800414a:	4630      	mov	r0, r6
 800414c:	f000 f82e 	bl	80041ac <_sbrk_r>
 8004150:	3001      	adds	r0, #1
 8004152:	d0cf      	beq.n	80040f4 <_malloc_r+0x48>
 8004154:	6025      	str	r5, [r4, #0]
 8004156:	e7db      	b.n	8004110 <_malloc_r+0x64>
 8004158:	200000a4 	.word	0x200000a4
 800415c:	200000a8 	.word	0x200000a8

08004160 <_realloc_r>:
 8004160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004162:	4607      	mov	r7, r0
 8004164:	4614      	mov	r4, r2
 8004166:	460e      	mov	r6, r1
 8004168:	b921      	cbnz	r1, 8004174 <_realloc_r+0x14>
 800416a:	4611      	mov	r1, r2
 800416c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004170:	f7ff bf9c 	b.w	80040ac <_malloc_r>
 8004174:	b922      	cbnz	r2, 8004180 <_realloc_r+0x20>
 8004176:	f7ff ff4b 	bl	8004010 <_free_r>
 800417a:	4625      	mov	r5, r4
 800417c:	4628      	mov	r0, r5
 800417e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004180:	f000 f826 	bl	80041d0 <_malloc_usable_size_r>
 8004184:	42a0      	cmp	r0, r4
 8004186:	d20f      	bcs.n	80041a8 <_realloc_r+0x48>
 8004188:	4621      	mov	r1, r4
 800418a:	4638      	mov	r0, r7
 800418c:	f7ff ff8e 	bl	80040ac <_malloc_r>
 8004190:	4605      	mov	r5, r0
 8004192:	2800      	cmp	r0, #0
 8004194:	d0f2      	beq.n	800417c <_realloc_r+0x1c>
 8004196:	4631      	mov	r1, r6
 8004198:	4622      	mov	r2, r4
 800419a:	f7ff ff15 	bl	8003fc8 <memcpy>
 800419e:	4631      	mov	r1, r6
 80041a0:	4638      	mov	r0, r7
 80041a2:	f7ff ff35 	bl	8004010 <_free_r>
 80041a6:	e7e9      	b.n	800417c <_realloc_r+0x1c>
 80041a8:	4635      	mov	r5, r6
 80041aa:	e7e7      	b.n	800417c <_realloc_r+0x1c>

080041ac <_sbrk_r>:
 80041ac:	b538      	push	{r3, r4, r5, lr}
 80041ae:	4c06      	ldr	r4, [pc, #24]	; (80041c8 <_sbrk_r+0x1c>)
 80041b0:	2300      	movs	r3, #0
 80041b2:	4605      	mov	r5, r0
 80041b4:	4608      	mov	r0, r1
 80041b6:	6023      	str	r3, [r4, #0]
 80041b8:	f7ff fb26 	bl	8003808 <_sbrk>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d102      	bne.n	80041c6 <_sbrk_r+0x1a>
 80041c0:	6823      	ldr	r3, [r4, #0]
 80041c2:	b103      	cbz	r3, 80041c6 <_sbrk_r+0x1a>
 80041c4:	602b      	str	r3, [r5, #0]
 80041c6:	bd38      	pop	{r3, r4, r5, pc}
 80041c8:	20000508 	.word	0x20000508

080041cc <__malloc_lock>:
 80041cc:	4770      	bx	lr

080041ce <__malloc_unlock>:
 80041ce:	4770      	bx	lr

080041d0 <_malloc_usable_size_r>:
 80041d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041d4:	1f18      	subs	r0, r3, #4
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	bfbc      	itt	lt
 80041da:	580b      	ldrlt	r3, [r1, r0]
 80041dc:	18c0      	addlt	r0, r0, r3
 80041de:	4770      	bx	lr

080041e0 <_init>:
 80041e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041e2:	bf00      	nop
 80041e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041e6:	bc08      	pop	{r3}
 80041e8:	469e      	mov	lr, r3
 80041ea:	4770      	bx	lr

080041ec <_fini>:
 80041ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ee:	bf00      	nop
 80041f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041f2:	bc08      	pop	{r3}
 80041f4:	469e      	mov	lr, r3
 80041f6:	4770      	bx	lr
