*-- pdngen: spice deck generated for chip 'chiplet3' PDN
*-- die chiplet3:  W/H: 0.003/0.003


.subckt chiplet3
+nd_pad_port_0_1
+nd_pad_port_0_3
+nd_pad_port_0_5
+nd_pad_port_0_7
+nd_pad_port_0_9
+nd_pad_port_1_0
+nd_pad_port_1_2
+nd_pad_port_1_4
+nd_pad_port_1_6
+nd_pad_port_1_8
+nd_pad_port_2_1
+nd_pad_port_2_3
+nd_pad_port_2_5
+nd_pad_port_2_7
+nd_pad_port_2_9
+nd_pad_port_3_0
+nd_pad_port_3_2
+nd_pad_port_3_4
+nd_pad_port_3_6
+nd_pad_port_3_8
+nd_pad_port_4_1
+nd_pad_port_4_3
+nd_pad_port_4_5
+nd_pad_port_4_7
+nd_pad_port_4_9
+nd_pad_port_5_0
+nd_pad_port_5_2
+nd_pad_port_5_4
+nd_pad_port_5_6
+nd_pad_port_5_8
+nd_pad_port_6_1
+nd_pad_port_6_3
+nd_pad_port_6_5
+nd_pad_port_6_7
+nd_pad_port_6_9
+nd_pad_port_7_0
+nd_pad_port_7_2
+nd_pad_port_7_4
+nd_pad_port_7_6
+nd_pad_port_7_8
+nd_pad_port_8_1
+nd_pad_port_8_3
+nd_pad_port_8_5
+nd_pad_port_8_7
+nd_pad_port_8_9
+nd_pad_port_9_0
+nd_pad_port_9_2
+nd_pad_port_9_4
+nd_pad_port_9_6
+nd_pad_port_9_8
*-- p/g port #: 50/50

*-- layer 1: net: 0 [X] VDD net from layer 1-2
rd_1_2_0_0_0 nd_1_0_666_666 nd_1_0_2000_666 0.016324
rd_1_2_0_0_1 nd_1_0_2000_666 nd_1_0_3333_666 0.016324
rd_1_2_0_0_2 nd_1_0_3333_666 nd_1_0_4666_666 0.016324
rd_1_2_0_0_3 nd_1_0_4666_666 nd_1_0_6000_666 0.016324
rd_1_2_0_0_4 nd_1_0_6000_666 nd_1_0_7333_666 0.016324
rd_1_2_0_0_5 nd_1_0_7333_666 nd_1_0_8666_666 0.016324
rd_1_2_0_1_0 nd_1_0_666_2000 nd_1_0_2000_2000 0.016324
rd_1_2_0_1_1 nd_1_0_2000_2000 nd_1_0_3333_2000 0.016324
rd_1_2_0_1_2 nd_1_0_3333_2000 nd_1_0_4666_2000 0.016324
rd_1_2_0_1_3 nd_1_0_4666_2000 nd_1_0_6000_2000 0.016324
rd_1_2_0_1_4 nd_1_0_6000_2000 nd_1_0_7333_2000 0.016324
rd_1_2_0_1_5 nd_1_0_7333_2000 nd_1_0_8666_2000 0.016324
rd_1_2_0_2_0 nd_1_0_666_3333 nd_1_0_2000_3333 0.016324
rd_1_2_0_2_1 nd_1_0_2000_3333 nd_1_0_3333_3333 0.016324
rd_1_2_0_2_2 nd_1_0_3333_3333 nd_1_0_4666_3333 0.016324
rd_1_2_0_2_3 nd_1_0_4666_3333 nd_1_0_6000_3333 0.016324
rd_1_2_0_2_4 nd_1_0_6000_3333 nd_1_0_7333_3333 0.016324
rd_1_2_0_2_5 nd_1_0_7333_3333 nd_1_0_8666_3333 0.016324
rd_1_2_0_3_0 nd_1_0_666_4666 nd_1_0_2000_4666 0.016324
rd_1_2_0_3_1 nd_1_0_2000_4666 nd_1_0_3333_4666 0.016324
rd_1_2_0_3_2 nd_1_0_3333_4666 nd_1_0_4666_4666 0.016324
rd_1_2_0_3_3 nd_1_0_4666_4666 nd_1_0_6000_4666 0.016324
rd_1_2_0_3_4 nd_1_0_6000_4666 nd_1_0_7333_4666 0.016324
rd_1_2_0_3_5 nd_1_0_7333_4666 nd_1_0_8666_4666 0.016324
rd_1_2_0_4_0 nd_1_0_666_6000 nd_1_0_2000_6000 0.016324
rd_1_2_0_4_1 nd_1_0_2000_6000 nd_1_0_3333_6000 0.016324
rd_1_2_0_4_2 nd_1_0_3333_6000 nd_1_0_4666_6000 0.016324
rd_1_2_0_4_3 nd_1_0_4666_6000 nd_1_0_6000_6000 0.016324
rd_1_2_0_4_4 nd_1_0_6000_6000 nd_1_0_7333_6000 0.016324
rd_1_2_0_4_5 nd_1_0_7333_6000 nd_1_0_8666_6000 0.016324
rd_1_2_0_5_0 nd_1_0_666_7333 nd_1_0_2000_7333 0.016324
rd_1_2_0_5_1 nd_1_0_2000_7333 nd_1_0_3333_7333 0.016324
rd_1_2_0_5_2 nd_1_0_3333_7333 nd_1_0_4666_7333 0.016324
rd_1_2_0_5_3 nd_1_0_4666_7333 nd_1_0_6000_7333 0.016324
rd_1_2_0_5_4 nd_1_0_6000_7333 nd_1_0_7333_7333 0.016324
rd_1_2_0_5_5 nd_1_0_7333_7333 nd_1_0_8666_7333 0.016324
rd_1_2_0_6_0 nd_1_0_666_8666 nd_1_0_2000_8666 0.016324
rd_1_2_0_6_1 nd_1_0_2000_8666 nd_1_0_3333_8666 0.016324
rd_1_2_0_6_2 nd_1_0_3333_8666 nd_1_0_4666_8666 0.016324
rd_1_2_0_6_3 nd_1_0_4666_8666 nd_1_0_6000_8666 0.016324
rd_1_2_0_6_4 nd_1_0_6000_8666 nd_1_0_7333_8666 0.016324
rd_1_2_0_6_5 nd_1_0_7333_8666 nd_1_0_8666_8666 0.016324
*-- layer 1: net: 0 [X] VSS net from layer 1-2
*-- layer 2: net: 0 [Y] VDD net from layer 2-1
rd_2_1_0_0_0 nd_2_0_666_666 nd_2_0_666_2000 0.016324
rd_2_1_0_0_1 nd_2_0_666_2000 nd_2_0_666_3333 0.016324
rd_2_1_0_0_2 nd_2_0_666_3333 nd_2_0_666_4666 0.016324
rd_2_1_0_0_3 nd_2_0_666_4666 nd_2_0_666_6000 0.016324
rd_2_1_0_0_4 nd_2_0_666_6000 nd_2_0_666_7333 0.016324
rd_2_1_0_0_5 nd_2_0_666_7333 nd_2_0_666_8666 0.016324
rd_2_1_0_1_0 nd_2_0_2000_666 nd_2_0_2000_2000 0.016324
rd_2_1_0_1_1 nd_2_0_2000_2000 nd_2_0_2000_3333 0.016324
rd_2_1_0_1_2 nd_2_0_2000_3333 nd_2_0_2000_4666 0.016324
rd_2_1_0_1_3 nd_2_0_2000_4666 nd_2_0_2000_6000 0.016324
rd_2_1_0_1_4 nd_2_0_2000_6000 nd_2_0_2000_7333 0.016324
rd_2_1_0_1_5 nd_2_0_2000_7333 nd_2_0_2000_8666 0.016324
rd_2_1_0_2_0 nd_2_0_3333_666 nd_2_0_3333_2000 0.016324
rd_2_1_0_2_1 nd_2_0_3333_2000 nd_2_0_3333_3333 0.016324
rd_2_1_0_2_2 nd_2_0_3333_3333 nd_2_0_3333_4666 0.016324
rd_2_1_0_2_3 nd_2_0_3333_4666 nd_2_0_3333_6000 0.016324
rd_2_1_0_2_4 nd_2_0_3333_6000 nd_2_0_3333_7333 0.016324
rd_2_1_0_2_5 nd_2_0_3333_7333 nd_2_0_3333_8666 0.016324
rd_2_1_0_3_0 nd_2_0_4666_666 nd_2_0_4666_2000 0.016324
rd_2_1_0_3_1 nd_2_0_4666_2000 nd_2_0_4666_3333 0.016324
rd_2_1_0_3_2 nd_2_0_4666_3333 nd_2_0_4666_4666 0.016324
rd_2_1_0_3_3 nd_2_0_4666_4666 nd_2_0_4666_6000 0.016324
rd_2_1_0_3_4 nd_2_0_4666_6000 nd_2_0_4666_7333 0.016324
rd_2_1_0_3_5 nd_2_0_4666_7333 nd_2_0_4666_8666 0.016324
rd_2_1_0_4_0 nd_2_0_6000_666 nd_2_0_6000_2000 0.016324
rd_2_1_0_4_1 nd_2_0_6000_2000 nd_2_0_6000_3333 0.016324
rd_2_1_0_4_2 nd_2_0_6000_3333 nd_2_0_6000_4666 0.016324
rd_2_1_0_4_3 nd_2_0_6000_4666 nd_2_0_6000_6000 0.016324
rd_2_1_0_4_4 nd_2_0_6000_6000 nd_2_0_6000_7333 0.016324
rd_2_1_0_4_5 nd_2_0_6000_7333 nd_2_0_6000_8666 0.016324
rd_2_1_0_5_0 nd_2_0_7333_666 nd_2_0_7333_2000 0.016324
rd_2_1_0_5_1 nd_2_0_7333_2000 nd_2_0_7333_3333 0.016324
rd_2_1_0_5_2 nd_2_0_7333_3333 nd_2_0_7333_4666 0.016324
rd_2_1_0_5_3 nd_2_0_7333_4666 nd_2_0_7333_6000 0.016324
rd_2_1_0_5_4 nd_2_0_7333_6000 nd_2_0_7333_7333 0.016324
rd_2_1_0_5_5 nd_2_0_7333_7333 nd_2_0_7333_8666 0.016324
rd_2_1_0_6_0 nd_2_0_8666_666 nd_2_0_8666_2000 0.016324
rd_2_1_0_6_1 nd_2_0_8666_2000 nd_2_0_8666_3333 0.016324
rd_2_1_0_6_2 nd_2_0_8666_3333 nd_2_0_8666_4666 0.016324
rd_2_1_0_6_3 nd_2_0_8666_4666 nd_2_0_8666_6000 0.016324
rd_2_1_0_6_4 nd_2_0_8666_6000 nd_2_0_8666_7333 0.016324
rd_2_1_0_6_5 nd_2_0_8666_7333 nd_2_0_8666_8666 0.016324
*-- layer 2: net: 0 [Y] VSS net from layer 2-1
*-- via layer 1-2: net: 0 VDD net
rvd_1_0_0_0 nd_1_0_666_666 nd_2_0_666_666 0.005
rvd_1_0_0_1 nd_1_0_2000_666 nd_2_0_2000_666 0.005
rvd_1_0_0_2 nd_1_0_3333_666 nd_2_0_3333_666 0.005
rvd_1_0_0_3 nd_1_0_4666_666 nd_2_0_4666_666 0.005
rvd_1_0_0_4 nd_1_0_6000_666 nd_2_0_6000_666 0.005
rvd_1_0_0_5 nd_1_0_7333_666 nd_2_0_7333_666 0.005
rvd_1_0_0_6 nd_1_0_8666_666 nd_2_0_8666_666 0.005
rvd_1_0_1_0 nd_1_0_666_2000 nd_2_0_666_2000 0.005
rvd_1_0_1_1 nd_1_0_2000_2000 nd_2_0_2000_2000 0.005
rvd_1_0_1_2 nd_1_0_3333_2000 nd_2_0_3333_2000 0.005
rvd_1_0_1_3 nd_1_0_4666_2000 nd_2_0_4666_2000 0.005
rvd_1_0_1_4 nd_1_0_6000_2000 nd_2_0_6000_2000 0.005
rvd_1_0_1_5 nd_1_0_7333_2000 nd_2_0_7333_2000 0.005
rvd_1_0_1_6 nd_1_0_8666_2000 nd_2_0_8666_2000 0.005
rvd_1_0_2_0 nd_1_0_666_3333 nd_2_0_666_3333 0.005
rvd_1_0_2_1 nd_1_0_2000_3333 nd_2_0_2000_3333 0.005
rvd_1_0_2_2 nd_1_0_3333_3333 nd_2_0_3333_3333 0.005
rvd_1_0_2_3 nd_1_0_4666_3333 nd_2_0_4666_3333 0.005
rvd_1_0_2_4 nd_1_0_6000_3333 nd_2_0_6000_3333 0.005
rvd_1_0_2_5 nd_1_0_7333_3333 nd_2_0_7333_3333 0.005
rvd_1_0_2_6 nd_1_0_8666_3333 nd_2_0_8666_3333 0.005
rvd_1_0_3_0 nd_1_0_666_4666 nd_2_0_666_4666 0.005
rvd_1_0_3_1 nd_1_0_2000_4666 nd_2_0_2000_4666 0.005
rvd_1_0_3_2 nd_1_0_3333_4666 nd_2_0_3333_4666 0.005
rvd_1_0_3_3 nd_1_0_4666_4666 nd_2_0_4666_4666 0.005
rvd_1_0_3_4 nd_1_0_6000_4666 nd_2_0_6000_4666 0.005
rvd_1_0_3_5 nd_1_0_7333_4666 nd_2_0_7333_4666 0.005
rvd_1_0_3_6 nd_1_0_8666_4666 nd_2_0_8666_4666 0.005
rvd_1_0_4_0 nd_1_0_666_6000 nd_2_0_666_6000 0.005
rvd_1_0_4_1 nd_1_0_2000_6000 nd_2_0_2000_6000 0.005
rvd_1_0_4_2 nd_1_0_3333_6000 nd_2_0_3333_6000 0.005
rvd_1_0_4_3 nd_1_0_4666_6000 nd_2_0_4666_6000 0.005
rvd_1_0_4_4 nd_1_0_6000_6000 nd_2_0_6000_6000 0.005
rvd_1_0_4_5 nd_1_0_7333_6000 nd_2_0_7333_6000 0.005
rvd_1_0_4_6 nd_1_0_8666_6000 nd_2_0_8666_6000 0.005
rvd_1_0_5_0 nd_1_0_666_7333 nd_2_0_666_7333 0.005
rvd_1_0_5_1 nd_1_0_2000_7333 nd_2_0_2000_7333 0.005
rvd_1_0_5_2 nd_1_0_3333_7333 nd_2_0_3333_7333 0.005
rvd_1_0_5_3 nd_1_0_4666_7333 nd_2_0_4666_7333 0.005
rvd_1_0_5_4 nd_1_0_6000_7333 nd_2_0_6000_7333 0.005
rvd_1_0_5_5 nd_1_0_7333_7333 nd_2_0_7333_7333 0.005
rvd_1_0_5_6 nd_1_0_8666_7333 nd_2_0_8666_7333 0.005
rvd_1_0_6_0 nd_1_0_666_8666 nd_2_0_666_8666 0.005
rvd_1_0_6_1 nd_1_0_2000_8666 nd_2_0_2000_8666 0.005
rvd_1_0_6_2 nd_1_0_3333_8666 nd_2_0_3333_8666 0.005
rvd_1_0_6_3 nd_1_0_4666_8666 nd_2_0_4666_8666 0.005
rvd_1_0_6_4 nd_1_0_6000_8666 nd_2_0_6000_8666 0.005
rvd_1_0_6_5 nd_1_0_7333_8666 nd_2_0_7333_8666 0.005
rvd_1_0_6_6 nd_1_0_8666_8666 nd_2_0_8666_8666 0.005
*-- via layer 1-2: net: 0 VSS net
id_0_0_0_0 nd_1_0_666_666 0 pwl(0 0.0 3.206e-01ns 0.0  3.706e-01ns 1.5e-02  6.220e-01ns 1.5e-02  6.720e-01ns 0.0)
rdesr_0_0_0_0 nd_1_0_666_666 nd_1_0_666_666_ci 19.7395
cd_0_0_0_0 nd_1_0_666_666_ci 0 1.65191e-12
id_0_0_0_1 nd_1_0_2000_666 0 pwl(0 0.0 1.506e-01ns 0.0  2.006e-01ns 2.7e-02  3.824e-01ns 2.7e-02  4.324e-01ns 0.0)
rdesr_0_0_0_1 nd_1_0_2000_666 nd_1_0_2000_666_ci 14.1433
cd_0_0_0_1 nd_1_0_2000_666_ci 0 3.55656e-12
id_0_0_0_2 nd_1_0_3333_666 0 pwl(0 0.0 4.900e-01ns 0.0  5.400e-01ns 8.2e-02  5.894e-01ns 8.2e-02  6.394e-01ns 0.0)
rdesr_0_0_0_2 nd_1_0_3333_666 nd_1_0_3333_666_ci 11.0058
cd_0_0_0_2 nd_1_0_3333_666_ci 0 1.40547e-11
id_0_0_0_3 nd_1_0_4666_666 0 pwl(0 0.0 5.624e-02ns 0.0  1.062e-01ns 8.3e-02  2.197e-01ns 8.3e-02  2.697e-01ns 0.0)
rdesr_0_0_0_3 nd_1_0_4666_666 nd_1_0_4666_666_ci 6.67409
cd_0_0_0_3 nd_1_0_4666_666_ci 0 4.44114e-12
id_0_0_0_4 nd_1_0_6000_666 0 pwl(0 0.0 8.437e-01ns 0.0  8.937e-01ns 1.8e-01  9.304e-01ns 1.8e-01  9.804e-01ns 0.0)
rdesr_0_0_0_4 nd_1_0_6000_666 nd_1_0_6000_666_ci 5.85267
cd_0_0_0_4 nd_1_0_6000_666_ci 0 1.04729e-11
id_0_0_0_5 nd_1_0_7333_666 0 pwl(0 0.0 8.669e-02ns 0.0  1.367e-01ns 2.9e-02  6.829e-01ns 2.9e-02  7.329e-01ns 0.0)
rdesr_0_0_0_5 nd_1_0_7333_666 nd_1_0_7333_666_ci 5.26991
cd_0_0_0_5 nd_1_0_7333_666_ci 0 1.21996e-11
id_0_0_0_6 nd_1_0_8666_666 0 pwl(0 0.0 5.539e-01ns 0.0  6.039e-01ns 5.9e-02  6.694e-01ns 5.9e-02  7.194e-01ns 0.0)
rdesr_0_0_0_6 nd_1_0_8666_666 nd_1_0_8666_666_ci 13.2113
cd_0_0_0_6 nd_1_0_8666_666_ci 0 1.27001e-11
id_0_0_0_7 nd_1_0_666_2000 0 pwl(0 0.0 1.193e-01ns 0.0  1.693e-01ns 4.0e-02  3.322e-01ns 4.0e-02  3.822e-01ns 0.0)
rdesr_0_0_0_7 nd_1_0_666_2000 nd_1_0_666_2000_ci 10.5124
cd_0_0_0_7 nd_1_0_666_2000_ci 0 4.04569e-12
id_0_0_0_8 nd_1_0_2000_2000 0 pwl(0 0.0 9.029e-03ns 0.0  5.903e-02ns 2.0e-02  7.058e-01ns 2.0e-02  7.558e-01ns 0.0)
rdesr_0_0_0_8 nd_1_0_2000_2000 nd_1_0_2000_2000_ci 6.5424
cd_0_0_0_8 nd_1_0_2000_2000_ci 0 2.23249e-11
id_0_0_0_9 nd_1_0_3333_2000 0 pwl(0 0.0 4.706e-01ns 0.0  5.206e-01ns 3.7e-02  5.642e-01ns 3.7e-02  6.142e-01ns 0.0)
rdesr_0_0_0_9 nd_1_0_3333_2000 nd_1_0_3333_2000_ci 25.7509
cd_0_0_0_9 nd_1_0_3333_2000_ci 0 5.8348e-12
id_0_0_0_10 nd_1_0_4666_2000 0 pwl(0 0.0 4.846e-01ns 0.0  5.346e-01ns 5.8e-02  7.905e-01ns 5.8e-02  8.405e-01ns 0.0)
rdesr_0_0_0_10 nd_1_0_4666_2000 nd_1_0_4666_2000_ci 5.09944
cd_0_0_0_10 nd_1_0_4666_2000_ci 0 3.0006e-11
id_0_0_0_11 nd_1_0_6000_2000 0 pwl(0 0.0 5.481e-02ns 0.0  1.048e-01ns 3.3e-02  6.437e-01ns 3.3e-02  6.937e-01ns 0.0)
rdesr_0_0_0_11 nd_1_0_6000_2000 nd_1_0_6000_2000_ci 4.6519
cd_0_0_0_11 nd_1_0_6000_2000_ci 0 1.82291e-11
id_0_0_0_12 nd_1_0_7333_2000 0 pwl(0 0.0 6.467e-01ns 0.0  6.967e-01ns 3.6e-02  8.993e-01ns 3.6e-02  9.493e-01ns 0.0)
rdesr_0_0_0_12 nd_1_0_7333_2000 nd_1_0_7333_2000_ci 9.8962
cd_0_0_0_12 nd_1_0_7333_2000_ci 0 1.91452e-11
id_0_0_0_13 nd_1_0_8666_2000 0 pwl(0 0.0 6.609e-01ns 0.0  7.109e-01ns 1.1e-01  7.859e-01ns 1.1e-01  8.359e-01ns 0.0)
rdesr_0_0_0_13 nd_1_0_8666_2000 nd_1_0_8666_2000_ci 6.28193
cd_0_0_0_13 nd_1_0_8666_2000_ci 0 1.46461e-11
id_0_0_0_14 nd_1_0_666_3333 0 pwl(0 0.0 6.770e-01ns 0.0  7.270e-01ns 1.5e-02  9.428e-01ns 1.5e-02  9.928e-01ns 0.0)
rdesr_0_0_0_14 nd_1_0_666_3333 nd_1_0_666_3333_ci 22.5019
cd_0_0_0_14 nd_1_0_666_3333_ci 0 8.71624e-12
id_0_0_0_15 nd_1_0_2000_3333 0 pwl(0 0.0 6.943e-01ns 0.0  7.443e-01ns 1.2e-01  8.443e-01ns 1.2e-01  8.943e-01ns 0.0)
rdesr_0_0_0_15 nd_1_0_2000_3333 nd_1_0_2000_3333_ci 5.00967
cd_0_0_0_15 nd_1_0_2000_3333_ci 0 2.56298e-11
id_0_0_0_16 nd_1_0_3333_3333 0 pwl(0 0.0 3.873e-01ns 0.0  4.373e-01ns 6.4e-02  6.975e-01ns 6.4e-02  7.475e-01ns 0.0)
rdesr_0_0_0_16 nd_1_0_3333_3333 nd_1_0_3333_3333_ci 4.53973
cd_0_0_0_16 nd_1_0_3333_3333_ci 0 6.7806e-12
id_0_0_0_17 nd_1_0_4666_3333 0 pwl(0 0.0 5.271e-01ns 0.0  5.771e-01ns 8.6e-02  6.367e-01ns 8.6e-02  6.867e-01ns 0.0)
rdesr_0_0_0_17 nd_1_0_4666_3333 nd_1_0_4666_3333_ci 9.58027
cd_0_0_0_17 nd_1_0_4666_3333_ci 0 1.70014e-11
id_0_0_0_18 nd_1_0_6000_3333 0 pwl(0 0.0 9.555e-02ns 0.0  1.456e-01ns 7.6e-02  2.888e-01ns 7.6e-02  3.388e-01ns 0.0)
rdesr_0_0_0_18 nd_1_0_6000_3333 nd_1_0_6000_3333_ci 6.16123
cd_0_0_0_18 nd_1_0_6000_3333_ci 0 1.57733e-11
id_0_0_0_19 nd_1_0_7333_3333 0 pwl(0 0.0 7.040e-01ns 0.0  7.540e-01ns 1.4e-01  8.235e-01ns 1.4e-01  8.735e-01ns 0.0)
rdesr_0_0_0_19 nd_1_0_7333_3333 nd_1_0_7333_3333_ci 5.40091
cd_0_0_0_19 nd_1_0_7333_3333_ci 0 3.54605e-13
id_0_0_0_20 nd_1_0_8666_3333 0 pwl(0 0.0 7.231e-01ns 0.0  7.731e-01ns 5.4e-02  8.390e-01ns 5.4e-02  8.890e-01ns 0.0)
rdesr_0_0_0_20 nd_1_0_8666_3333 nd_1_0_8666_3333_ci 14.3742
cd_0_0_0_20 nd_1_0_8666_3333_ci 0 7.33149e-12
id_0_0_0_21 nd_1_0_666_4666 0 pwl(0 0.0 6.084e-01ns 0.0  6.584e-01ns 2.6e-02  9.201e-01ns 2.6e-02  9.701e-01ns 0.0)
rdesr_0_0_0_21 nd_1_0_666_4666 nd_1_0_666_4666_ci 11.1474
cd_0_0_0_21 nd_1_0_666_4666_ci 0 7.23057e-12
id_0_0_0_22 nd_1_0_2000_4666 0 pwl(0 0.0 3.007e-01ns 0.0  3.507e-01ns 3.7e-02  8.954e-01ns 3.7e-02  9.454e-01ns 0.0)
rdesr_0_0_0_22 nd_1_0_2000_4666 nd_1_0_2000_4666_ci 4.08475
cd_0_0_0_22 nd_1_0_2000_4666_ci 0 2.73582e-11
id_0_0_0_23 nd_1_0_3333_4666 0 pwl(0 0.0 7.646e-01ns 0.0  8.146e-01ns 2.8e-02  8.723e-01ns 2.8e-02  9.223e-01ns 0.0)
rdesr_0_0_0_23 nd_1_0_3333_4666 nd_1_0_3333_4666_ci 30.0498
cd_0_0_0_23 nd_1_0_3333_4666_ci 0 3.8085e-12
id_0_0_0_24 nd_1_0_4666_4666 0 pwl(0 0.0 3.291e-01ns 0.0  3.791e-01ns 1.6e-02  6.329e-01ns 1.6e-02  6.829e-01ns 0.0)
rdesr_0_0_0_24 nd_1_0_4666_4666 nd_1_0_4666_4666_ci 18.6699
cd_0_0_0_24 nd_1_0_4666_4666_ci 0 1.04128e-12
id_0_0_0_25 nd_1_0_6000_4666 0 pwl(0 0.0 3.490e-01ns 0.0  3.990e-01ns 6.2e-02  6.528e-01ns 6.2e-02  7.028e-01ns 0.0)
rdesr_0_0_0_25 nd_1_0_6000_4666 nd_1_0_6000_4666_ci 4.80261
cd_0_0_0_25 nd_1_0_6000_4666_ci 0 1.04316e-11
id_0_0_0_26 nd_1_0_7333_4666 0 pwl(0 0.0 4.092e-02ns 0.0  9.092e-02ns 3.5e-02  6.257e-01ns 3.5e-02  6.757e-01ns 0.0)
rdesr_0_0_0_26 nd_1_0_7333_4666 nd_1_0_7333_4666_ci 4.34317
cd_0_0_0_26 nd_1_0_7333_4666_ci 0 3.55609e-11
id_0_0_0_27 nd_1_0_8666_4666 0 pwl(0 0.0 5.112e-02ns 0.0  1.011e-01ns 1.7e-02  6.426e-01ns 1.7e-02  6.926e-01ns 0.0)
rdesr_0_0_0_27 nd_1_0_8666_4666 nd_1_0_8666_4666_ci 8.75891
cd_0_0_0_27 nd_1_0_8666_4666_ci 0 1.78934e-11
id_0_0_0_28 nd_1_0_666_6000 0 pwl(0 0.0 5.242e-01ns 0.0  5.742e-01ns 4.4e-02  8.740e-01ns 4.4e-02  9.240e-01ns 0.0)
rdesr_0_0_0_28 nd_1_0_666_6000 nd_1_0_666_6000_ci 5.82053
cd_0_0_0_28 nd_1_0_666_6000_ci 0 3.2539e-11
id_0_0_0_29 nd_1_0_2000_6000 0 pwl(0 0.0 2.146e-01ns 0.0  2.646e-01ns 8.6e-03  8.223e-01ns 8.6e-03  8.723e-01ns 0.0)
rdesr_0_0_0_29 nd_1_0_2000_6000 nd_1_0_2000_6000_ci 17.3048
cd_0_0_0_29 nd_1_0_2000_6000_ci 0 1.11155e-11
id_0_0_0_30 nd_1_0_3333_6000 0 pwl(0 0.0 6.801e-01ns 0.0  7.301e-01ns 3.0e-02  9.131e-01ns 3.0e-02  9.631e-01ns 0.0)
rdesr_0_0_0_30 nd_1_0_3333_6000 nd_1_0_3333_6000_ci 12.8114
cd_0_0_0_30 nd_1_0_3333_6000_ci 0 7.50324e-12
id_0_0_0_31 nd_1_0_4666_6000 0 pwl(0 0.0 3.726e-01ns 0.0  4.226e-01ns 2.8e-02  6.814e-01ns 2.8e-02  7.314e-01ns 0.0)
rdesr_0_0_0_31 nd_1_0_4666_6000 nd_1_0_4666_6000_ci 10.2385
cd_0_0_0_31 nd_1_0_4666_6000_ci 0 2.79092e-12
id_0_0_0_32 nd_1_0_6000_6000 0 pwl(0 0.0 8.364e-01ns 0.0  8.864e-01ns 1.3e-01  9.187e-01ns 1.3e-01  9.687e-01ns 0.0)
rdesr_0_0_0_32 nd_1_0_6000_6000 nd_1_0_6000_6000_ci 8.28015
cd_0_0_0_32 nd_1_0_6000_6000_ci 0 1.92669e-11
id_0_0_0_33 nd_1_0_7333_6000 0 pwl(0 0.0 7.935e-02ns 0.0  1.294e-01ns 2.1e-02  2.603e-01ns 2.1e-02  3.103e-01ns 0.0)
rdesr_0_0_0_33 nd_1_0_7333_6000 nd_1_0_7333_6000_ci 23.3552
cd_0_0_0_33 nd_1_0_7333_6000_ci 0 6.96181e-12
id_0_0_0_34 nd_1_0_8666_6000 0 pwl(0 0.0 5.510e-01ns 0.0  6.010e-01ns 1.6e-01  6.650e-01ns 1.6e-01  7.150e-01ns 0.0)
rdesr_0_0_0_34 nd_1_0_8666_6000 nd_1_0_8666_6000_ci 5.06935
cd_0_0_0_34 nd_1_0_8666_6000_ci 0 3.30004e-11
id_0_0_0_35 nd_1_0_666_7333 0 pwl(0 0.0 5.630e-01ns 0.0  6.130e-01ns 6.9e-02  8.500e-01ns 6.9e-02  9.000e-01ns 0.0)
rdesr_0_0_0_35 nd_1_0_666_7333 nd_1_0_666_7333_ci 4.56909
cd_0_0_0_35 nd_1_0_666_7333_ci 0 3.71364e-11
id_0_0_0_36 nd_1_0_2000_7333 0 pwl(0 0.0 1.294e-01ns 0.0  1.794e-01ns 6.6e-02  4.558e-01ns 6.6e-02  5.058e-01ns 0.0)
rdesr_0_0_0_36 nd_1_0_2000_7333 nd_1_0_2000_7333_ci 4.20506
cd_0_0_0_36 nd_1_0_2000_7333_ci 0 2.41786e-11
id_0_0_0_37 nd_1_0_3333_7333 0 pwl(0 0.0 2.552e-02ns 0.0  7.552e-02ns 1.7e-01  1.621e-01ns 1.7e-01  2.121e-01ns 0.0)
rdesr_0_0_0_37 nd_1_0_3333_7333 nd_1_0_3333_7333_ci 3.86804
cd_0_0_0_37 nd_1_0_3333_7333_ci 0 5.70918e-12
id_0_0_0_38 nd_1_0_4666_7333 0 pwl(0 0.0 8.101e-01ns 0.0  8.601e-01ns 1.8e-01  9.032e-01ns 1.8e-01  9.532e-01ns 0.0)
rdesr_0_0_0_38 nd_1_0_4666_7333 nd_1_0_4666_7333_ci 5.48224
cd_0_0_0_38 nd_1_0_4666_7333_ci 0 4.78589e-12
id_0_0_0_39 nd_1_0_6000_7333 0 pwl(0 0.0 8.262e-01ns 0.0  8.762e-01ns 2.1e-01  9.127e-01ns 2.1e-01  9.627e-01ns 0.0)
rdesr_0_0_0_39 nd_1_0_6000_7333 nd_1_0_6000_7333_ci 4.92998
cd_0_0_0_39 nd_1_0_6000_7333_ci 0 2.60537e-11
id_0_0_0_40 nd_1_0_7333_7333 0 pwl(0 0.0 8.383e-01ns 0.0  8.883e-01ns 2.5e-01  9.198e-01ns 2.5e-01  9.698e-01ns 0.0)
rdesr_0_0_0_40 nd_1_0_7333_7333 nd_1_0_7333_7333_ci 4.48729
cd_0_0_0_40 nd_1_0_7333_7333_ci 0 3.59229e-11
id_0_0_0_41 nd_1_0_8666_7333 0 pwl(0 0.0 8.635e-02ns 0.0  1.364e-01ns 1.6e-02  6.830e-01ns 1.6e-02  7.330e-01ns 0.0)
rdesr_0_0_0_41 nd_1_0_8666_7333 nd_1_0_8666_7333_ci 9.33607
cd_0_0_0_41 nd_1_0_8666_7333_ci 0 6.92823e-12
id_0_0_0_42 nd_1_0_666_8666 0 pwl(0 0.0 5.532e-01ns 0.0  6.032e-01ns 2.1e-01  6.688e-01ns 2.1e-01  7.188e-01ns 0.0)
rdesr_0_0_0_42 nd_1_0_666_8666 nd_1_0_666_8666_ci 3.7828
cd_0_0_0_42 nd_1_0_666_8666_ci 0 4.42641e-11
id_0_0_0_43 nd_1_0_2000_8666 0 pwl(0 0.0 1.164e-01ns 0.0  1.664e-01ns 2.2e-02  7.217e-01ns 2.2e-02  7.717e-01ns 0.0)
rdesr_0_0_0_43 nd_1_0_2000_8666 nd_1_0_2000_8666_ci 6.70205
cd_0_0_0_43 nd_1_0_2000_8666_ci 0 1.06388e-11
id_0_0_0_44 nd_1_0_3333_8666 0 pwl(0 0.0 1.326e-01ns 0.0  1.826e-01ns 9.0e-03  8.497e-01ns 9.0e-03  8.997e-01ns 0.0)
rdesr_0_0_0_44 nd_1_0_3333_8666 nd_1_0_3333_8666_ci 13.8837
cd_0_0_0_44 nd_1_0_3333_8666_ci 0 1.25041e-11
id_0_0_0_45 nd_1_0_4666_8666 0 pwl(0 0.0 5.988e-01ns 0.0  6.488e-01ns 6.5e-02  9.144e-01ns 6.5e-02  9.644e-01ns 0.0)
rdesr_0_0_0_45 nd_1_0_4666_8666 nd_1_0_4666_8666_ci 4.39417
cd_0_0_0_45 nd_1_0_4666_8666_ci 0 1.29495e-12
id_0_0_0_46 nd_1_0_6000_8666 0 pwl(0 0.0 7.413e-01ns 0.0  7.913e-01ns 2.0e-01  8.542e-01ns 2.0e-01  9.042e-01ns 0.0)
rdesr_0_0_0_46 nd_1_0_6000_8666 nd_1_0_6000_8666_ci 4.05041
cd_0_0_0_46 nd_1_0_6000_8666_ci 0 2.4694e-12
id_0_0_0_47 nd_1_0_7333_8666 0 pwl(0 0.0 4.318e-01ns 0.0  4.818e-01ns 7.8e-02  7.423e-01ns 7.8e-02  7.923e-01ns 0.0)
rdesr_0_0_0_47 nd_1_0_7333_8666 nd_1_0_7333_8666_ci 3.72506
cd_0_0_0_47 nd_1_0_7333_8666_ci 0 3.80888e-11
id_0_0_0_48 nd_1_0_8666_8666 0 pwl(0 0.0 8.964e-01ns 0.0  9.464e-01ns 3.3e-02  9.485e-01ns 3.3e-02  9.985e-01ns 0.0)
rdesr_0_0_0_48 nd_1_0_8666_8666 nd_1_0_8666_8666_ci 52.1115
cd_0_0_0_48 nd_1_0_8666_8666_ci 0 8.75482e-13

*-- intentional decap

id_add_0 nd_1_0_666_8666 0 pwl(0 0 0.1ns 0.053 0.2ns -0.034 0.3ns 0.033 0.4ns -0.052 0.5ns -0.091 0.6ns 0.066 0.7ns 0.032 0.8ns 0.062 0.9ns -0.001 1.0ns -0.068)
id_add_1 nd_1_0_2000_8666 0 pwl(0 0 0.1ns 0.091 0.2ns -0.069 0.3ns 0.048 0.4ns -0.050 0.5ns -0.053 0.6ns 0.067 0.7ns -0.021 0.8ns 0.025 0.9ns -0.048 1.0ns 0.010)
id_add_2 nd_1_0_3333_8666 0 pwl(0 0 0.1ns 0.033 0.2ns -0.054 0.3ns 0.091 0.4ns -0.056 0.5ns -0.084 0.6ns 0.049 0.7ns -0.022 0.8ns 0.029 0.9ns -0.011 1.0ns 0.023)
id_add_3 nd_1_0_4666_8666 0 pwl(0 0 0.1ns 0.072 0.2ns -0.050 0.3ns 0.041 0.4ns -0.082 0.5ns -0.091 0.6ns 0.051 0.7ns 0.036 0.8ns 0.063 0.9ns 0.003 1.0ns -0.042)
id_add_4 nd_1_0_6000_8666 0 pwl(0 0 0.1ns 0.028 0.2ns -0.008 0.3ns 0.074 0.4ns -0.031 0.5ns -0.091 0.6ns 0.050 0.7ns 0.036 0.8ns 0.034 0.9ns -0.026 1.0ns -0.065)
id_add_5 nd_1_0_7333_8666 0 pwl(0 0 0.1ns 0.074 0.2ns -0.057 0.3ns 0.045 0.4ns -0.091 0.5ns -0.083 0.6ns 0.075 0.7ns -0.002 0.8ns 0.050 0.9ns -0.026 1.0ns 0.016)
id_add_6 nd_1_0_8666_8666 0 pwl(0 0 0.1ns 0.077 0.2ns -0.023 0.3ns 0.005 0.4ns -0.057 0.5ns -0.091 0.6ns 0.058 0.7ns 0.038 0.8ns 0.004 0.9ns -0.008 1.0ns -0.003)
id_add_7 nd_1_0_8666_666 0 pwl(0 0 0.1ns 0.015 0.2ns -0.034 0.3ns 0.040 0.4ns -0.058 0.5ns -0.091 0.6ns 0.065 0.7ns 0.030 0.8ns 0.029 0.9ns -0.014 1.0ns 0.018)
id_add_8 nd_1_0_8666_2000 0 pwl(0 0 0.1ns 0.024 0.2ns -0.091 0.3ns 0.068 0.4ns -0.070 0.5ns -0.076 0.6ns 0.073 0.7ns 0.049 0.8ns 0.026 0.9ns -0.025 1.0ns 0.020)
id_add_9 nd_1_0_8666_3333 0 pwl(0 0 0.1ns 0.055 0.2ns -0.004 0.3ns 0.042 0.4ns -0.046 0.5ns -0.091 0.6ns 0.052 0.7ns 0.024 0.8ns 0.009 0.9ns -0.029 1.0ns -0.013)
id_add_10 nd_1_0_8666_4666 0 pwl(0 0 0.1ns 0.013 0.2ns -0.091 0.3ns 0.038 0.4ns -0.029 0.5ns -0.060 0.6ns 0.040 0.7ns 0.060 0.8ns 0.052 0.9ns -0.046 1.0ns 0.023)
id_add_11 nd_1_0_8666_6000 0 pwl(0 0 0.1ns 0.080 0.2ns -0.068 0.3ns 0.031 0.4ns -0.028 0.5ns -0.091 0.6ns 0.061 0.7ns 0.011 0.8ns 0.021 0.9ns -0.048 1.0ns 0.030)
id_add_12 nd_1_0_8666_7333 0 pwl(0 0 0.1ns 0.049 0.2ns -0.004 0.3ns 0.056 0.4ns -0.063 0.5ns -0.091 0.6ns 0.038 0.7ns -0.019 0.8ns 0.059 0.9ns 0.012 1.0ns -0.037)

cd_add_cap10 nd_1_0_2000_2000 nd1 'dcap_int_val127'
cd_add_cap11 nd_1_0_4666_2000 nd2 'dcap_int_val128' 
cd_add_cap12 nd_1_0_7333_2000 nd3 'dcap_int_val129' 
cd_add_cap23 nd_1_0_2000_4666 nd4 'dcap_int_val130' 
cd_add_cap25 nd_1_0_4666_4666 nd5 'dcap_int_val131' 
cd_add_cap27 nd_1_0_7333_4666 nd6 'dcap_int_val132' 
cd_add_cap37 nd_1_0_2000_7333 nd7 'dcap_int_val133' 
cd_add_cap39 nd_1_0_4666_7333 nd8 'dcap_int_val134' 
cd_add_cap41 nd_1_0_7333_7333 nd9 'dcap_int_val135' 

rd_add1 nd1 0 'esr19'
rd_add2 nd2 0 'esr20'
rd_add3 nd3 0 'esr21'
rd_add4 nd4 0 'esr22'
rd_add5 nd5 0 'esr23'
rd_add6 nd6 0 'esr24'
rd_add7 nd7 0 'esr25'
rd_add8 nd8 0 'esr26'
rd_add9 nd9 0 'esr27'

.include 'moscap_esr.txt'
.include 'int_param_dcap.txt'

*-- p/g pad array
xd_pad_0_1 nd_pad_port_0_1 nd_pad_0_1 ubump_subckt
xd_pad_0_3 nd_pad_port_0_3 nd_pad_0_3 ubump_subckt
xd_pad_0_5 nd_pad_port_0_5 nd_pad_0_5 ubump_subckt
xd_pad_0_7 nd_pad_port_0_7 nd_pad_0_7 ubump_subckt
xd_pad_0_9 nd_pad_port_0_9 nd_pad_0_9 ubump_subckt
xd_pad_1_0 nd_pad_port_1_0 nd_pad_1_0 ubump_subckt
xd_pad_1_2 nd_pad_port_1_2 nd_pad_1_2 ubump_subckt
xd_pad_1_4 nd_pad_port_1_4 nd_pad_1_4 ubump_subckt
xd_pad_1_6 nd_pad_port_1_6 nd_pad_1_6 ubump_subckt
xd_pad_1_8 nd_pad_port_1_8 nd_pad_1_8 ubump_subckt
xd_pad_2_1 nd_pad_port_2_1 nd_pad_2_1 ubump_subckt
xd_pad_2_3 nd_pad_port_2_3 nd_pad_2_3 ubump_subckt
xd_pad_2_5 nd_pad_port_2_5 nd_pad_2_5 ubump_subckt
xd_pad_2_7 nd_pad_port_2_7 nd_pad_2_7 ubump_subckt
xd_pad_2_9 nd_pad_port_2_9 nd_pad_2_9 ubump_subckt
xd_pad_3_0 nd_pad_port_3_0 nd_pad_3_0 ubump_subckt
xd_pad_3_2 nd_pad_port_3_2 nd_pad_3_2 ubump_subckt
xd_pad_3_4 nd_pad_port_3_4 nd_pad_3_4 ubump_subckt
xd_pad_3_6 nd_pad_port_3_6 nd_pad_3_6 ubump_subckt
xd_pad_3_8 nd_pad_port_3_8 nd_pad_3_8 ubump_subckt
xd_pad_4_1 nd_pad_port_4_1 nd_pad_4_1 ubump_subckt
xd_pad_4_3 nd_pad_port_4_3 nd_pad_4_3 ubump_subckt
xd_pad_4_5 nd_pad_port_4_5 nd_pad_4_5 ubump_subckt
xd_pad_4_7 nd_pad_port_4_7 nd_pad_4_7 ubump_subckt
xd_pad_4_9 nd_pad_port_4_9 nd_pad_4_9 ubump_subckt
xd_pad_5_0 nd_pad_port_5_0 nd_pad_5_0 ubump_subckt
xd_pad_5_2 nd_pad_port_5_2 nd_pad_5_2 ubump_subckt
xd_pad_5_4 nd_pad_port_5_4 nd_pad_5_4 ubump_subckt
xd_pad_5_6 nd_pad_port_5_6 nd_pad_5_6 ubump_subckt
xd_pad_5_8 nd_pad_port_5_8 nd_pad_5_8 ubump_subckt
xd_pad_6_1 nd_pad_port_6_1 nd_pad_6_1 ubump_subckt
xd_pad_6_3 nd_pad_port_6_3 nd_pad_6_3 ubump_subckt
xd_pad_6_5 nd_pad_port_6_5 nd_pad_6_5 ubump_subckt
xd_pad_6_7 nd_pad_port_6_7 nd_pad_6_7 ubump_subckt
xd_pad_6_9 nd_pad_port_6_9 nd_pad_6_9 ubump_subckt
xd_pad_7_0 nd_pad_port_7_0 nd_pad_7_0 ubump_subckt
xd_pad_7_2 nd_pad_port_7_2 nd_pad_7_2 ubump_subckt
xd_pad_7_4 nd_pad_port_7_4 nd_pad_7_4 ubump_subckt
xd_pad_7_6 nd_pad_port_7_6 nd_pad_7_6 ubump_subckt
xd_pad_7_8 nd_pad_port_7_8 nd_pad_7_8 ubump_subckt
xd_pad_8_1 nd_pad_port_8_1 nd_pad_8_1 ubump_subckt
xd_pad_8_3 nd_pad_port_8_3 nd_pad_8_3 ubump_subckt
xd_pad_8_5 nd_pad_port_8_5 nd_pad_8_5 ubump_subckt
xd_pad_8_7 nd_pad_port_8_7 nd_pad_8_7 ubump_subckt
xd_pad_8_9 nd_pad_port_8_9 nd_pad_8_9 ubump_subckt
xd_pad_9_0 nd_pad_port_9_0 nd_pad_9_0 ubump_subckt
xd_pad_9_2 nd_pad_port_9_2 nd_pad_9_2 ubump_subckt
xd_pad_9_4 nd_pad_port_9_4 nd_pad_9_4 ubump_subckt
xd_pad_9_6 nd_pad_port_9_6 nd_pad_9_6 ubump_subckt
xd_pad_9_8 nd_pad_port_9_8 nd_pad_9_8 ubump_subckt
.include 'ubump.subckt'

*-- pad to via
rd_pad2via_0_1 nd_pad_0_1 nd_2_0_666_2000  0.001
rd_pad2via_0_3 nd_pad_0_3 nd_2_0_666_3333  0.001
rd_pad2via_0_5 nd_pad_0_5 nd_2_0_666_6000  0.001
rd_pad2via_0_7 nd_pad_0_7 nd_2_0_666_7333  0.001
rd_pad2via_0_9 nd_pad_0_9 nd_2_0_666_8666  0.001
rd_pad2via_1_0 nd_pad_1_0 nd_2_0_2000_666  0.001
rd_pad2via_1_2 nd_pad_1_2 nd_2_0_2000_3333  0.001
rd_pad2via_1_4 nd_pad_1_4 nd_2_0_2000_4666  0.001
rd_pad2via_1_6 nd_pad_1_6 nd_2_0_2000_6000  0.001
rd_pad2via_1_8 nd_pad_1_8 nd_2_0_2000_8666  0.001
rd_pad2via_2_1 nd_pad_2_1 nd_2_0_3333_2000  0.001
rd_pad2via_2_3 nd_pad_2_3 nd_2_0_3333_3333  0.001
rd_pad2via_2_5 nd_pad_2_5 nd_2_0_3333_6000  0.001
rd_pad2via_2_7 nd_pad_2_7 nd_2_0_3333_7333  0.001
rd_pad2via_2_9 nd_pad_2_9 nd_2_0_3333_8666  0.001
rd_pad2via_3_0 nd_pad_3_0 nd_2_0_3333_666  0.001
rd_pad2via_3_2 nd_pad_3_2 nd_2_0_3333_3333  0.001
rd_pad2via_3_4 nd_pad_3_4 nd_2_0_3333_4666  0.001
rd_pad2via_3_6 nd_pad_3_6 nd_2_0_3333_6000  0.001
rd_pad2via_3_8 nd_pad_3_8 nd_2_0_3333_8666  0.001
rd_pad2via_4_1 nd_pad_4_1 nd_2_0_4666_2000  0.001
rd_pad2via_4_3 nd_pad_4_3 nd_2_0_4666_3333  0.001
rd_pad2via_4_5 nd_pad_4_5 nd_2_0_4666_6000  0.001
rd_pad2via_4_7 nd_pad_4_7 nd_2_0_4666_7333  0.001
rd_pad2via_4_9 nd_pad_4_9 nd_2_0_4666_8666  0.001
rd_pad2via_5_0 nd_pad_5_0 nd_2_0_6000_666  0.001
rd_pad2via_5_2 nd_pad_5_2 nd_2_0_6000_3333  0.001
rd_pad2via_5_4 nd_pad_5_4 nd_2_0_6000_4666  0.001
rd_pad2via_5_6 nd_pad_5_6 nd_2_0_6000_6000  0.001
rd_pad2via_5_8 nd_pad_5_8 nd_2_0_6000_8666  0.001
rd_pad2via_6_1 nd_pad_6_1 nd_2_0_6000_2000  0.001
rd_pad2via_6_3 nd_pad_6_3 nd_2_0_6000_3333  0.001
rd_pad2via_6_5 nd_pad_6_5 nd_2_0_6000_6000  0.001
rd_pad2via_6_7 nd_pad_6_7 nd_2_0_6000_7333  0.001
rd_pad2via_6_9 nd_pad_6_9 nd_2_0_6000_8666  0.001
rd_pad2via_7_0 nd_pad_7_0 nd_2_0_7333_666  0.001
rd_pad2via_7_2 nd_pad_7_2 nd_2_0_7333_3333  0.001
rd_pad2via_7_4 nd_pad_7_4 nd_2_0_7333_4666  0.001
rd_pad2via_7_6 nd_pad_7_6 nd_2_0_7333_6000  0.001
rd_pad2via_7_8 nd_pad_7_8 nd_2_0_7333_8666  0.001
rd_pad2via_8_1 nd_pad_8_1 nd_2_0_8666_2000  0.001
rd_pad2via_8_3 nd_pad_8_3 nd_2_0_8666_3333  0.001
rd_pad2via_8_5 nd_pad_8_5 nd_2_0_8666_6000  0.001
rd_pad2via_8_7 nd_pad_8_7 nd_2_0_8666_7333  0.001
rd_pad2via_8_9 nd_pad_8_9 nd_2_0_8666_8666  0.001
rd_pad2via_9_0 nd_pad_9_0 nd_2_0_8666_666  0.001
rd_pad2via_9_2 nd_pad_9_2 nd_2_0_8666_3333  0.001
rd_pad2via_9_4 nd_pad_9_4 nd_2_0_8666_4666  0.001
rd_pad2via_9_6 nd_pad_9_6 nd_2_0_8666_6000  0.001
rd_pad2via_9_8 nd_pad_9_8 nd_2_0_8666_8666  0.001

.ends chiplet3
