
bin/opel_user_interface.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__isr_vector>:
   0:	10002000 	.word	0x10002000
   4:	000000c1 	.word	0x000000c1
   8:	000000e1 	.word	0x000000e1
   c:	000000e3 	.word	0x000000e3
	...
  2c:	000000e5 	.word	0x000000e5
	...
  38:	000000e7 	.word	0x000000e7
  3c:	000005d9 	.word	0x000005d9
  40:	000000eb 	.word	0x000000eb
  44:	000000eb 	.word	0x000000eb
  48:	000000eb 	.word	0x000000eb
  4c:	000000eb 	.word	0x000000eb
  50:	000000eb 	.word	0x000000eb
  54:	000000eb 	.word	0x000000eb
  58:	000000eb 	.word	0x000000eb
  5c:	000000eb 	.word	0x000000eb
  60:	000000eb 	.word	0x000000eb
  64:	000000eb 	.word	0x000000eb
  68:	000000eb 	.word	0x000000eb
  6c:	000000eb 	.word	0x000000eb
  70:	000000eb 	.word	0x000000eb
  74:	00000441 	.word	0x00000441
  78:	000000eb 	.word	0x000000eb
  7c:	000000eb 	.word	0x000000eb
  80:	000000eb 	.word	0x000000eb
  84:	000000eb 	.word	0x000000eb
  88:	000000eb 	.word	0x000000eb
  8c:	000000eb 	.word	0x000000eb
  90:	000000eb 	.word	0x000000eb
  94:	000000eb 	.word	0x000000eb
	...
  a0:	000000eb 	.word	0x000000eb
  a4:	000000eb 	.word	0x000000eb
  a8:	000000eb 	.word	0x000000eb
  ac:	00000000 	.word	0x00000000
  b0:	000000eb 	.word	0x000000eb
  b4:	000000eb 	.word	0x000000eb
  b8:	000000eb 	.word	0x000000eb
  bc:	000000eb 	.word	0x000000eb

000000c0 <Reset_Handler>:
 *    __bss_start__: start of the BSS section.
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
    ldr r1, =__bss_start__
  c0:	4905      	ldr	r1, [pc, #20]	; (d8 <Reset_Handler+0x18>)
    ldr r2, =__bss_end__
  c2:	4a06      	ldr	r2, [pc, #24]	; (dc <Reset_Handler+0x1c>)

    movs    r0, #0
  c4:	2000      	movs	r0, #0

    sub    r2, r1
  c6:	1a52      	subs	r2, r2, r1
    ble .L_loop3_done
  c8:	dd02      	ble.n	d0 <Reset_Handler+0x10>

.L_loop3:
    sub    r2, #4
  ca:	3a04      	subs	r2, #4
    str r0, [r1, r2]
  cc:	5088      	str	r0, [r1, r2]
    bgt .L_loop3
  ce:	dcfc      	bgt.n	ca <Reset_Handler+0xa>
.L_loop3_done:
#endif /* __STARTUP_CLEAR_BSS */


#ifndef __NO_SYSTEM_INIT
    bl  SystemInit
  d0:	f000 fc08 	bl	8e4 <SystemInit>
#endif

#ifndef __START
#define __START _start
#endif
    bl  __START
  d4:	f000 fb02 	bl	6dc <main>
 *    __bss_start__: start of the BSS section.
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
    ldr r1, =__bss_start__
  d8:	10000100 	.word	0x10000100
    ldr r2, =__bss_end__
  dc:	100003a4 	.word	0x100003a4

000000e0 <NMI_Handler>:
/* Exception Handlers */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    B       .
  e0:	e7fe      	b.n	e0 <NMI_Handler>

000000e2 <HardFault_Handler>:
    .size   NMI_Handler, . - NMI_Handler

    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    B       .
  e2:	e7fe      	b.n	e2 <HardFault_Handler>

000000e4 <SVC_Handler>:
    .size   HardFault_Handler, . - HardFault_Handler

    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    B       .
  e4:	e7fe      	b.n	e4 <SVC_Handler>

000000e6 <PendSV_Handler>:
    .size   SVC_Handler, . - SVC_Handler

    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    B       .
  e6:	e7fe      	b.n	e6 <PendSV_Handler>
    .size   PendSV_Handler, . - PendSV_Handler

    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    B       .
  e8:	e7fe      	b.n	e8 <PendSV_Handler+0x2>

000000ea <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    B       .
  ea:	e7fe      	b.n	ea <Default_Handler>

000000ec <SystemCoreClockUpdate>:
 ****************************************************************************/

/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
  ec:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetSystemClockRate();
  ee:	f000 f853 	bl	198 <Chip_Clock_GetSystemClockRate>
  f2:	4b01      	ldr	r3, [pc, #4]	; (f8 <SystemCoreClockUpdate+0xc>)
  f4:	6018      	str	r0, [r3, #0]
}
  f6:	bd08      	pop	{r3, pc}
  f8:	100001c8 	.word	0x100001c8

000000fc <Chip_Clock_GetSystemPLLOutClockRate>:
}

/* Return System PLL output clock rate */
uint32_t Chip_Clock_GetSystemPLLOutClockRate(void)
{
	return Chip_Clock_GetPLLFreq(LPC_SYSCTL->SYSPLLCTRL,
  fc:	4b0c      	ldr	r3, [pc, #48]	; (130 <Chip_Clock_GetSystemPLLOutClockRate+0x34>)
	return clkRate;
}

/* Return System PLL output clock rate */
uint32_t Chip_Clock_GetSystemPLLOutClockRate(void)
{
  fe:	b082      	sub	sp, #8
	return Chip_Clock_GetPLLFreq(LPC_SYSCTL->SYSPLLCTRL,
 100:	689a      	ldr	r2, [r3, #8]
/* Return System PLL input clock rate */
uint32_t Chip_Clock_GetSystemPLLInClockRate(void)
{
	uint32_t clkRate;

	switch ((CHIP_SYSCTL_PLLCLKSRC_T) (LPC_SYSCTL->SYSPLLCLKSEL & 0x3)) {
 102:	6c19      	ldr	r1, [r3, #64]	; 0x40
 104:	2303      	movs	r3, #3
 106:	400b      	ands	r3, r1
 108:	d00c      	beq.n	124 <Chip_Clock_GetSystemPLLOutClockRate+0x28>
 10a:	2b01      	cmp	r3, #1
 10c:	d002      	beq.n	114 <Chip_Clock_GetSystemPLLOutClockRate+0x18>
 10e:	2000      	movs	r0, #0
/* Return System PLL output clock rate */
uint32_t Chip_Clock_GetSystemPLLOutClockRate(void)
{
	return Chip_Clock_GetPLLFreq(LPC_SYSCTL->SYSPLLCTRL,
								 Chip_Clock_GetSystemPLLInClockRate());
}
 110:	b002      	add	sp, #8
 112:	4770      	bx	lr
 114:	201f      	movs	r0, #31
 * @brief	Returns the main oscillator clock rate
 * @return	main oscillator clock rate
 */
STATIC INLINE uint32_t Chip_Clock_GetMainOscRate(void)
{
	return OscRateIn;
 116:	4b07      	ldr	r3, [pc, #28]	; (134 <Chip_Clock_GetSystemPLLOutClockRate+0x38>)
 118:	4010      	ands	r0, r2
 11a:	681b      	ldr	r3, [r3, #0]
 11c:	3001      	adds	r0, #1
 11e:	9301      	str	r3, [sp, #4]
 120:	4358      	muls	r0, r3
 122:	e7f5      	b.n	110 <Chip_Clock_GetSystemPLLOutClockRate+0x14>
 124:	201f      	movs	r0, #31
 126:	4002      	ands	r2, r0
 128:	4803      	ldr	r0, [pc, #12]	; (138 <Chip_Clock_GetSystemPLLOutClockRate+0x3c>)
 12a:	3201      	adds	r2, #1
 12c:	4350      	muls	r0, r2
 12e:	e7ef      	b.n	110 <Chip_Clock_GetSystemPLLOutClockRate+0x14>
 130:	40048000 	.word	0x40048000
 134:	00000c8c 	.word	0x00000c8c
 138:	00b71b00 	.word	0x00b71b00

0000013c <Chip_Clock_GetMainClockRate>:
/* Return main clock rate */
uint32_t Chip_Clock_GetMainClockRate(void)
{
	uint32_t clkRate = 0;

	switch ((CHIP_SYSCTL_MAINCLKSRC_T) (LPC_SYSCTL->MAINCLKSEL & 0x3)) {
 13c:	2203      	movs	r2, #3
 13e:	4912      	ldr	r1, [pc, #72]	; (188 <Chip_Clock_GetMainClockRate+0x4c>)

#endif

/* Return main clock rate */
uint32_t Chip_Clock_GetMainClockRate(void)
{
 140:	b508      	push	{r3, lr}
	uint32_t clkRate = 0;

	switch ((CHIP_SYSCTL_MAINCLKSRC_T) (LPC_SYSCTL->MAINCLKSEL & 0x3)) {
 142:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 144:	4013      	ands	r3, r2
 146:	2b02      	cmp	r3, #2
 148:	d011      	beq.n	16e <Chip_Clock_GetMainClockRate+0x32>
 14a:	2b03      	cmp	r3, #3
 14c:	d00c      	beq.n	168 <Chip_Clock_GetMainClockRate+0x2c>
 14e:	2b01      	cmp	r3, #1
 150:	d001      	beq.n	156 <Chip_Clock_GetMainClockRate+0x1a>
{
	uint32_t clkRate;

	switch ((CHIP_SYSCTL_PLLCLKSRC_T) (LPC_SYSCTL->SYSPLLCLKSEL & 0x3)) {
	case SYSCTL_PLLCLKSRC_IRC:
		clkRate = Chip_Clock_GetIntOscRate();
 152:	480e      	ldr	r0, [pc, #56]	; (18c <Chip_Clock_GetMainClockRate+0x50>)
		clkRate = Chip_Clock_GetSystemPLLOutClockRate();
		break;
	}

	return clkRate;
}
 154:	bd08      	pop	{r3, pc}
/* Return System PLL input clock rate */
uint32_t Chip_Clock_GetSystemPLLInClockRate(void)
{
	uint32_t clkRate;

	switch ((CHIP_SYSCTL_PLLCLKSRC_T) (LPC_SYSCTL->SYSPLLCLKSEL & 0x3)) {
 156:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 158:	401a      	ands	r2, r3
 15a:	d0fa      	beq.n	152 <Chip_Clock_GetMainClockRate+0x16>
		clkRate = Chip_Clock_GetExtClockInRate();
		break;
#endif

	default:
		clkRate = 0;
 15c:	2000      	movs	r0, #0
/* Return System PLL input clock rate */
uint32_t Chip_Clock_GetSystemPLLInClockRate(void)
{
	uint32_t clkRate;

	switch ((CHIP_SYSCTL_PLLCLKSRC_T) (LPC_SYSCTL->SYSPLLCLKSEL & 0x3)) {
 15e:	2a01      	cmp	r2, #1
 160:	d1f8      	bne.n	154 <Chip_Clock_GetMainClockRate+0x18>
 162:	4b0b      	ldr	r3, [pc, #44]	; (190 <Chip_Clock_GetMainClockRate+0x54>)
 164:	6818      	ldr	r0, [r3, #0]
 166:	e7f5      	b.n	154 <Chip_Clock_GetMainClockRate+0x18>
		clkRate = Chip_Clock_GetWDTOSCRate();
		break;
#endif

	case SYSCTL_MAINCLKSRC_PLLOUT:
		clkRate = Chip_Clock_GetSystemPLLOutClockRate();
 168:	f7ff ffc8 	bl	fc <Chip_Clock_GetSystemPLLOutClockRate>
		break;
 16c:	e7f2      	b.n	154 <Chip_Clock_GetMainClockRate+0x18>
#endif

/* Return estimated watchdog oscillator rate */
uint32_t Chip_Clock_GetWDTOSCRate(void)
{
	return Chip_Clock_GetWDTLFORate(LPC_SYSCTL->WDTOSCCTRL);
 16e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
	uint32_t div;
	CHIP_WDTLFO_OSC_T clk;

	/* Get WDT oscillator settings */
	clk = (CHIP_WDTLFO_OSC_T) ((reg >> 5) & 0xF);
	div = reg & 0x1F;
 170:	211f      	movs	r1, #31
{
	uint32_t div;
	CHIP_WDTLFO_OSC_T clk;

	/* Get WDT oscillator settings */
	clk = (CHIP_WDTLFO_OSC_T) ((reg >> 5) & 0xF);
 172:	05da      	lsls	r2, r3, #23
	div = reg & 0x1F;
 174:	4019      	ands	r1, r3

	/* Compute clock rate and divided by divde value */
	return wdtOSCRate[clk] / ((div + 1) << 1);
 176:	0f12      	lsrs	r2, r2, #28
 178:	4b06      	ldr	r3, [pc, #24]	; (194 <Chip_Clock_GetMainClockRate+0x58>)
 17a:	0092      	lsls	r2, r2, #2
 17c:	3101      	adds	r1, #1
 17e:	0049      	lsls	r1, r1, #1
 180:	58d0      	ldr	r0, [r2, r3]
 182:	f000 fbed 	bl	960 <__aeabi_uidiv>
		break;

#else
	case SYSCTL_MAINCLKSRC_WDTOSC:
		clkRate = Chip_Clock_GetWDTOSCRate();
		break;
 186:	e7e5      	b.n	154 <Chip_Clock_GetMainClockRate+0x18>
 188:	40048000 	.word	0x40048000
 18c:	00b71b00 	.word	0x00b71b00
 190:	00000c8c 	.word	0x00000c8c
 194:	00000c2c 	.word	0x00000c2c

00000198 <Chip_Clock_GetSystemClockRate>:
	return clkRate;
}

/* Return system clock rate */
uint32_t Chip_Clock_GetSystemClockRate(void)
{
 198:	b508      	push	{r3, lr}
	/* No point in checking for divide by 0 */
	return Chip_Clock_GetMainClockRate() / LPC_SYSCTL->SYSAHBCLKDIV;
 19a:	f7ff ffcf 	bl	13c <Chip_Clock_GetMainClockRate>
 19e:	4b02      	ldr	r3, [pc, #8]	; (1a8 <Chip_Clock_GetSystemClockRate+0x10>)
 1a0:	6f99      	ldr	r1, [r3, #120]	; 0x78
 1a2:	f000 fbdd 	bl	960 <__aeabi_uidiv>
}
 1a6:	bd08      	pop	{r3, pc}
 1a8:	40048000 	.word	0x40048000

000001ac <Chip_GPIO_Init>:
 * @param	clk	: Clock to enable
 * @return	Nothing
 */
STATIC INLINE void Chip_Clock_EnablePeriphClock(CHIP_SYSCTL_CLOCK_T clk)
{
	LPC_SYSCTL->SYSAHBCLKCTRL |= (1 << clk);
 1ac:	2280      	movs	r2, #128	; 0x80
 1ae:	2340      	movs	r3, #64	; 0x40
 1b0:	4902      	ldr	r1, [pc, #8]	; (1bc <Chip_GPIO_Init+0x10>)
 1b2:	5888      	ldr	r0, [r1, r2]
 1b4:	4303      	orrs	r3, r0
 1b6:	508b      	str	r3, [r1, r2]
/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
	UNUSED(pGPIO);
	Chip_Clock_EnablePeriphClock(SYSCTL_CLOCK_GPIO);
}
 1b8:	4770      	bx	lr
 1ba:	46c0      	nop			; (mov r8, r8)
 1bc:	40048000 	.word	0x40048000

000001c0 <Chip_GPIO_WriteDirBit>:
	Chip_Clock_DisablePeriphClock(SYSCTL_CLOCK_GPIO);
}

/* Set GPIO direction */
void Chip_GPIO_WriteDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit, bool setting)
{
 1c0:	b510      	push	{r4, lr}
	if (setting) {
		pGPIO[port].DIR |= 1UL << bit;
 1c2:	2480      	movs	r4, #128	; 0x80
 1c4:	0409      	lsls	r1, r1, #16
 1c6:	1840      	adds	r0, r0, r1
 1c8:	0224      	lsls	r4, r4, #8
}

/* Set GPIO direction */
void Chip_GPIO_WriteDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit, bool setting)
{
	if (setting) {
 1ca:	2b00      	cmp	r3, #0
 1cc:	d105      	bne.n	1da <Chip_GPIO_WriteDirBit+0x1a>
		pGPIO[port].DIR |= 1UL << bit;
	}
	else {
		pGPIO[port].DIR &= ~(1UL << bit);
 1ce:	2101      	movs	r1, #1
 1d0:	4091      	lsls	r1, r2
 1d2:	5903      	ldr	r3, [r0, r4]
 1d4:	438b      	bics	r3, r1
 1d6:	5103      	str	r3, [r0, r4]
	}
}
 1d8:	bd10      	pop	{r4, pc}

/* Set GPIO direction */
void Chip_GPIO_WriteDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit, bool setting)
{
	if (setting) {
		pGPIO[port].DIR |= 1UL << bit;
 1da:	2101      	movs	r1, #1
 1dc:	4091      	lsls	r1, r2
 1de:	1c0a      	adds	r2, r1, #0
 1e0:	5903      	ldr	r3, [r0, r4]
 1e2:	431a      	orrs	r2, r3
 1e4:	5102      	str	r2, [r0, r4]
 1e6:	e7f7      	b.n	1d8 <Chip_GPIO_WriteDirBit+0x18>

000001e8 <RingBuffer_Init>:

/* Initialize ring buffer */
int RingBuffer_Init(RINGBUFF_T *RingBuff, void *buffer, uint32_t itemSize, uint32_t count)
{
	RingBuff->data = buffer;
	RingBuff->count = count;
 1e8:	6043      	str	r3, [r0, #4]
	RingBuff->itemSz = itemSize;
	RingBuff->head = RingBuff->tail = 0;
 1ea:	2300      	movs	r3, #0
 ****************************************************************************/

/* Initialize ring buffer */
int RingBuffer_Init(RINGBUFF_T *RingBuff, void *buffer, uint32_t itemSize, uint32_t count)
{
	RingBuff->data = buffer;
 1ec:	6001      	str	r1, [r0, #0]
	RingBuff->count = count;
	RingBuff->itemSz = itemSize;
 1ee:	6082      	str	r2, [r0, #8]
	RingBuff->head = RingBuff->tail = 0;
 1f0:	6103      	str	r3, [r0, #16]
 1f2:	60c3      	str	r3, [r0, #12]

	return 1;
}
 1f4:	2001      	movs	r0, #1
 1f6:	4770      	bx	lr

000001f8 <RingBuffer_Insert>:

/* Insert a single item into Ring Buffer */
int RingBuffer_Insert(RINGBUFF_T *RingBuff, const void *data)
{
 1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1fa:	464f      	mov	r7, r9
 1fc:	4646      	mov	r6, r8
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Number of items in the ring buffer
 */
STATIC INLINE uint32_t RingBuffer_GetCount(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) - RB_VTAIL(RingBuff);
 1fe:	6902      	ldr	r2, [r0, #16]
 200:	b4c0      	push	{r6, r7}
 * @param	RingBuff	: Pointer to ring buffer
 * @return	1 if the ring buffer is full, otherwise 0
 */
STATIC INLINE int RingBuffer_IsFull(RINGBUFF_T *RingBuff)
{
	return (RingBuffer_GetCount(RingBuff) >= RingBuff->count);
 202:	6845      	ldr	r5, [r0, #4]
 204:	68c6      	ldr	r6, [r0, #12]
 206:	1c03      	adds	r3, r0, #0
	uint8_t *ptr = RingBuff->data;
 208:	6807      	ldr	r7, [r0, #0]
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Number of items in the ring buffer
 */
STATIC INLINE uint32_t RingBuffer_GetCount(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) - RB_VTAIL(RingBuff);
 20a:	1ab2      	subs	r2, r6, r2

	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
		return 0;
 20c:	2000      	movs	r0, #0
int RingBuffer_Insert(RINGBUFF_T *RingBuff, const void *data)
{
	uint8_t *ptr = RingBuff->data;

	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
 20e:	42aa      	cmp	r2, r5
 210:	d212      	bcs.n	238 <Stack_Size+0x38>
 212:	1c1c      	adds	r4, r3, #0
		return 0;

	ptr += RB_INDH(RingBuff) * RingBuff->itemSz;
 214:	689b      	ldr	r3, [r3, #8]
 216:	4688      	mov	r8, r1
 218:	4699      	mov	r9, r3
 21a:	1c30      	adds	r0, r6, #0
 21c:	1c29      	adds	r1, r5, #0
 21e:	f000 fc25 	bl	a6c <__aeabi_uidivmod>
 222:	4648      	mov	r0, r9
 224:	4348      	muls	r0, r1
	memcpy(ptr, data, RingBuff->itemSz);
 226:	464a      	mov	r2, r9

	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
		return 0;

	ptr += RB_INDH(RingBuff) * RingBuff->itemSz;
 228:	1838      	adds	r0, r7, r0
	memcpy(ptr, data, RingBuff->itemSz);
 22a:	4641      	mov	r1, r8
 22c:	f000 fc46 	bl	abc <memcpy>
	RingBuff->head++;

	return 1;
 230:	2001      	movs	r0, #1
	if (RingBuffer_IsFull(RingBuff))
		return 0;

	ptr += RB_INDH(RingBuff) * RingBuff->itemSz;
	memcpy(ptr, data, RingBuff->itemSz);
	RingBuff->head++;
 232:	68e3      	ldr	r3, [r4, #12]
 234:	3301      	adds	r3, #1
 236:	60e3      	str	r3, [r4, #12]

	return 1;
}
 238:	bc0c      	pop	{r2, r3}
 23a:	4690      	mov	r8, r2
 23c:	4699      	mov	r9, r3
 23e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00000240 <RingBuffer_Pop>:
	return cnt1 + cnt2;
}

/* Pop single item from Ring Buffer */
int RingBuffer_Pop(RINGBUFF_T *RingBuff, void *data)
{
 240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 242:	1c03      	adds	r3, r0, #0
 244:	6902      	ldr	r2, [r0, #16]
	uint8_t *ptr = RingBuff->data;

	/* We cannot pop when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
 246:	68dc      	ldr	r4, [r3, #12]
}

/* Pop single item from Ring Buffer */
int RingBuffer_Pop(RINGBUFF_T *RingBuff, void *data)
{
	uint8_t *ptr = RingBuff->data;
 248:	6806      	ldr	r6, [r0, #0]

	/* We cannot pop when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
		return 0;
 24a:	2000      	movs	r0, #0
int RingBuffer_Pop(RINGBUFF_T *RingBuff, void *data)
{
	uint8_t *ptr = RingBuff->data;

	/* We cannot pop when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
 24c:	4294      	cmp	r4, r2
 24e:	d010      	beq.n	272 <RingBuffer_Pop+0x32>
 250:	1c0d      	adds	r5, r1, #0
		return 0;

	ptr += RB_INDT(RingBuff) * RingBuff->itemSz;
 252:	1c10      	adds	r0, r2, #0
 254:	6859      	ldr	r1, [r3, #4]
 256:	689f      	ldr	r7, [r3, #8]
 258:	1c1c      	adds	r4, r3, #0
 25a:	f000 fc07 	bl	a6c <__aeabi_uidivmod>
 25e:	4379      	muls	r1, r7
	memcpy(data, ptr, RingBuff->itemSz);
 260:	1c28      	adds	r0, r5, #0

	/* We cannot pop when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
		return 0;

	ptr += RB_INDT(RingBuff) * RingBuff->itemSz;
 262:	1871      	adds	r1, r6, r1
	memcpy(data, ptr, RingBuff->itemSz);
 264:	1c3a      	adds	r2, r7, #0
 266:	f000 fc29 	bl	abc <memcpy>
	RingBuff->tail++;
 
	return 1;
 26a:	2001      	movs	r0, #1
	if (RingBuffer_IsEmpty(RingBuff))
		return 0;

	ptr += RB_INDT(RingBuff) * RingBuff->itemSz;
	memcpy(data, ptr, RingBuff->itemSz);
	RingBuff->tail++;
 26c:	6923      	ldr	r3, [r4, #16]
 26e:	3301      	adds	r3, #1
 270:	6123      	str	r3, [r4, #16]
 
	return 1;
}
 272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00000274 <Chip_UART_Init>:
 274:	2180      	movs	r1, #128	; 0x80
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
 276:	b510      	push	{r4, lr}
 278:	2480      	movs	r4, #128	; 0x80
 27a:	4b07      	ldr	r3, [pc, #28]	; (298 <Chip_UART_Init+0x24>)
 27c:	0164      	lsls	r4, r4, #5
 27e:	585a      	ldr	r2, [r3, r1]
 280:	4322      	orrs	r2, r4
 282:	505a      	str	r2, [r3, r1]
 * @note	Use 0 to disable, or a divider value of 1 to 255. The UART clock
 * rate is the main system clock divided by this value.
 */
STATIC INLINE void Chip_Clock_SetUARTClockDiv(uint32_t div)
{
	LPC_SYSCTL->USARTCLKDIV  = div;
 284:	2298      	movs	r2, #152	; 0x98
 286:	397f      	subs	r1, #127	; 0x7f
 288:	5099      	str	r1, [r3, r2]
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
 28a:	2307      	movs	r3, #7
 28c:	6083      	str	r3, [r0, #8]
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
 28e:	3b04      	subs	r3, #4
 290:	60c3      	str	r3, [r0, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
 292:	330d      	adds	r3, #13
 294:	6283      	str	r3, [r0, #40]	; 0x28
}
 296:	bd10      	pop	{r4, pc}
 298:	40048000 	.word	0x40048000

0000029c <Chip_UART_SendBlocking>:
	return sent;
}

/* Transmit a byte array through the UART peripheral (blocking) */
int Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes)
{
 29c:	b570      	push	{r4, r5, r6, lr}
	int pass, sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
 29e:	2600      	movs	r6, #0
	int sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
 2a0:	2520      	movs	r5, #32
int Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int pass, sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
 2a2:	2a00      	cmp	r2, #0
 2a4:	dd0d      	ble.n	2c2 <Chip_UART_SendBlocking+0x26>
	return sent;
}

/* Transmit a byte array through the UART peripheral (blocking) */
int Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes)
{
 2a6:	2300      	movs	r3, #0
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
 2a8:	6944      	ldr	r4, [r0, #20]
{
	int sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
 2aa:	4225      	tst	r5, r4
 2ac:	d004      	beq.n	2b8 <Chip_UART_SendBlocking+0x1c>
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
 2ae:	5ccc      	ldrb	r4, [r1, r3]
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
		Chip_UART_SendByte(pUART, *p8);
		p8++;
		sent++;
 2b0:	3301      	adds	r3, #1
 2b2:	6004      	str	r4, [r0, #0]
{
	int sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
 2b4:	429a      	cmp	r2, r3
 2b6:	dcf7      	bgt.n	2a8 <Chip_UART_SendBlocking+0xc>
	int pass, sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
		pass = Chip_UART_Send(pUART, p8, numBytes);
		numBytes -= pass;
 2b8:	1ad2      	subs	r2, r2, r3
		sent += pass;
 2ba:	18f6      	adds	r6, r6, r3
		p8 += pass;
 2bc:	18c9      	adds	r1, r1, r3
int Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int pass, sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
 2be:	2a00      	cmp	r2, #0
 2c0:	dcf1      	bgt.n	2a6 <Chip_UART_SendBlocking+0xa>
		sent += pass;
		p8 += pass;
	}

	return sent;
}
 2c2:	1c30      	adds	r0, r6, #0
 2c4:	bd70      	pop	{r4, r5, r6, pc}
 2c6:	46c0      	nop			; (mov r8, r8)

000002c8 <Chip_UART_Read>:

/* Read data through the UART peripheral (non-blocking) */
int Chip_UART_Read(LPC_USART_T *pUART, void *data, int numBytes)
{
 2c8:	b530      	push	{r4, r5, lr}
	int readBytes = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((readBytes < numBytes) &&
 2ca:	2a00      	cmp	r2, #0
 2cc:	dd11      	ble.n	2f2 <Chip_UART_Read+0x2a>
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
 2ce:	6943      	ldr	r3, [r0, #20]
 2d0:	07db      	lsls	r3, r3, #31
 2d2:	d50e      	bpl.n	2f2 <Chip_UART_Read+0x2a>
 2d4:	2300      	movs	r3, #0
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_RDR) != 0)) {
 2d6:	2501      	movs	r5, #1
 2d8:	e002      	b.n	2e0 <Chip_UART_Read+0x18>
 2da:	6944      	ldr	r4, [r0, #20]
{
	int readBytes = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((readBytes < numBytes) &&
 2dc:	4225      	tst	r5, r4
 2de:	d006      	beq.n	2ee <Chip_UART_Read+0x26>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
 2e0:	6804      	ldr	r4, [r0, #0]
 2e2:	54cc      	strb	r4, [r1, r3]
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_RDR) != 0)) {
		*p8 = Chip_UART_ReadByte(pUART);
		p8++;
		readBytes++;
 2e4:	3301      	adds	r3, #1
{
	int readBytes = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((readBytes < numBytes) &&
 2e6:	4293      	cmp	r3, r2
 2e8:	d1f7      	bne.n	2da <Chip_UART_Read+0x12>
		p8++;
		readBytes++;
	}

	return readBytes;
}
 2ea:	1c10      	adds	r0, r2, #0
 2ec:	bd30      	pop	{r4, r5, pc}
 2ee:	1c1a      	adds	r2, r3, #0
 2f0:	e7fb      	b.n	2ea <Chip_UART_Read+0x22>
}

/* Read data through the UART peripheral (non-blocking) */
int Chip_UART_Read(LPC_USART_T *pUART, void *data, int numBytes)
{
	int readBytes = 0;
 2f2:	2200      	movs	r2, #0
 2f4:	e7f9      	b.n	2ea <Chip_UART_Read+0x22>
 2f6:	46c0      	nop			; (mov r8, r8)

000002f8 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
 2f8:	b570      	push	{r4, r5, r6, lr}
 2fa:	1c0e      	adds	r6, r1, #0
 2fc:	1c04      	adds	r4, r0, #0
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetMainClockRate();
 2fe:	f7ff ff1d 	bl	13c <Chip_Clock_GetMainClockRate>
	div = clkin / (baudrate * 16);
 302:	0131      	lsls	r1, r6, #4
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetMainClockRate();
 304:	1c05      	adds	r5, r0, #0
	div = clkin / (baudrate * 16);
 306:	f000 fb2b 	bl	960 <__aeabi_uidiv>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
 30a:	2280      	movs	r2, #128	; 0x80
 30c:	1c01      	adds	r1, r0, #0
 30e:	68e3      	ldr	r3, [r4, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
 310:	1c0e      	adds	r6, r1, #0
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
 312:	4313      	orrs	r3, r2
 314:	60e3      	str	r3, [r4, #12]

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
 316:	0a03      	lsrs	r3, r0, #8
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
 318:	20ff      	movs	r0, #255	; 0xff
 31a:	4006      	ands	r6, r0
	pUART->DLM = (uint32_t) dlm;
 31c:	4003      	ands	r3, r0
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
 31e:	6026      	str	r6, [r4, #0]
	pUART->DLM = (uint32_t) dlm;
 320:	6063      	str	r3, [r4, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
 322:	68e3      	ldr	r3, [r4, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return clkin / div;
 324:	1c28      	adds	r0, r5, #0
 326:	4393      	bics	r3, r2
 328:	60e3      	str	r3, [r4, #12]
 32a:	f000 fb19 	bl	960 <__aeabi_uidiv>
}
 32e:	bd70      	pop	{r4, r5, r6, pc}

00000330 <CAN_error>:
}

/*	CAN error callback */
void CAN_error(uint32_t error_info) {
	can_error_info = error_info;
	can_error_flag = true;
 330:	2201      	movs	r2, #1
    } 
}

/*	CAN error callback */
void CAN_error(uint32_t error_info) {
	can_error_info = error_info;
 332:	4b02      	ldr	r3, [pc, #8]	; (33c <CAN_error+0xc>)
 334:	6018      	str	r0, [r3, #0]
	can_error_flag = true;
 336:	4b02      	ldr	r3, [pc, #8]	; (340 <CAN_error+0x10>)
 338:	701a      	strb	r2, [r3, #0]
}
 33a:	4770      	bx	lr
 33c:	10000128 	.word	0x10000128
 340:	1000012c 	.word	0x1000012c

00000344 <CAN_rx>:
/*************************************************
 *                  CALLBACKS
 * ************************************************/

/*	CAN receive callback */
void CAN_rx(uint8_t msg_obj_num) {
 344:	b510      	push	{r4, lr}
	/* Determine which CAN message has been received */
	msg_obj.msgobj = msg_obj_num;
 346:	4c06      	ldr	r4, [pc, #24]	; (360 <CAN_rx+0x1c>)
	/* Now load up the msg_obj structure with the CAN message */
	LPC_CCAN_API->can_receive(&msg_obj);
 348:	4b06      	ldr	r3, [pc, #24]	; (364 <CAN_rx+0x20>)
 * ************************************************/

/*	CAN receive callback */
void CAN_rx(uint8_t msg_obj_num) {
	/* Determine which CAN message has been received */
	msg_obj.msgobj = msg_obj_num;
 34a:	7460      	strb	r0, [r4, #17]
	/* Now load up the msg_obj structure with the CAN message */
	LPC_CCAN_API->can_receive(&msg_obj);
 34c:	681b      	ldr	r3, [r3, #0]
 34e:	1c20      	adds	r0, r4, #0
 350:	689b      	ldr	r3, [r3, #8]
 352:	68db      	ldr	r3, [r3, #12]
 354:	4798      	blx	r3
	RingBuffer_Insert(&rx_buffer, &msg_obj);
 356:	1c21      	adds	r1, r4, #0
 358:	4803      	ldr	r0, [pc, #12]	; (368 <CAN_rx+0x24>)
 35a:	f7ff ff4d 	bl	1f8 <RingBuffer_Insert>
}
 35e:	bd10      	pop	{r4, pc}
 360:	10000368 	.word	0x10000368
 364:	1fff1ff8 	.word	0x1fff1ff8
 368:	10000114 	.word	0x10000114

0000036c <CAN_tx>:

/*	CAN transmit callback */
void CAN_tx(uint8_t msg_obj_num) {
 36c:	4808      	ldr	r0, [pc, #32]	; (390 <CAN_tx+0x24>)
 36e:	b510      	push	{r4, lr}
	UNUSED(msg_obj_num);
    if(!RingBuffer_IsEmpty(&tx_buffer)) {
 370:	68c3      	ldr	r3, [r0, #12]
 372:	6902      	ldr	r2, [r0, #16]
 374:	4293      	cmp	r3, r2
 376:	d009      	beq.n	38c <CAN_tx+0x20>
		RingBuffer_Pop(&tx_buffer, &msg_obj);
 378:	4c06      	ldr	r4, [pc, #24]	; (394 <CAN_tx+0x28>)
 37a:	1c21      	adds	r1, r4, #0
 37c:	f7ff ff60 	bl	240 <RingBuffer_Pop>
        LPC_CCAN_API->can_transmit(&msg_obj);
 380:	4b05      	ldr	r3, [pc, #20]	; (398 <CAN_tx+0x2c>)
 382:	1c20      	adds	r0, r4, #0
 384:	681b      	ldr	r3, [r3, #0]
 386:	689b      	ldr	r3, [r3, #8]
 388:	691b      	ldr	r3, [r3, #16]
 38a:	4798      	blx	r3
    } 
}
 38c:	bd10      	pop	{r4, pc}
 38e:	46c0      	nop			; (mov r8, r8)
 390:	10000100 	.word	0x10000100
 394:	10000368 	.word	0x10000368
 398:	1fff1ff8 	.word	0x1fff1ff8

0000039c <Baudrate_Calculate>:
 * @param	clk	: Clock to enable
 * @return	Nothing
 */
STATIC INLINE void Chip_Clock_EnablePeriphClock(CHIP_SYSCTL_CLOCK_T clk)
{
	LPC_SYSCTL->SYSAHBCLKCTRL |= (1 << clk);
 39c:	2280      	movs	r2, #128	; 0x80
/*************************************************
 *                  HELPERS
 * ************************************************/

// TODO EXPLAIN WHAT THIS DOES AND SIMPLIFY
void Baudrate_Calculate(uint32_t baud_rate, uint32_t *can_api_timing_cfg) {
 39e:	b5f0      	push	{r4, r5, r6, r7, lr}
 3a0:	1c05      	adds	r5, r0, #0
 3a2:	2080      	movs	r0, #128	; 0x80
 3a4:	4647      	mov	r7, r8
 3a6:	1c0c      	adds	r4, r1, #0
 3a8:	491e      	ldr	r1, [pc, #120]	; (424 <Baudrate_Calculate+0x88>)
 3aa:	0280      	lsls	r0, r0, #10
 3ac:	588b      	ldr	r3, [r1, r2]
 3ae:	b480      	push	{r7}
 3b0:	4303      	orrs	r3, r0
 3b2:	508b      	str	r3, [r1, r2]
	uint32_t pClk, div, quanta, segs, seg1, seg2, clk_per_bit, can_sjw;
	Chip_Clock_EnablePeriphClock(SYSCTL_CLOCK_CAN);
	pClk = Chip_Clock_GetMainClockRate();
 3b4:	f7ff fec2 	bl	13c <Chip_Clock_GetMainClockRate>

	clk_per_bit = pClk / baud_rate;
 3b8:	1c29      	adds	r1, r5, #0
 3ba:	f000 fad1 	bl	960 <__aeabi_uidiv>

	for (div = 0; div <= 15; div++) {
 3be:	2300      	movs	r3, #0
void Baudrate_Calculate(uint32_t baud_rate, uint32_t *can_api_timing_cfg) {
	uint32_t pClk, div, quanta, segs, seg1, seg2, clk_per_bit, can_sjw;
	Chip_Clock_EnablePeriphClock(SYSCTL_CLOCK_CAN);
	pClk = Chip_Clock_GetMainClockRate();

	clk_per_bit = pClk / baud_rate;
 3c0:	2703      	movs	r7, #3

	for (div = 0; div <= 15; div++) {
 3c2:	4698      	mov	r8, r3
 3c4:	2301      	movs	r3, #1
 3c6:	4443      	add	r3, r8
 3c8:	469c      	mov	ip, r3
/*************************************************
 *                  HELPERS
 * ************************************************/

// TODO EXPLAIN WHAT THIS DOES AND SIMPLIFY
void Baudrate_Calculate(uint32_t baud_rate, uint32_t *can_api_timing_cfg) {
 3ca:	1c3e      	adds	r6, r7, #0
 3cc:	1c19      	adds	r1, r3, #0
 3ce:	2501      	movs	r5, #1
 3d0:	1c32      	adds	r2, r6, #0
 3d2:	2303      	movs	r3, #3
	clk_per_bit = pClk / baud_rate;

	for (div = 0; div <= 15; div++) {
		for (quanta = 1; quanta <= 32; quanta++) {
			for (segs = 3; segs <= 17; segs++) {
				if (clk_per_bit == (segs * quanta * (div + 1))) {
 3d4:	4282      	cmp	r2, r0
 3d6:	d00e      	beq.n	3f6 <Baudrate_Calculate+0x5a>

	clk_per_bit = pClk / baud_rate;

	for (div = 0; div <= 15; div++) {
		for (quanta = 1; quanta <= 32; quanta++) {
			for (segs = 3; segs <= 17; segs++) {
 3d8:	3301      	adds	r3, #1
 3da:	1852      	adds	r2, r2, r1
 3dc:	2b12      	cmp	r3, #18
 3de:	d1f9      	bne.n	3d4 <Baudrate_Calculate+0x38>
	pClk = Chip_Clock_GetMainClockRate();

	clk_per_bit = pClk / baud_rate;

	for (div = 0; div <= 15; div++) {
		for (quanta = 1; quanta <= 32; quanta++) {
 3e0:	3501      	adds	r5, #1
 3e2:	4461      	add	r1, ip
 3e4:	19f6      	adds	r6, r6, r7
 3e6:	2d21      	cmp	r5, #33	; 0x21
 3e8:	d1f2      	bne.n	3d0 <Baudrate_Calculate+0x34>
	Chip_Clock_EnablePeriphClock(SYSCTL_CLOCK_CAN);
	pClk = Chip_Clock_GetMainClockRate();

	clk_per_bit = pClk / baud_rate;

	for (div = 0; div <= 15; div++) {
 3ea:	4663      	mov	r3, ip
 3ec:	3703      	adds	r7, #3
 3ee:	2b10      	cmp	r3, #16
 3f0:	d013      	beq.n	41a <Baudrate_Calculate+0x7e>
 3f2:	46e0      	mov	r8, ip
 3f4:	e7e6      	b.n	3c4 <Baudrate_Calculate+0x28>
				if (clk_per_bit == (segs * quanta * (div + 1))) {
					segs -= 3;
					seg1 = segs / 2;
					seg2 = segs - seg1;
					can_sjw = seg1 > 3 ? 3 : seg1;
					can_api_timing_cfg[0] = div;
 3f6:	4641      	mov	r1, r8

	for (div = 0; div <= 15; div++) {
		for (quanta = 1; quanta <= 32; quanta++) {
			for (segs = 3; segs <= 17; segs++) {
				if (clk_per_bit == (segs * quanta * (div + 1))) {
					segs -= 3;
 3f8:	3b03      	subs	r3, #3
					seg1 = segs / 2;
 3fa:	085a      	lsrs	r2, r3, #1
					seg2 = segs - seg1;
					can_sjw = seg1 > 3 ? 3 : seg1;
					can_api_timing_cfg[0] = div;
 3fc:	6021      	str	r1, [r4, #0]
					can_api_timing_cfg[1] =
						((quanta - 1) & 0x3F) | (can_sjw & 0x03) << 6 | (seg1 & 0x0F) << 8 | (seg2 & 0x07) << 12;
 3fe:	3d01      	subs	r5, #1
 400:	0211      	lsls	r1, r2, #8
 402:	430d      	orrs	r5, r1
			for (segs = 3; segs <= 17; segs++) {
				if (clk_per_bit == (segs * quanta * (div + 1))) {
					segs -= 3;
					seg1 = segs / 2;
					seg2 = segs - seg1;
					can_sjw = seg1 > 3 ? 3 : seg1;
 404:	1e11      	subs	r1, r2, #0
 406:	2903      	cmp	r1, #3
 408:	d80a      	bhi.n	420 <Baudrate_Calculate+0x84>
		for (quanta = 1; quanta <= 32; quanta++) {
			for (segs = 3; segs <= 17; segs++) {
				if (clk_per_bit == (segs * quanta * (div + 1))) {
					segs -= 3;
					seg1 = segs / 2;
					seg2 = segs - seg1;
 40a:	1a9a      	subs	r2, r3, r2
					can_sjw = seg1 > 3 ? 3 : seg1;
					can_api_timing_cfg[0] = div;
					can_api_timing_cfg[1] =
						((quanta - 1) & 0x3F) | (can_sjw & 0x03) << 6 | (seg1 & 0x0F) << 8 | (seg2 & 0x07) << 12;
 40c:	2307      	movs	r3, #7
 40e:	0189      	lsls	r1, r1, #6
 410:	4013      	ands	r3, r2
 412:	430d      	orrs	r5, r1
 414:	031b      	lsls	r3, r3, #12
 416:	432b      	orrs	r3, r5
					segs -= 3;
					seg1 = segs / 2;
					seg2 = segs - seg1;
					can_sjw = seg1 > 3 ? 3 : seg1;
					can_api_timing_cfg[0] = div;
					can_api_timing_cfg[1] =
 418:	6063      	str	r3, [r4, #4]
					return;
				}
			}
		}
	}
}
 41a:	bc04      	pop	{r2}
 41c:	4690      	mov	r8, r2
 41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (segs = 3; segs <= 17; segs++) {
				if (clk_per_bit == (segs * quanta * (div + 1))) {
					segs -= 3;
					seg1 = segs / 2;
					seg2 = segs - seg1;
					can_sjw = seg1 > 3 ? 3 : seg1;
 420:	2103      	movs	r1, #3
 422:	e7f2      	b.n	40a <Baudrate_Calculate+0x6e>
 424:	40048000 	.word	0x40048000

00000428 <CAN_ResetPeripheral>:
 * @note	The peripheral will stay in reset until reset is de-asserted. Call
 * Chip_SYSCTL_DeassertPeriphReset() to de-assert the reset.
 */
STATIC INLINE void Chip_SYSCTL_AssertPeriphReset(CHIP_SYSCTL_PERIPH_RESET_T periph)
{
	LPC_SYSCTL->PRESETCTRL &= ~(1 << (uint32_t) periph);
 428:	2208      	movs	r2, #8
 42a:	4b04      	ldr	r3, [pc, #16]	; (43c <CAN_ResetPeripheral+0x14>)
 42c:	6859      	ldr	r1, [r3, #4]
 42e:	4391      	bics	r1, r2
 430:	6059      	str	r1, [r3, #4]
 * @param	periph	: Peripheral to de-assert reset for
 * @return	Nothing
 */
STATIC INLINE void Chip_SYSCTL_DeassertPeriphReset(CHIP_SYSCTL_PERIPH_RESET_T periph)
{
	LPC_SYSCTL->PRESETCTRL |= (1 << (uint32_t) periph);
 432:	6859      	ldr	r1, [r3, #4]
 434:	430a      	orrs	r2, r1
 436:	605a      	str	r2, [r3, #4]

// TODO SAVE CURRENT IN FLIGHT MESSAGE SO THAT ON RESET ANY IN FLIGHT MESSAGES CAN BE RE-SENT

void CAN_ResetPeripheral(void) {
    Chip_SYSCTL_PeriphReset(RESET_CAN0);
}
 438:	4770      	bx	lr
 43a:	46c0      	nop			; (mov r8, r8)
 43c:	40048000 	.word	0x40048000

00000440 <CAN_IRQHandler>:
 * @brief	CCAN Interrupt Handler
 * @return	Nothing
 * @note	The CCAN interrupt handler must be provided by the user application.
 *	It's function is to call the isr() API located in the ROM
 */
void CAN_IRQHandler(void) {
 440:	b508      	push	{r3, lr}
	LPC_CCAN_API->isr();
 442:	4b03      	ldr	r3, [pc, #12]	; (450 <CAN_IRQHandler+0x10>)
 444:	681b      	ldr	r3, [r3, #0]
 446:	689b      	ldr	r3, [r3, #8]
 448:	685b      	ldr	r3, [r3, #4]
 44a:	4798      	blx	r3
}
 44c:	bd08      	pop	{r3, pc}
 44e:	46c0      	nop			; (mov r8, r8)
 450:	1fff1ff8 	.word	0x1fff1ff8

00000454 <CAN_Init>:

void CAN_Init(uint32_t baud_rate) {
 454:	b5f0      	push	{r4, r5, r6, r7, lr}
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Nothing
 */
STATIC INLINE void RingBuffer_Flush(RINGBUFF_T *RingBuff)
{
	RingBuff->head = RingBuff->tail = 0;
 456:	2400      	movs	r4, #0

	RingBuffer_Init(&rx_buffer, _rx_buffer, sizeof(CCAN_MSG_OBJ_T), CAN_BUF_SIZE);
 458:	4d20      	ldr	r5, [pc, #128]	; (4dc <CAN_Init+0x88>)
 */
void CAN_IRQHandler(void) {
	LPC_CCAN_API->isr();
}

void CAN_Init(uint32_t baud_rate) {
 45a:	b08b      	sub	sp, #44	; 0x2c
 45c:	1c06      	adds	r6, r0, #0

	RingBuffer_Init(&rx_buffer, _rx_buffer, sizeof(CCAN_MSG_OBJ_T), CAN_BUF_SIZE);
 45e:	4920      	ldr	r1, [pc, #128]	; (4e0 <CAN_Init+0x8c>)
 460:	1c28      	adds	r0, r5, #0
 462:	2218      	movs	r2, #24
 464:	2308      	movs	r3, #8
 466:	f7ff febf 	bl	1e8 <RingBuffer_Init>
 46a:	612c      	str	r4, [r5, #16]
 46c:	60ec      	str	r4, [r5, #12]
	RingBuffer_Flush(&rx_buffer);

	RingBuffer_Init(&tx_buffer, _tx_buffer, sizeof(CCAN_MSG_OBJ_T), CAN_BUF_SIZE);
 46e:	4d1d      	ldr	r5, [pc, #116]	; (4e4 <CAN_Init+0x90>)
 470:	491d      	ldr	r1, [pc, #116]	; (4e8 <CAN_Init+0x94>)
 472:	1c28      	adds	r0, r5, #0
 474:	2218      	movs	r2, #24
 476:	2308      	movs	r3, #8
 478:	f7ff feb6 	bl	1e8 <RingBuffer_Init>
 47c:	612c      	str	r4, [r5, #16]
 47e:	60ec      	str	r4, [r5, #12]
	RingBuffer_Flush(&tx_buffer);

	uint32_t CanApiClkInitTable[2];
	CCAN_CALLBACKS_T callbacks = {
 480:	ad02      	add	r5, sp, #8
 482:	1c2a      	adds	r2, r5, #0
 484:	4b19      	ldr	r3, [pc, #100]	; (4ec <CAN_Init+0x98>)
 486:	cb83      	ldmia	r3!, {r0, r1, r7}
 488:	c283      	stmia	r2!, {r0, r1, r7}
 48a:	cb83      	ldmia	r3!, {r0, r1, r7}
 48c:	c283      	stmia	r2!, {r0, r1, r7}
 48e:	cb03      	ldmia	r3!, {r0, r1}
 490:	c203      	stmia	r2!, {r0, r1}
		NULL,
		NULL,
		NULL,
		NULL,
	};
	Baudrate_Calculate(baud_rate, CanApiClkInitTable);
 492:	1c30      	adds	r0, r6, #0

	LPC_CCAN_API->init_can(&CanApiClkInitTable[0], TRUE);
 494:	4e16      	ldr	r6, [pc, #88]	; (4f0 <CAN_Init+0x9c>)
		NULL,
		NULL,
		NULL,
		NULL,
	};
	Baudrate_Calculate(baud_rate, CanApiClkInitTable);
 496:	4669      	mov	r1, sp
 498:	f7ff ff80 	bl	39c <Baudrate_Calculate>

	LPC_CCAN_API->init_can(&CanApiClkInitTable[0], TRUE);
 49c:	6833      	ldr	r3, [r6, #0]
 49e:	2101      	movs	r1, #1
 4a0:	689b      	ldr	r3, [r3, #8]
 4a2:	4668      	mov	r0, sp
 4a4:	681b      	ldr	r3, [r3, #0]
 4a6:	4798      	blx	r3
	/* Configure the CAN callback functions */
	LPC_CCAN_API->config_calb(&callbacks);
 4a8:	6833      	ldr	r3, [r6, #0]
 4aa:	1c28      	adds	r0, r5, #0
 4ac:	689b      	ldr	r3, [r3, #8]
 4ae:	69db      	ldr	r3, [r3, #28]
 4b0:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 4b2:	2280      	movs	r2, #128	; 0x80
 4b4:	4b0f      	ldr	r3, [pc, #60]	; (4f4 <CAN_Init+0xa0>)
 4b6:	0192      	lsls	r2, r2, #6
 4b8:	601a      	str	r2, [r3, #0]
	/* Enable the CAN Interrupt */
	NVIC_EnableIRQ(CAN_IRQn);

	/* Configure message object 1 to only ID 0x600 */
	msg_obj.msgobj = 1;
 4ba:	2301      	movs	r3, #1
 4bc:	480e      	ldr	r0, [pc, #56]	; (4f8 <CAN_Init+0xa4>)
 4be:	7443      	strb	r3, [r0, #17]
	msg_obj.mode_id = 0xFFF;
 4c0:	4b0e      	ldr	r3, [pc, #56]	; (4fc <CAN_Init+0xa8>)
    // ANDs the mask with the input ID and checks if == to mode_id
	msg_obj.mask = 0x000; 
 4c2:	6044      	str	r4, [r0, #4]
	/* Enable the CAN Interrupt */
	NVIC_EnableIRQ(CAN_IRQn);

	/* Configure message object 1 to only ID 0x600 */
	msg_obj.msgobj = 1;
	msg_obj.mode_id = 0xFFF;
 4c4:	6003      	str	r3, [r0, #0]
    // ANDs the mask with the input ID and checks if == to mode_id
	msg_obj.mask = 0x000; 
	LPC_CCAN_API->config_rxmsgobj(&msg_obj);
 4c6:	6833      	ldr	r3, [r6, #0]
 4c8:	689b      	ldr	r3, [r3, #8]
 4ca:	689b      	ldr	r3, [r3, #8]
 4cc:	4798      	blx	r3

	can_error_flag = false;
 4ce:	4b0c      	ldr	r3, [pc, #48]	; (500 <CAN_Init+0xac>)
 4d0:	701c      	strb	r4, [r3, #0]
	can_error_info = 0;
 4d2:	4b0c      	ldr	r3, [pc, #48]	; (504 <CAN_Init+0xb0>)
 4d4:	601c      	str	r4, [r3, #0]
}
 4d6:	b00b      	add	sp, #44	; 0x2c
 4d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 4da:	46c0      	nop			; (mov r8, r8)
 4dc:	10000114 	.word	0x10000114
 4e0:	100002a8 	.word	0x100002a8
 4e4:	10000100 	.word	0x10000100
 4e8:	100001e8 	.word	0x100001e8
 4ec:	00000c6c 	.word	0x00000c6c
 4f0:	1fff1ff8 	.word	0x1fff1ff8
 4f4:	e000e100 	.word	0xe000e100
 4f8:	10000368 	.word	0x10000368
 4fc:	00000fff 	.word	0x00000fff
 500:	1000012c 	.word	0x1000012c
 504:	10000128 	.word	0x10000128

00000508 <CAN_Receive>:

CAN_ERROR_T CAN_Receive(CCAN_MSG_OBJ_T* user_buffer) {
 508:	b508      	push	{r3, lr}
	if (can_error_flag) {
 50a:	4b0b      	ldr	r3, [pc, #44]	; (538 <CAN_Receive+0x30>)
 50c:	781a      	ldrb	r2, [r3, #0]
 50e:	2a00      	cmp	r2, #0
 510:	d10d      	bne.n	52e <CAN_Receive+0x26>
 512:	4a0a      	ldr	r2, [pc, #40]	; (53c <CAN_Receive+0x34>)
	} else {
		if (!RingBuffer_IsEmpty(&rx_buffer)) {
			RingBuffer_Pop(&rx_buffer, user_buffer);
            return NO_CAN_ERROR;
		} else {
            return NO_RX_CAN_MESSAGE;
 514:	2301      	movs	r3, #1
CAN_ERROR_T CAN_Receive(CCAN_MSG_OBJ_T* user_buffer) {
	if (can_error_flag) {
		can_error_flag = false;
		return Convert_To_CAN_Error(can_error_info);
	} else {
		if (!RingBuffer_IsEmpty(&rx_buffer)) {
 516:	68d1      	ldr	r1, [r2, #12]
 518:	468c      	mov	ip, r1
 51a:	6911      	ldr	r1, [r2, #16]
 51c:	458c      	cmp	ip, r1
 51e:	d004      	beq.n	52a <CAN_Receive+0x22>
 520:	1c01      	adds	r1, r0, #0
			RingBuffer_Pop(&rx_buffer, user_buffer);
 522:	1c10      	adds	r0, r2, #0
 524:	f7ff fe8c 	bl	240 <RingBuffer_Pop>
            return NO_CAN_ERROR;
 528:	2300      	movs	r3, #0
		} else {
            return NO_RX_CAN_MESSAGE;
        }
	}
}
 52a:	1c18      	adds	r0, r3, #0
 52c:	bd08      	pop	{r3, pc}
	can_error_info = 0;
}

CAN_ERROR_T CAN_Receive(CCAN_MSG_OBJ_T* user_buffer) {
	if (can_error_flag) {
		can_error_flag = false;
 52e:	2200      	movs	r2, #0
 530:	701a      	strb	r2, [r3, #0]
void CAN_ResetPeripheral(void) {
    Chip_SYSCTL_PeriphReset(RESET_CAN0);
}

CAN_ERROR_T Convert_To_CAN_Error(uint32_t can_error) {
    return can_error;
 532:	4b03      	ldr	r3, [pc, #12]	; (540 <CAN_Receive+0x38>)
 534:	781b      	ldrb	r3, [r3, #0]
}

CAN_ERROR_T CAN_Receive(CCAN_MSG_OBJ_T* user_buffer) {
	if (can_error_flag) {
		can_error_flag = false;
		return Convert_To_CAN_Error(can_error_info);
 536:	e7f8      	b.n	52a <CAN_Receive+0x22>
 538:	1000012c 	.word	0x1000012c
 53c:	10000114 	.word	0x10000114
 540:	10000128 	.word	0x10000128

00000544 <CAN_Transmit>:
        m_obj->data[i] = data[i];
    }
}

CAN_ERROR_T CAN_Transmit(uint32_t msg_id, uint8_t* data, uint8_t data_len) {
	if (can_error_flag) {
 544:	4b1d      	ldr	r3, [pc, #116]	; (5bc <CAN_Transmit+0x78>)
    for (i = 0; i < m_obj->dlc; i++) {	
        m_obj->data[i] = data[i];
    }
}

CAN_ERROR_T CAN_Transmit(uint32_t msg_id, uint8_t* data, uint8_t data_len) {
 546:	b570      	push	{r4, r5, r6, lr}
	if (can_error_flag) {
 548:	781c      	ldrb	r4, [r3, #0]
 54a:	2c00      	cmp	r4, #0
 54c:	d11d      	bne.n	58a <CAN_Transmit+0x46>
    return (LPC_CCAN->CANEC & 0x00007F00) >> 8;
}

bool CAN_IsTxBusy(void) {
    // page 302 in the user manual
    return ((LPC_CCAN->CANTXREQ1 & 0x00000002) >> 1) == 1;
 54e:	2382      	movs	r3, #130	; 0x82
 550:	4c1b      	ldr	r4, [pc, #108]	; (5c0 <CAN_Transmit+0x7c>)
 552:	005b      	lsls	r3, r3, #1
 554:	58e4      	ldr	r4, [r4, r3]
 556:	3b03      	subs	r3, #3
 558:	3bff      	subs	r3, #255	; 0xff
	if (can_error_flag) {
		can_error_flag = false;
		return Convert_To_CAN_Error(can_error_info);
	} else {
        bool busy = CAN_IsTxBusy();
        if(busy) {
 55a:	4223      	tst	r3, r4
 55c:	d11a      	bne.n	594 <CAN_Transmit+0x50>
        }
	}
}

void prepare_tx_msg_obj(uint32_t msg_id, uint8_t* data, uint8_t data_len, CCAN_MSG_OBJ_T* m_obj) {
    m_obj->msgobj = 2;
 55e:	4e19      	ldr	r6, [pc, #100]	; (5c4 <CAN_Transmit+0x80>)
 560:	7473      	strb	r3, [r6, #17]
    m_obj->mode_id = msg_id;
 562:	6030      	str	r0, [r6, #0]
    m_obj->dlc = data_len;
 564:	7432      	strb	r2, [r6, #16]
    uint8_t i;
    for (i = 0; i < m_obj->dlc; i++) {	
 566:	2300      	movs	r3, #0
 568:	2a00      	cmp	r2, #0
 56a:	d006      	beq.n	57a <CAN_Transmit+0x36>
        m_obj->data[i] = data[i];
 56c:	5ccd      	ldrb	r5, [r1, r3]
 56e:	18f4      	adds	r4, r6, r3
 570:	3301      	adds	r3, #1
 572:	7225      	strb	r5, [r4, #8]
void prepare_tx_msg_obj(uint32_t msg_id, uint8_t* data, uint8_t data_len, CCAN_MSG_OBJ_T* m_obj) {
    m_obj->msgobj = 2;
    m_obj->mode_id = msg_id;
    m_obj->dlc = data_len;
    uint8_t i;
    for (i = 0; i < m_obj->dlc; i++) {	
 574:	b2dc      	uxtb	r4, r3
 576:	42a2      	cmp	r2, r4
 578:	d8f8      	bhi.n	56c <CAN_Transmit+0x28>
        if(busy) {
            prepare_tx_msg_obj(msg_id, data, data_len, &tmp_msg_obj);
	        RingBuffer_Insert(&tx_buffer, &tmp_msg_obj);
        } else {
            prepare_tx_msg_obj(msg_id, data, data_len, &msg_obj);
            LPC_CCAN_API->can_transmit(&msg_obj);
 57a:	4b13      	ldr	r3, [pc, #76]	; (5c8 <CAN_Transmit+0x84>)
 57c:	1c30      	adds	r0, r6, #0
 57e:	681b      	ldr	r3, [r3, #0]
 580:	689b      	ldr	r3, [r3, #8]
 582:	691b      	ldr	r3, [r3, #16]
 584:	4798      	blx	r3
        }
        return NO_CAN_ERROR;
 586:	2000      	movs	r0, #0
	}
}
 588:	bd70      	pop	{r4, r5, r6, pc}
    }
}

CAN_ERROR_T CAN_Transmit(uint32_t msg_id, uint8_t* data, uint8_t data_len) {
	if (can_error_flag) {
		can_error_flag = false;
 58a:	2200      	movs	r2, #0
 58c:	701a      	strb	r2, [r3, #0]
void CAN_ResetPeripheral(void) {
    Chip_SYSCTL_PeriphReset(RESET_CAN0);
}

CAN_ERROR_T Convert_To_CAN_Error(uint32_t can_error) {
    return can_error;
 58e:	4b0f      	ldr	r3, [pc, #60]	; (5cc <CAN_Transmit+0x88>)
 590:	7818      	ldrb	r0, [r3, #0]
}

CAN_ERROR_T CAN_Transmit(uint32_t msg_id, uint8_t* data, uint8_t data_len) {
	if (can_error_flag) {
		can_error_flag = false;
		return Convert_To_CAN_Error(can_error_info);
 592:	e7f9      	b.n	588 <CAN_Transmit+0x44>
        }
	}
}

void prepare_tx_msg_obj(uint32_t msg_id, uint8_t* data, uint8_t data_len, CCAN_MSG_OBJ_T* m_obj) {
    m_obj->msgobj = 2;
 594:	4d0e      	ldr	r5, [pc, #56]	; (5d0 <CAN_Transmit+0x8c>)
 596:	746b      	strb	r3, [r5, #17]
    m_obj->mode_id = msg_id;
 598:	6028      	str	r0, [r5, #0]
    m_obj->dlc = data_len;
 59a:	742a      	strb	r2, [r5, #16]
    uint8_t i;
    for (i = 0; i < m_obj->dlc; i++) {	
 59c:	2300      	movs	r3, #0
 59e:	2a00      	cmp	r2, #0
 5a0:	d006      	beq.n	5b0 <CAN_Transmit+0x6c>
        m_obj->data[i] = data[i];
 5a2:	5ccc      	ldrb	r4, [r1, r3]
 5a4:	18e8      	adds	r0, r5, r3
 5a6:	3301      	adds	r3, #1
 5a8:	7204      	strb	r4, [r0, #8]
void prepare_tx_msg_obj(uint32_t msg_id, uint8_t* data, uint8_t data_len, CCAN_MSG_OBJ_T* m_obj) {
    m_obj->msgobj = 2;
    m_obj->mode_id = msg_id;
    m_obj->dlc = data_len;
    uint8_t i;
    for (i = 0; i < m_obj->dlc; i++) {	
 5aa:	b2d8      	uxtb	r0, r3
 5ac:	4282      	cmp	r2, r0
 5ae:	d8f8      	bhi.n	5a2 <CAN_Transmit+0x5e>
		return Convert_To_CAN_Error(can_error_info);
	} else {
        bool busy = CAN_IsTxBusy();
        if(busy) {
            prepare_tx_msg_obj(msg_id, data, data_len, &tmp_msg_obj);
	        RingBuffer_Insert(&tx_buffer, &tmp_msg_obj);
 5b0:	4808      	ldr	r0, [pc, #32]	; (5d4 <CAN_Transmit+0x90>)
 5b2:	1c29      	adds	r1, r5, #0
 5b4:	f7ff fe20 	bl	1f8 <RingBuffer_Insert>
        } else {
            prepare_tx_msg_obj(msg_id, data, data_len, &msg_obj);
            LPC_CCAN_API->can_transmit(&msg_obj);
        }
        return NO_CAN_ERROR;
 5b8:	2000      	movs	r0, #0
 5ba:	e7e5      	b.n	588 <CAN_Transmit+0x44>
 5bc:	1000012c 	.word	0x1000012c
 5c0:	40050000 	.word	0x40050000
 5c4:	10000368 	.word	0x10000368
 5c8:	1fff1ff8 	.word	0x1fff1ff8
 5cc:	10000128 	.word	0x10000128
 5d0:	100001d0 	.word	0x100001d0
 5d4:	10000100 	.word	0x10000100

000005d8 <SysTick_Handler>:

/**
 * SysTick Timer Interrupt Handler. Counts milliseconds since start
 */
void SysTick_Handler(void) {
	msTicks++;
 5d8:	4a02      	ldr	r2, [pc, #8]	; (5e4 <SysTick_Handler+0xc>)
 5da:	6813      	ldr	r3, [r2, #0]
 5dc:	3301      	adds	r3, #1
 5de:	6013      	str	r3, [r2, #0]
}
 5e0:	4770      	bx	lr
 5e2:	46c0      	nop			; (mov r8, r8)
 5e4:	10000380 	.word	0x10000380

000005e8 <Board_SysTick_Init>:
// -------------------------------------------------------------
// Public Functions and Members

const uint32_t OscRateIn = 0;

int8_t Board_SysTick_Init(void) {
 5e8:	b510      	push	{r4, lr}
	msTicks = 0;
 5ea:	2400      	movs	r4, #0
 5ec:	4b0c      	ldr	r3, [pc, #48]	; (620 <Board_SysTick_Init+0x38>)
 5ee:	601c      	str	r4, [r3, #0]

	// Update the value of SystemCoreClock to the clock speed in hz
	SystemCoreClockUpdate();
 5f0:	f7ff fd7c 	bl	ec <SystemCoreClockUpdate>

	// Initialize SysTick Timer to fire interrupt at 1kHz
	return (SysTick_Config (SystemCoreClock / 1000));
 5f4:	21fa      	movs	r1, #250	; 0xfa
 5f6:	4b0b      	ldr	r3, [pc, #44]	; (624 <Board_SysTick_Init+0x3c>)
 5f8:	0089      	lsls	r1, r1, #2
 5fa:	6818      	ldr	r0, [r3, #0]
 5fc:	f000 f9b0 	bl	960 <__aeabi_uidiv>
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 600:	4a09      	ldr	r2, [pc, #36]	; (628 <Board_SysTick_Init+0x40>)
 602:	3801      	subs	r0, #1
 604:	6050      	str	r0, [r2, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 606:	20c0      	movs	r0, #192	; 0xc0
 608:	4908      	ldr	r1, [pc, #32]	; (62c <Board_SysTick_Init+0x44>)
 60a:	0600      	lsls	r0, r0, #24
 60c:	6a0b      	ldr	r3, [r1, #32]
 60e:	021b      	lsls	r3, r3, #8
 610:	0a1b      	lsrs	r3, r3, #8
 612:	4303      	orrs	r3, r0
 614:	620b      	str	r3, [r1, #32]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 616:	2307      	movs	r3, #7
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 618:	6094      	str	r4, [r2, #8]
}
 61a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 61c:	6013      	str	r3, [r2, #0]
 61e:	bd10      	pop	{r4, pc}
 620:	10000380 	.word	0x10000380
 624:	100001c8 	.word	0x100001c8
 628:	e000e010 	.word	0xe000e010
 62c:	e000ed00 	.word	0xe000ed00

00000630 <Board_LEDs_Init>:

void Board_LEDs_Init() {
 630:	b510      	push	{r4, lr}
	Chip_GPIO_Init(LPC_GPIO);
 632:	24a0      	movs	r4, #160	; 0xa0
 634:	05e4      	lsls	r4, r4, #23
 636:	1c20      	adds	r0, r4, #0
 638:	f7ff fdb8 	bl	1ac <Chip_GPIO_Init>
	Chip_GPIO_WriteDirBit(LPC_GPIO,LED0, true);
 63c:	1c20      	adds	r0, r4, #0
 63e:	2102      	movs	r1, #2
 640:	2205      	movs	r2, #5
 642:	2301      	movs	r3, #1
 644:	f7ff fdbc 	bl	1c0 <Chip_GPIO_WriteDirBit>
}
 648:	bd10      	pop	{r4, pc}
 64a:	46c0      	nop			; (mov r8, r8)

0000064c <Board_UART_Init>:
 * @param	modefunc	: OR'ed values or type IOCON_*
 * @return	Nothing
 */
STATIC INLINE void Chip_IOCON_PinMuxSet(LPC_IOCON_T *pIOCON, CHIP_IOCON_PIO_T pin, uint32_t modefunc)
{
	pIOCON->REG[pin] = modefunc;
 64c:	2201      	movs	r2, #1
 64e:	21a4      	movs	r1, #164	; 0xa4
		SSP_Tx_Buf[i] = 0x01;
		SSP_Rx_Buf[i] = 0xAA;
	}
} 

void Board_UART_Init(uint32_t baudrate) {
 650:	b538      	push	{r3, r4, r5, lr}
 652:	1c05      	adds	r5, r0, #0
 654:	4b09      	ldr	r3, [pc, #36]	; (67c <Board_UART_Init+0x30>)
	Chip_IOCON_PinMuxSet(LPC_IOCON, UART_RX_IOCON, (IOCON_FUNC1 | IOCON_MODE_INACT));	// Rx pin
	Chip_IOCON_PinMuxSet(LPC_IOCON, UART_TX_IOCON, (IOCON_FUNC1 | IOCON_MODE_INACT));	// Tx Pin

	Chip_UART_Init(LPC_USART);
 656:	4c0a      	ldr	r4, [pc, #40]	; (680 <Board_UART_Init+0x34>)
 658:	505a      	str	r2, [r3, r1]
 65a:	3104      	adds	r1, #4
 65c:	505a      	str	r2, [r3, r1]
 65e:	1c20      	adds	r0, r4, #0
 660:	f7ff fe08 	bl	274 <Chip_UART_Init>
	Chip_UART_SetBaud(LPC_USART, baudrate);
 664:	1c29      	adds	r1, r5, #0
 666:	1c20      	adds	r0, r4, #0
 668:	f7ff fe46 	bl	2f8 <Chip_UART_SetBaud>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
 66c:	2303      	movs	r3, #3
 66e:	60e3      	str	r3, [r4, #12]
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
 670:	337e      	adds	r3, #126	; 0x7e
 672:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
	pUART->TER1 = UART_TER1_TXEN;
 674:	3b01      	subs	r3, #1
 676:	6323      	str	r3, [r4, #48]	; 0x30
	Chip_UART_ConfigData(LPC_USART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));
	Chip_UART_SetupFIFOS(LPC_USART, (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2));
	Chip_UART_TXEnable(LPC_USART);
}
 678:	bd38      	pop	{r3, r4, r5, pc}
 67a:	46c0      	nop			; (mov r8, r8)
 67c:	40044000 	.word	0x40044000
 680:	40008000 	.word	0x40008000

00000684 <Board_UART_Print>:

void Board_UART_Print(const char *str) {
 684:	b510      	push	{r4, lr}
 686:	1c04      	adds	r4, r0, #0
	Chip_UART_SendBlocking(LPC_USART, str, strlen(str));
 688:	f000 fa56 	bl	b38 <strlen>
 68c:	1c21      	adds	r1, r4, #0
 68e:	1c02      	adds	r2, r0, #0
 690:	4801      	ldr	r0, [pc, #4]	; (698 <Board_UART_Print+0x14>)
 692:	f7ff fe03 	bl	29c <Chip_UART_SendBlocking>
}
 696:	bd10      	pop	{r4, pc}
 698:	40008000 	.word	0x40008000

0000069c <Board_UART_Println>:

void Board_UART_Println(const char *str) {
 69c:	b508      	push	{r3, lr}
	Board_UART_Print(str);
 69e:	f7ff fff1 	bl	684 <Board_UART_Print>
	Board_UART_Print("\r\n");
 6a2:	4802      	ldr	r0, [pc, #8]	; (6ac <Board_UART_Println+0x10>)
 6a4:	f7ff ffee 	bl	684 <Board_UART_Print>
}
 6a8:	bd08      	pop	{r3, pc}
 6aa:	46c0      	nop			; (mov r8, r8)
 6ac:	00000c90 	.word	0x00000c90

000006b0 <Board_UART_PrintNum>:

void Board_UART_PrintNum(const int num, uint8_t base, bool crlf) {
 6b0:	b538      	push	{r3, r4, r5, lr}
 6b2:	1c0b      	adds	r3, r1, #0
	static char str[32];
	itoa(num, str, base);
 6b4:	4c07      	ldr	r4, [pc, #28]	; (6d4 <Board_UART_PrintNum+0x24>)
void Board_UART_Println(const char *str) {
	Board_UART_Print(str);
	Board_UART_Print("\r\n");
}

void Board_UART_PrintNum(const int num, uint8_t base, bool crlf) {
 6b6:	1c15      	adds	r5, r2, #0
	static char str[32];
	itoa(num, str, base);
 6b8:	1c21      	adds	r1, r4, #0
 6ba:	1c1a      	adds	r2, r3, #0
 6bc:	f000 f9fa 	bl	ab4 <itoa>
	Board_UART_Print(str);
 6c0:	1c20      	adds	r0, r4, #0
 6c2:	f7ff ffdf 	bl	684 <Board_UART_Print>
	if (crlf) Board_UART_Print("\r\n");
 6c6:	2d00      	cmp	r5, #0
 6c8:	d002      	beq.n	6d0 <Board_UART_PrintNum+0x20>
 6ca:	4803      	ldr	r0, [pc, #12]	; (6d8 <Board_UART_PrintNum+0x28>)
 6cc:	f7ff ffda 	bl	684 <Board_UART_Print>
}
 6d0:	bd38      	pop	{r3, r4, r5, pc}
 6d2:	46c0      	nop			; (mov r8, r8)
 6d4:	10000130 	.word	0x10000130
 6d8:	00000c90 	.word	0x00000c90

000006dc <main>:
// -------------------------------------------------------------

// Main Program Loop

int main(void)
{
 6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 6de:	4644      	mov	r4, r8
 6e0:	465f      	mov	r7, fp
 6e2:	4656      	mov	r6, sl
 6e4:	464d      	mov	r5, r9

	//---------------
	// Initialize UART Communication
	Board_UART_Init(UART_BAUD_RATE);
 6e6:	20e1      	movs	r0, #225	; 0xe1
// -------------------------------------------------------------

// Main Program Loop

int main(void)
{
 6e8:	b4f0      	push	{r4, r5, r6, r7}

	//---------------
	// Initialize UART Communication
	Board_UART_Init(UART_BAUD_RATE);
 6ea:	0200      	lsls	r0, r0, #8
// -------------------------------------------------------------

// Main Program Loop

int main(void)
{
 6ec:	b085      	sub	sp, #20

	//---------------
	// Initialize UART Communication
	Board_UART_Init(UART_BAUD_RATE);
 6ee:	f7ff ffad 	bl	64c <Board_UART_Init>
	Board_UART_Println("Started up");
 6f2:	4864      	ldr	r0, [pc, #400]	; (884 <main+0x1a8>)
 6f4:	f7ff ffd2 	bl	69c <Board_UART_Println>

	//---------------
	// Initialize SysTick Timer to generate millisecond count
	if (Board_SysTick_Init()) {
 6f8:	f7ff ff76 	bl	5e8 <Board_SysTick_Init>
 6fc:	1e04      	subs	r4, r0, #0
 6fe:	d003      	beq.n	708 <main+0x2c>
		Board_UART_Println("Failed to Initialize SysTick. ");
 700:	4861      	ldr	r0, [pc, #388]	; (888 <main+0x1ac>)
 702:	f7ff ffcb 	bl	69c <Board_UART_Println>
		// Unrecoverable Error. Hang.
		while(1);
 706:	e7fe      	b.n	706 <main+0x2a>
	}

	//---------------
	// Initialize GPIO and LED as output
	Board_LEDs_Init();
 708:	f7ff ff92 	bl	630 <Board_LEDs_Init>

	//---------------
	// Initialize CAN  and CAN Ring Buffer

	CAN_Init(CCAN_BAUD_RATE);
 70c:	485f      	ldr	r0, [pc, #380]	; (88c <main+0x1b0>)
 70e:	f7ff fea1 	bl	454 <CAN_Init>
	*/
	uint32_t ret;
	uint32_t reset_can_peripheral_time;
	const uint32_t can_error_delay = 5000;
	bool reset_can_peripheral = false;
	can_error_flag = false;
 712:	4b5f      	ldr	r3, [pc, #380]	; (890 <main+0x1b4>)
 714:	4f5f      	ldr	r7, [pc, #380]	; (894 <main+0x1b8>)
 716:	701c      	strb	r4, [r3, #0]
	can_error_info = 0;
 718:	4b5f      	ldr	r3, [pc, #380]	; (898 <main+0x1bc>)
 71a:	4d60      	ldr	r5, [pc, #384]	; (89c <main+0x1c0>)
 71c:	601c      	str	r4, [r3, #0]

	*/
	uint32_t ret;
	uint32_t reset_can_peripheral_time;
	const uint32_t can_error_delay = 5000;
	bool reset_can_peripheral = false;
 71e:	2300      	movs	r3, #0
 720:	4699      	mov	r9, r3
 722:	4b5f      	ldr	r3, [pc, #380]	; (8a0 <main+0x1c4>)
 724:	4698      	mov	r8, r3
 726:	4b5f      	ldr	r3, [pc, #380]	; (8a4 <main+0x1c8>)
 728:	469b      	mov	fp, r3
 72a:	4b5f      	ldr	r3, [pc, #380]	; (8a8 <main+0x1cc>)
 72c:	469a      	mov	sl, r3
	can_error_flag = false;
	can_error_info = 0;

	while (1) {
		uint8_t heartbeat[1];
		heartbeat[0]=1;
 72e:	2301      	movs	r3, #1
 730:	aa02      	add	r2, sp, #8
 732:	7013      	strb	r3, [r2, #0]
		
            // transmit a message!
		if (lastPrint < msTicks-1000) {
 734:	4a5d      	ldr	r2, [pc, #372]	; (8ac <main+0x1d0>)
 736:	4643      	mov	r3, r8
 738:	4694      	mov	ip, r2
 73a:	465a      	mov	r2, fp
 73c:	681b      	ldr	r3, [r3, #0]
 73e:	6812      	ldr	r2, [r2, #0]
 740:	4463      	add	r3, ip
 742:	4293      	cmp	r3, r2
 744:	d900      	bls.n	748 <main+0x6c>
 746:	e085      	b.n	854 <main+0x178>
			CAN_Transmit(0x7F5, heartbeat, 1);
			lastPrint = msTicks;
		}

		if(reset_can_peripheral && msTicks > reset_can_peripheral_time) {
 748:	464b      	mov	r3, r9
 74a:	2b00      	cmp	r3, #0
 74c:	d005      	beq.n	75a <main+0x7e>
 74e:	4643      	mov	r3, r8
 750:	9a01      	ldr	r2, [sp, #4]
 752:	681b      	ldr	r3, [r3, #0]
 754:	429a      	cmp	r2, r3
 756:	d200      	bcs.n	75a <main+0x7e>
 758:	e086      	b.n	868 <main+0x18c>
		    reset_can_peripheral = false;
		}


            // recieve message if there is a message
		    ret = CAN_Receive(&rx_msg);
 75a:	1c38      	adds	r0, r7, #0
 75c:	f7ff fed4 	bl	508 <CAN_Receive>
 760:	1e04      	subs	r4, r0, #0
		    if(ret == NO_RX_CAN_MESSAGE) {
 762:	2c01      	cmp	r4, #1
 764:	d037      	beq.n	7d6 <main+0xfa>
//		        Board_UART_Println("No CAN message received...");
		    } else if(ret == NO_CAN_ERROR) {
 766:	2800      	cmp	r0, #0
 768:	d158      	bne.n	81c <main+0x140>
		        Board_UART_Print("Recieved data ");
 76a:	4851      	ldr	r0, [pc, #324]	; (8b0 <main+0x1d4>)
 76c:	f7ff ff8a 	bl	684 <Board_UART_Print>
		        Print_Buffer(rx_msg.data, rx_msg.dlc);
 770:	7c3e      	ldrb	r6, [r7, #16]
	uint32_t curTicks = msTicks;
	while ((msTicks - curTicks) < ms);
}

static void Print_Buffer(uint8_t* buff, uint8_t buff_size) {
    Chip_UART_SendBlocking(LPC_USART, "0x", 2);
 772:	4850      	ldr	r0, [pc, #320]	; (8b4 <main+0x1d8>)
 774:	4950      	ldr	r1, [pc, #320]	; (8b8 <main+0x1dc>)
 776:	2202      	movs	r2, #2
 778:	f7ff fd90 	bl	29c <Chip_UART_SendBlocking>
    uint8_t i;
    for(i = 0; i < buff_size; i++) {
 77c:	2e00      	cmp	r6, #0
 77e:	d022      	beq.n	7c6 <main+0xea>
 780:	3e01      	subs	r6, #1
 782:	b2f6      	uxtb	r6, r6
 784:	3601      	adds	r6, #1
 786:	1c3c      	adds	r4, r7, #0
 788:	19be      	adds	r6, r7, r6
 78a:	e007      	b.n	79c <main+0xc0>
        itoa(buff[i], str, 16);
        if(buff[i] < 16) {
            Chip_UART_SendBlocking(LPC_USART, "0", 1);
        }
        Chip_UART_SendBlocking(LPC_USART, str, 2);
 78c:	4849      	ldr	r0, [pc, #292]	; (8b4 <main+0x1d8>)
 78e:	1c29      	adds	r1, r5, #0
 790:	2202      	movs	r2, #2
 792:	3401      	adds	r4, #1
 794:	f7ff fd82 	bl	29c <Chip_UART_SendBlocking>
}

static void Print_Buffer(uint8_t* buff, uint8_t buff_size) {
    Chip_UART_SendBlocking(LPC_USART, "0x", 2);
    uint8_t i;
    for(i = 0; i < buff_size; i++) {
 798:	42b4      	cmp	r4, r6
 79a:	d014      	beq.n	7c6 <main+0xea>
        itoa(buff[i], str, 16);
 79c:	7a20      	ldrb	r0, [r4, #8]
 79e:	1c29      	adds	r1, r5, #0
 7a0:	2210      	movs	r2, #16
 7a2:	f000 f987 	bl	ab4 <itoa>
        if(buff[i] < 16) {
 7a6:	7a23      	ldrb	r3, [r4, #8]
 7a8:	2b0f      	cmp	r3, #15
 7aa:	d8ef      	bhi.n	78c <main+0xb0>
            Chip_UART_SendBlocking(LPC_USART, "0", 1);
 7ac:	4943      	ldr	r1, [pc, #268]	; (8bc <main+0x1e0>)
 7ae:	2201      	movs	r2, #1
 7b0:	4840      	ldr	r0, [pc, #256]	; (8b4 <main+0x1d8>)
 7b2:	f7ff fd73 	bl	29c <Chip_UART_SendBlocking>
 7b6:	3401      	adds	r4, #1
        }
        Chip_UART_SendBlocking(LPC_USART, str, 2);
 7b8:	483e      	ldr	r0, [pc, #248]	; (8b4 <main+0x1d8>)
 7ba:	1c29      	adds	r1, r5, #0
 7bc:	2202      	movs	r2, #2
 7be:	f7ff fd6d 	bl	29c <Chip_UART_SendBlocking>
}

static void Print_Buffer(uint8_t* buff, uint8_t buff_size) {
    Chip_UART_SendBlocking(LPC_USART, "0x", 2);
    uint8_t i;
    for(i = 0; i < buff_size; i++) {
 7c2:	42b4      	cmp	r4, r6
 7c4:	d1ea      	bne.n	79c <main+0xc0>
		    if(ret == NO_RX_CAN_MESSAGE) {
//		        Board_UART_Println("No CAN message received...");
		    } else if(ret == NO_CAN_ERROR) {
		        Board_UART_Print("Recieved data ");
		        Print_Buffer(rx_msg.data, rx_msg.dlc);
		        Board_UART_Print(" from ");
 7c6:	483e      	ldr	r0, [pc, #248]	; (8c0 <main+0x1e4>)
 7c8:	f7ff ff5c 	bl	684 <Board_UART_Print>
		        Board_UART_PrintNum(rx_msg.mode_id,16,true);
 7cc:	6838      	ldr	r0, [r7, #0]
 7ce:	2110      	movs	r1, #16
 7d0:	2201      	movs	r2, #1
 7d2:	f7ff ff6d 	bl	6b0 <Board_UART_PrintNum>
		        reset_can_peripheral_time = msTicks + can_error_delay;
		    }
		uint8_t count;
		uint8_t data[1];
        
		if ((count = Chip_UART_Read(LPC_USART, uart_rx_buffer, BUFFER_SIZE)) != 0) {
 7d6:	4837      	ldr	r0, [pc, #220]	; (8b4 <main+0x1d8>)
 7d8:	4651      	mov	r1, sl
 7da:	2208      	movs	r2, #8
 7dc:	f7ff fd74 	bl	2c8 <Chip_UART_Read>
 7e0:	b2c0      	uxtb	r0, r0
 7e2:	2800      	cmp	r0, #0
 7e4:	d0a3      	beq.n	72e <main+0x52>
			switch (uart_rx_buffer[0]) {
 7e6:	4653      	mov	r3, sl
 7e8:	781b      	ldrb	r3, [r3, #0]
 7ea:	2b61      	cmp	r3, #97	; 0x61
 7ec:	d19f      	bne.n	72e <main+0x52>
				case 'a':
					Board_UART_Println("Sending CAN with ID: 0x600");
 7ee:	4835      	ldr	r0, [pc, #212]	; (8c4 <main+0x1e8>)
 7f0:	f7ff ff54 	bl	69c <Board_UART_Println>
					data[0] = 0xAA;
 7f4:	23aa      	movs	r3, #170	; 0xaa
					ret = CAN_Transmit(0x600, data, 1);
 7f6:	20c0      	movs	r0, #192	; 0xc0
        
		if ((count = Chip_UART_Read(LPC_USART, uart_rx_buffer, BUFFER_SIZE)) != 0) {
			switch (uart_rx_buffer[0]) {
				case 'a':
					Board_UART_Println("Sending CAN with ID: 0x600");
					data[0] = 0xAA;
 7f8:	aa02      	add	r2, sp, #8
 7fa:	7113      	strb	r3, [r2, #4]
					ret = CAN_Transmit(0x600, data, 1);
 7fc:	00c0      	lsls	r0, r0, #3
 7fe:	a903      	add	r1, sp, #12
 800:	2201      	movs	r2, #1
 802:	f7ff fe9f 	bl	544 <CAN_Transmit>
 806:	1e04      	subs	r4, r0, #0
					    if(ret != NO_CAN_ERROR) {
 808:	d091      	beq.n	72e <main+0x52>
						Board_UART_Print("CAN Error: ");
 80a:	482f      	ldr	r0, [pc, #188]	; (8c8 <main+0x1ec>)
 80c:	f7ff ff3a 	bl	684 <Board_UART_Print>
						Board_UART_PrintNum(ret, 2,true);
 810:	1c20      	adds	r0, r4, #0
 812:	2102      	movs	r1, #2
 814:	2201      	movs	r2, #1
 816:	f7ff ff4b 	bl	6b0 <Board_UART_PrintNum>
				default:
					//Board_UART_Println("Invalid Command");
					break;
			}
		}
	}
 81a:	e788      	b.n	72e <main+0x52>
		        Board_UART_Print("Recieved data ");
		        Print_Buffer(rx_msg.data, rx_msg.dlc);
		        Board_UART_Print(" from ");
		        Board_UART_PrintNum(rx_msg.mode_id,16,true);
		    } else {
		        Board_UART_Print("CAN Error: ");
 81c:	482a      	ldr	r0, [pc, #168]	; (8c8 <main+0x1ec>)
 81e:	f7ff ff31 	bl	684 <Board_UART_Print>
		        Board_UART_PrintNum(ret, 2,true);
 822:	2102      	movs	r1, #2
 824:	2201      	movs	r2, #1
 826:	1c20      	adds	r0, r4, #0
 828:	f7ff ff42 	bl	6b0 <Board_UART_PrintNum>

		        Board_UART_Print("Will attempt to reset peripheral in ");
 82c:	4827      	ldr	r0, [pc, #156]	; (8cc <main+0x1f0>)
 82e:	f7ff ff29 	bl	684 <Board_UART_Print>
		        Board_UART_PrintNum(can_error_delay/1000,10,false);
 832:	2200      	movs	r2, #0
 834:	2005      	movs	r0, #5
 836:	210a      	movs	r1, #10
 838:	f7ff ff3a 	bl	6b0 <Board_UART_PrintNum>
		        Board_UART_Println(" seconds.");
 83c:	4824      	ldr	r0, [pc, #144]	; (8d0 <main+0x1f4>)
 83e:	f7ff ff2d 	bl	69c <Board_UART_Println>
		        reset_can_peripheral = true;
		        reset_can_peripheral_time = msTicks + can_error_delay;
 842:	4643      	mov	r3, r8
 844:	4a23      	ldr	r2, [pc, #140]	; (8d4 <main+0x1f8>)
 846:	681b      	ldr	r3, [r3, #0]
 848:	4694      	mov	ip, r2
 84a:	4463      	add	r3, ip
 84c:	9301      	str	r3, [sp, #4]
		        Board_UART_PrintNum(ret, 2,true);

		        Board_UART_Print("Will attempt to reset peripheral in ");
		        Board_UART_PrintNum(can_error_delay/1000,10,false);
		        Board_UART_Println(" seconds.");
		        reset_can_peripheral = true;
 84e:	2301      	movs	r3, #1
 850:	4699      	mov	r9, r3
 852:	e7c0      	b.n	7d6 <main+0xfa>
		uint8_t heartbeat[1];
		heartbeat[0]=1;
		
            // transmit a message!
		if (lastPrint < msTicks-1000) {
			CAN_Transmit(0x7F5, heartbeat, 1);
 854:	2201      	movs	r2, #1
 856:	4820      	ldr	r0, [pc, #128]	; (8d8 <main+0x1fc>)
 858:	a902      	add	r1, sp, #8
 85a:	f7ff fe73 	bl	544 <CAN_Transmit>
			lastPrint = msTicks;
 85e:	4643      	mov	r3, r8
 860:	465a      	mov	r2, fp
 862:	681b      	ldr	r3, [r3, #0]
 864:	6013      	str	r3, [r2, #0]
 866:	e76f      	b.n	748 <main+0x6c>
		}

		if(reset_can_peripheral && msTicks > reset_can_peripheral_time) {
		    Board_UART_Println("Attempting to reset CAN peripheral...");
 868:	481c      	ldr	r0, [pc, #112]	; (8dc <main+0x200>)
 86a:	f7ff ff17 	bl	69c <Board_UART_Println>
		    CAN_ResetPeripheral();
 86e:	f7ff fddb 	bl	428 <CAN_ResetPeripheral>
		    CAN_Init(CCAN_BAUD_RATE);
 872:	4806      	ldr	r0, [pc, #24]	; (88c <main+0x1b0>)
 874:	f7ff fdee 	bl	454 <CAN_Init>
		    Board_UART_Println("Reset CAN peripheral. ");
 878:	4819      	ldr	r0, [pc, #100]	; (8e0 <main+0x204>)
 87a:	f7ff ff0f 	bl	69c <Board_UART_Println>
		    reset_can_peripheral = false;
 87e:	2300      	movs	r3, #0
 880:	4699      	mov	r9, r3
 882:	e76a      	b.n	75a <main+0x7e>
 884:	00000c94 	.word	0x00000c94
 888:	00000ca0 	.word	0x00000ca0
 88c:	0007a120 	.word	0x0007a120
 890:	10000150 	.word	0x10000150
 894:	10000388 	.word	0x10000388
 898:	10000160 	.word	0x10000160
 89c:	10000164 	.word	0x10000164
 8a0:	10000380 	.word	0x10000380
 8a4:	1000015c 	.word	0x1000015c
 8a8:	10000154 	.word	0x10000154
 8ac:	fffffc18 	.word	0xfffffc18
 8b0:	00000d00 	.word	0x00000d00
 8b4:	40008000 	.word	0x40008000
 8b8:	00000d10 	.word	0x00000d10
 8bc:	00000d1c 	.word	0x00000d1c
 8c0:	00000d14 	.word	0x00000d14
 8c4:	00000d60 	.word	0x00000d60
 8c8:	00000d20 	.word	0x00000d20
 8cc:	00000d2c 	.word	0x00000d2c
 8d0:	00000d54 	.word	0x00000d54
 8d4:	00001388 	.word	0x00001388
 8d8:	000007f5 	.word	0x000007f5
 8dc:	00000cc0 	.word	0x00000cc0
 8e0:	00000ce8 	.word	0x00000ce8

000008e4 <SystemInit>:
 * @brief  Setup the microcontroller system.
 *         Initialize the System.
 */
void SystemInit (void) {
#if (CLOCK_SETUP)                                 /* Clock Setup              */
  SystemCoreClock = __SYSTEM_CLOCK;
 8e4:	4a18      	ldr	r2, [pc, #96]	; (948 <SystemInit+0x64>)
 8e6:	4b19      	ldr	r3, [pc, #100]	; (94c <SystemInit+0x68>)
#endif
  LPC_SYSCTL->SYSPLLCLKSEL  = SYSPLLCLKSEL_Val;   /* Select PLL Input         */
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x1;                /* Update Clock Source      */
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x0;                /* Toggle Update Register   */
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x1;
  while (!(LPC_SYSCTL->SYSPLLCLKUEN & 0x1));      /* Wait Until Updated       */
 8e8:	2001      	movs	r0, #1
 * @brief  Setup the microcontroller system.
 *         Initialize the System.
 */
void SystemInit (void) {
#if (CLOCK_SETUP)                                 /* Clock Setup              */
  SystemCoreClock = __SYSTEM_CLOCK;
 8ea:	601a      	str	r2, [r3, #0]
  TicksPerMS = __SYSTEM_CLOCK/1000;
 8ec:	4a18      	ldr	r2, [pc, #96]	; (950 <SystemInit+0x6c>)
 8ee:	4b19      	ldr	r3, [pc, #100]	; (954 <SystemInit+0x70>)

  LPC_SYSCTL->PDRUNCFG     &= ~(1 << 5);          /* Power-up System Osc      */
  LPC_SYSCTL->SYSOSCCTRL    = SYSOSCCTRL_Val;
  for (i = 0; i < 200; i++) __NOP();
#endif
  LPC_SYSCTL->SYSPLLCLKSEL  = SYSPLLCLKSEL_Val;   /* Select PLL Input         */
 8f0:	4919      	ldr	r1, [pc, #100]	; (958 <SystemInit+0x74>)
 *         Initialize the System.
 */
void SystemInit (void) {
#if (CLOCK_SETUP)                                 /* Clock Setup              */
  SystemCoreClock = __SYSTEM_CLOCK;
  TicksPerMS = __SYSTEM_CLOCK/1000;
 8f2:	601a      	str	r2, [r3, #0]

  LPC_SYSCTL->PDRUNCFG     &= ~(1 << 5);          /* Power-up System Osc      */
  LPC_SYSCTL->SYSOSCCTRL    = SYSOSCCTRL_Val;
  for (i = 0; i < 200; i++) __NOP();
#endif
  LPC_SYSCTL->SYSPLLCLKSEL  = SYSPLLCLKSEL_Val;   /* Select PLL Input         */
 8f4:	2200      	movs	r2, #0
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x1;                /* Update Clock Source      */
 8f6:	2301      	movs	r3, #1

  LPC_SYSCTL->PDRUNCFG     &= ~(1 << 5);          /* Power-up System Osc      */
  LPC_SYSCTL->SYSOSCCTRL    = SYSOSCCTRL_Val;
  for (i = 0; i < 200; i++) __NOP();
#endif
  LPC_SYSCTL->SYSPLLCLKSEL  = SYSPLLCLKSEL_Val;   /* Select PLL Input         */
 8f8:	640a      	str	r2, [r1, #64]	; 0x40
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x1;                /* Update Clock Source      */
 8fa:	644b      	str	r3, [r1, #68]	; 0x44
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x0;                /* Toggle Update Register   */
 8fc:	644a      	str	r2, [r1, #68]	; 0x44
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x1;
 8fe:	644b      	str	r3, [r1, #68]	; 0x44
  while (!(LPC_SYSCTL->SYSPLLCLKUEN & 0x1));      /* Wait Until Updated       */
 900:	6c4a      	ldr	r2, [r1, #68]	; 0x44
 902:	4b15      	ldr	r3, [pc, #84]	; (958 <SystemInit+0x74>)
 904:	4210      	tst	r0, r2
 906:	d0fb      	beq.n	900 <SystemInit+0x1c>
#if (SYSPLL_SETUP)                                /* System PLL Setup         */
  LPC_SYSCTL->SYSPLLCTRL    = SYSPLLCTRL_Val;
 908:	2223      	movs	r2, #35	; 0x23
  LPC_SYSCTL->PDRUNCFG     &= ~(1 << 7);          /* Power-up SYSPLL          */
 90a:	218e      	movs	r1, #142	; 0x8e
 90c:	2080      	movs	r0, #128	; 0x80
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x1;                /* Update Clock Source      */
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x0;                /* Toggle Update Register   */
  LPC_SYSCTL->SYSPLLCLKUEN  = 0x1;
  while (!(LPC_SYSCTL->SYSPLLCLKUEN & 0x1));      /* Wait Until Updated       */
#if (SYSPLL_SETUP)                                /* System PLL Setup         */
  LPC_SYSCTL->SYSPLLCTRL    = SYSPLLCTRL_Val;
 90e:	609a      	str	r2, [r3, #8]
  LPC_SYSCTL->PDRUNCFG     &= ~(1 << 7);          /* Power-up SYSPLL          */
 910:	0089      	lsls	r1, r1, #2
 912:	585a      	ldr	r2, [r3, r1]
 914:	4382      	bics	r2, r0
 916:	505a      	str	r2, [r3, r1]
  while (!(LPC_SYSCTL->SYSPLLSTAT & 0x1));	      /* Wait Until PLL Locked    */
 918:	1c1a      	adds	r2, r3, #0
 91a:	387f      	subs	r0, #127	; 0x7f
 91c:	68d1      	ldr	r1, [r2, #12]
 91e:	4b0e      	ldr	r3, [pc, #56]	; (958 <SystemInit+0x74>)
 920:	4208      	tst	r0, r1
 922:	d0fb      	beq.n	91c <SystemInit+0x38>
#endif
#if (WDTOSC_SETUP)                                /* Watchdog Oscillator Setup*/
  LPC_SYSCTL->WDTOSCCTRL    = WDTOSCCTRL_Val;
  LPC_SYSCTL->PDRUNCFG     &= ~(1 << 6);          /* Power-up WDT Clock       */
#endif
  LPC_SYSCTL->MAINCLKSEL    = MAINCLKSEL_Val;     /* Select PLL Clock Output  */
 924:	2203      	movs	r2, #3
 926:	671a      	str	r2, [r3, #112]	; 0x70
  LPC_SYSCTL->MAINCLKUEN    = 0x0;                /* Toggle Update Register   */
 928:	2200      	movs	r2, #0
  LPC_SYSCTL->MAINCLKUEN    = 0x1;
  while (!(LPC_SYSCTL->MAINCLKUEN & 0x1));        /* Wait Until Updated       */
 92a:	2001      	movs	r0, #1
#if (WDTOSC_SETUP)                                /* Watchdog Oscillator Setup*/
  LPC_SYSCTL->WDTOSCCTRL    = WDTOSCCTRL_Val;
  LPC_SYSCTL->PDRUNCFG     &= ~(1 << 6);          /* Power-up WDT Clock       */
#endif
  LPC_SYSCTL->MAINCLKSEL    = MAINCLKSEL_Val;     /* Select PLL Clock Output  */
  LPC_SYSCTL->MAINCLKUEN    = 0x0;                /* Toggle Update Register   */
 92c:	675a      	str	r2, [r3, #116]	; 0x74
  LPC_SYSCTL->MAINCLKUEN    = 0x1;
 92e:	3201      	adds	r2, #1
 930:	675a      	str	r2, [r3, #116]	; 0x74
  while (!(LPC_SYSCTL->MAINCLKUEN & 0x1));        /* Wait Until Updated       */
 932:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 934:	4908      	ldr	r1, [pc, #32]	; (958 <SystemInit+0x74>)
 936:	4210      	tst	r0, r2
 938:	d0fb      	beq.n	932 <SystemInit+0x4e>
#endif

  LPC_SYSCTL->SYSAHBCLKDIV  = SYSAHBCLKDIV_Val;
 93a:	2301      	movs	r3, #1
  LPC_SYSCTL->SYSAHBCLKCTRL = AHBCLKCTRL_Val;
 93c:	4a07      	ldr	r2, [pc, #28]	; (95c <SystemInit+0x78>)
  LPC_SYSCTL->MAINCLKUEN    = 0x0;                /* Toggle Update Register   */
  LPC_SYSCTL->MAINCLKUEN    = 0x1;
  while (!(LPC_SYSCTL->MAINCLKUEN & 0x1));        /* Wait Until Updated       */
#endif

  LPC_SYSCTL->SYSAHBCLKDIV  = SYSAHBCLKDIV_Val;
 93e:	678b      	str	r3, [r1, #120]	; 0x78
  LPC_SYSCTL->SYSAHBCLKCTRL = AHBCLKCTRL_Val;
 940:	337f      	adds	r3, #127	; 0x7f
 942:	50ca      	str	r2, [r1, r3]
#endif

#if (MEMMAP_SETUP || MEMMAP_INIT)                  /* Memory Mapping Setup               */
  LPC_SYSCTL->SYSMEMREMAP = SYSMEMREMAP_Val;
#endif
}
 944:	4770      	bx	lr
 946:	46c0      	nop			; (mov r8, r8)
 948:	02dc6c00 	.word	0x02dc6c00
 94c:	100001c8 	.word	0x100001c8
 950:	0000bb80 	.word	0x0000bb80
 954:	100003a0 	.word	0x100003a0
 958:	40048000 	.word	0x40048000
 95c:	0001005f 	.word	0x0001005f

00000960 <__aeabi_uidiv>:
 960:	2200      	movs	r2, #0
 962:	0843      	lsrs	r3, r0, #1
 964:	428b      	cmp	r3, r1
 966:	d374      	bcc.n	a52 <__aeabi_uidiv+0xf2>
 968:	0903      	lsrs	r3, r0, #4
 96a:	428b      	cmp	r3, r1
 96c:	d35f      	bcc.n	a2e <__aeabi_uidiv+0xce>
 96e:	0a03      	lsrs	r3, r0, #8
 970:	428b      	cmp	r3, r1
 972:	d344      	bcc.n	9fe <__aeabi_uidiv+0x9e>
 974:	0b03      	lsrs	r3, r0, #12
 976:	428b      	cmp	r3, r1
 978:	d328      	bcc.n	9cc <__aeabi_uidiv+0x6c>
 97a:	0c03      	lsrs	r3, r0, #16
 97c:	428b      	cmp	r3, r1
 97e:	d30d      	bcc.n	99c <__aeabi_uidiv+0x3c>
 980:	22ff      	movs	r2, #255	; 0xff
 982:	0209      	lsls	r1, r1, #8
 984:	ba12      	rev	r2, r2
 986:	0c03      	lsrs	r3, r0, #16
 988:	428b      	cmp	r3, r1
 98a:	d302      	bcc.n	992 <__aeabi_uidiv+0x32>
 98c:	1212      	asrs	r2, r2, #8
 98e:	0209      	lsls	r1, r1, #8
 990:	d065      	beq.n	a5e <__aeabi_uidiv+0xfe>
 992:	0b03      	lsrs	r3, r0, #12
 994:	428b      	cmp	r3, r1
 996:	d319      	bcc.n	9cc <__aeabi_uidiv+0x6c>
 998:	e000      	b.n	99c <__aeabi_uidiv+0x3c>
 99a:	0a09      	lsrs	r1, r1, #8
 99c:	0bc3      	lsrs	r3, r0, #15
 99e:	428b      	cmp	r3, r1
 9a0:	d301      	bcc.n	9a6 <__aeabi_uidiv+0x46>
 9a2:	03cb      	lsls	r3, r1, #15
 9a4:	1ac0      	subs	r0, r0, r3
 9a6:	4152      	adcs	r2, r2
 9a8:	0b83      	lsrs	r3, r0, #14
 9aa:	428b      	cmp	r3, r1
 9ac:	d301      	bcc.n	9b2 <__aeabi_uidiv+0x52>
 9ae:	038b      	lsls	r3, r1, #14
 9b0:	1ac0      	subs	r0, r0, r3
 9b2:	4152      	adcs	r2, r2
 9b4:	0b43      	lsrs	r3, r0, #13
 9b6:	428b      	cmp	r3, r1
 9b8:	d301      	bcc.n	9be <__aeabi_uidiv+0x5e>
 9ba:	034b      	lsls	r3, r1, #13
 9bc:	1ac0      	subs	r0, r0, r3
 9be:	4152      	adcs	r2, r2
 9c0:	0b03      	lsrs	r3, r0, #12
 9c2:	428b      	cmp	r3, r1
 9c4:	d301      	bcc.n	9ca <__aeabi_uidiv+0x6a>
 9c6:	030b      	lsls	r3, r1, #12
 9c8:	1ac0      	subs	r0, r0, r3
 9ca:	4152      	adcs	r2, r2
 9cc:	0ac3      	lsrs	r3, r0, #11
 9ce:	428b      	cmp	r3, r1
 9d0:	d301      	bcc.n	9d6 <__aeabi_uidiv+0x76>
 9d2:	02cb      	lsls	r3, r1, #11
 9d4:	1ac0      	subs	r0, r0, r3
 9d6:	4152      	adcs	r2, r2
 9d8:	0a83      	lsrs	r3, r0, #10
 9da:	428b      	cmp	r3, r1
 9dc:	d301      	bcc.n	9e2 <__aeabi_uidiv+0x82>
 9de:	028b      	lsls	r3, r1, #10
 9e0:	1ac0      	subs	r0, r0, r3
 9e2:	4152      	adcs	r2, r2
 9e4:	0a43      	lsrs	r3, r0, #9
 9e6:	428b      	cmp	r3, r1
 9e8:	d301      	bcc.n	9ee <__aeabi_uidiv+0x8e>
 9ea:	024b      	lsls	r3, r1, #9
 9ec:	1ac0      	subs	r0, r0, r3
 9ee:	4152      	adcs	r2, r2
 9f0:	0a03      	lsrs	r3, r0, #8
 9f2:	428b      	cmp	r3, r1
 9f4:	d301      	bcc.n	9fa <__aeabi_uidiv+0x9a>
 9f6:	020b      	lsls	r3, r1, #8
 9f8:	1ac0      	subs	r0, r0, r3
 9fa:	4152      	adcs	r2, r2
 9fc:	d2cd      	bcs.n	99a <__aeabi_uidiv+0x3a>
 9fe:	09c3      	lsrs	r3, r0, #7
 a00:	428b      	cmp	r3, r1
 a02:	d301      	bcc.n	a08 <__aeabi_uidiv+0xa8>
 a04:	01cb      	lsls	r3, r1, #7
 a06:	1ac0      	subs	r0, r0, r3
 a08:	4152      	adcs	r2, r2
 a0a:	0983      	lsrs	r3, r0, #6
 a0c:	428b      	cmp	r3, r1
 a0e:	d301      	bcc.n	a14 <__aeabi_uidiv+0xb4>
 a10:	018b      	lsls	r3, r1, #6
 a12:	1ac0      	subs	r0, r0, r3
 a14:	4152      	adcs	r2, r2
 a16:	0943      	lsrs	r3, r0, #5
 a18:	428b      	cmp	r3, r1
 a1a:	d301      	bcc.n	a20 <__aeabi_uidiv+0xc0>
 a1c:	014b      	lsls	r3, r1, #5
 a1e:	1ac0      	subs	r0, r0, r3
 a20:	4152      	adcs	r2, r2
 a22:	0903      	lsrs	r3, r0, #4
 a24:	428b      	cmp	r3, r1
 a26:	d301      	bcc.n	a2c <__aeabi_uidiv+0xcc>
 a28:	010b      	lsls	r3, r1, #4
 a2a:	1ac0      	subs	r0, r0, r3
 a2c:	4152      	adcs	r2, r2
 a2e:	08c3      	lsrs	r3, r0, #3
 a30:	428b      	cmp	r3, r1
 a32:	d301      	bcc.n	a38 <__aeabi_uidiv+0xd8>
 a34:	00cb      	lsls	r3, r1, #3
 a36:	1ac0      	subs	r0, r0, r3
 a38:	4152      	adcs	r2, r2
 a3a:	0883      	lsrs	r3, r0, #2
 a3c:	428b      	cmp	r3, r1
 a3e:	d301      	bcc.n	a44 <__aeabi_uidiv+0xe4>
 a40:	008b      	lsls	r3, r1, #2
 a42:	1ac0      	subs	r0, r0, r3
 a44:	4152      	adcs	r2, r2
 a46:	0843      	lsrs	r3, r0, #1
 a48:	428b      	cmp	r3, r1
 a4a:	d301      	bcc.n	a50 <__aeabi_uidiv+0xf0>
 a4c:	004b      	lsls	r3, r1, #1
 a4e:	1ac0      	subs	r0, r0, r3
 a50:	4152      	adcs	r2, r2
 a52:	1a41      	subs	r1, r0, r1
 a54:	d200      	bcs.n	a58 <__aeabi_uidiv+0xf8>
 a56:	4601      	mov	r1, r0
 a58:	4152      	adcs	r2, r2
 a5a:	4610      	mov	r0, r2
 a5c:	4770      	bx	lr
 a5e:	e7ff      	b.n	a60 <__aeabi_uidiv+0x100>
 a60:	b501      	push	{r0, lr}
 a62:	2000      	movs	r0, #0
 a64:	f000 f80c 	bl	a80 <__aeabi_idiv0>
 a68:	bd02      	pop	{r1, pc}
 a6a:	46c0      	nop			; (mov r8, r8)

00000a6c <__aeabi_uidivmod>:
 a6c:	2900      	cmp	r1, #0
 a6e:	d0f7      	beq.n	a60 <__aeabi_uidiv+0x100>
 a70:	b503      	push	{r0, r1, lr}
 a72:	f7ff ff75 	bl	960 <__aeabi_uidiv>
 a76:	bc0e      	pop	{r1, r2, r3}
 a78:	4342      	muls	r2, r0
 a7a:	1a89      	subs	r1, r1, r2
 a7c:	4718      	bx	r3
 a7e:	46c0      	nop			; (mov r8, r8)

00000a80 <__aeabi_idiv0>:
 a80:	4770      	bx	lr
 a82:	46c0      	nop			; (mov r8, r8)

00000a84 <__itoa>:
 a84:	1e93      	subs	r3, r2, #2
 a86:	b510      	push	{r4, lr}
 a88:	2b22      	cmp	r3, #34	; 0x22
 a8a:	d80f      	bhi.n	aac <__itoa+0x28>
 a8c:	2a0a      	cmp	r2, #10
 a8e:	d006      	beq.n	a9e <__itoa+0x1a>
 a90:	2300      	movs	r3, #0
 a92:	1c0c      	adds	r4, r1, #0
 a94:	18c9      	adds	r1, r1, r3
 a96:	f000 f883 	bl	ba0 <__utoa>
 a9a:	1c20      	adds	r0, r4, #0
 a9c:	bd10      	pop	{r4, pc}
 a9e:	2800      	cmp	r0, #0
 aa0:	daf6      	bge.n	a90 <__itoa+0xc>
 aa2:	232d      	movs	r3, #45	; 0x2d
 aa4:	4240      	negs	r0, r0
 aa6:	700b      	strb	r3, [r1, #0]
 aa8:	3b2c      	subs	r3, #44	; 0x2c
 aaa:	e7f2      	b.n	a92 <__itoa+0xe>
 aac:	2300      	movs	r3, #0
 aae:	2000      	movs	r0, #0
 ab0:	700b      	strb	r3, [r1, #0]
 ab2:	e7f3      	b.n	a9c <__itoa+0x18>

00000ab4 <itoa>:
 ab4:	b508      	push	{r3, lr}
 ab6:	f7ff ffe5 	bl	a84 <__itoa>
 aba:	bd08      	pop	{r3, pc}

00000abc <memcpy>:
 abc:	b570      	push	{r4, r5, r6, lr}
 abe:	2a0f      	cmp	r2, #15
 ac0:	d932      	bls.n	b28 <memcpy+0x6c>
 ac2:	1c04      	adds	r4, r0, #0
 ac4:	430c      	orrs	r4, r1
 ac6:	1c0b      	adds	r3, r1, #0
 ac8:	07a4      	lsls	r4, r4, #30
 aca:	d131      	bne.n	b30 <memcpy+0x74>
 acc:	1c15      	adds	r5, r2, #0
 ace:	1c04      	adds	r4, r0, #0
 ad0:	3d10      	subs	r5, #16
 ad2:	092d      	lsrs	r5, r5, #4
 ad4:	3501      	adds	r5, #1
 ad6:	012d      	lsls	r5, r5, #4
 ad8:	1949      	adds	r1, r1, r5
 ada:	681e      	ldr	r6, [r3, #0]
 adc:	6026      	str	r6, [r4, #0]
 ade:	685e      	ldr	r6, [r3, #4]
 ae0:	6066      	str	r6, [r4, #4]
 ae2:	689e      	ldr	r6, [r3, #8]
 ae4:	60a6      	str	r6, [r4, #8]
 ae6:	68de      	ldr	r6, [r3, #12]
 ae8:	3310      	adds	r3, #16
 aea:	60e6      	str	r6, [r4, #12]
 aec:	3410      	adds	r4, #16
 aee:	4299      	cmp	r1, r3
 af0:	d1f3      	bne.n	ada <memcpy+0x1e>
 af2:	230f      	movs	r3, #15
 af4:	1945      	adds	r5, r0, r5
 af6:	4013      	ands	r3, r2
 af8:	2b03      	cmp	r3, #3
 afa:	d91b      	bls.n	b34 <memcpy+0x78>
 afc:	1f1c      	subs	r4, r3, #4
 afe:	2300      	movs	r3, #0
 b00:	08a4      	lsrs	r4, r4, #2
 b02:	3401      	adds	r4, #1
 b04:	00a4      	lsls	r4, r4, #2
 b06:	58ce      	ldr	r6, [r1, r3]
 b08:	50ee      	str	r6, [r5, r3]
 b0a:	3304      	adds	r3, #4
 b0c:	42a3      	cmp	r3, r4
 b0e:	d1fa      	bne.n	b06 <memcpy+0x4a>
 b10:	18ed      	adds	r5, r5, r3
 b12:	18c9      	adds	r1, r1, r3
 b14:	2303      	movs	r3, #3
 b16:	401a      	ands	r2, r3
 b18:	d005      	beq.n	b26 <memcpy+0x6a>
 b1a:	2300      	movs	r3, #0
 b1c:	5ccc      	ldrb	r4, [r1, r3]
 b1e:	54ec      	strb	r4, [r5, r3]
 b20:	3301      	adds	r3, #1
 b22:	4293      	cmp	r3, r2
 b24:	d1fa      	bne.n	b1c <memcpy+0x60>
 b26:	bd70      	pop	{r4, r5, r6, pc}
 b28:	1c05      	adds	r5, r0, #0
 b2a:	2a00      	cmp	r2, #0
 b2c:	d1f5      	bne.n	b1a <memcpy+0x5e>
 b2e:	e7fa      	b.n	b26 <memcpy+0x6a>
 b30:	1c05      	adds	r5, r0, #0
 b32:	e7f2      	b.n	b1a <memcpy+0x5e>
 b34:	1c1a      	adds	r2, r3, #0
 b36:	e7f8      	b.n	b2a <memcpy+0x6e>

00000b38 <strlen>:
 b38:	b510      	push	{r4, lr}
 b3a:	0783      	lsls	r3, r0, #30
 b3c:	d027      	beq.n	b8e <strlen+0x56>
 b3e:	7803      	ldrb	r3, [r0, #0]
 b40:	2b00      	cmp	r3, #0
 b42:	d026      	beq.n	b92 <strlen+0x5a>
 b44:	1c03      	adds	r3, r0, #0
 b46:	2103      	movs	r1, #3
 b48:	e002      	b.n	b50 <strlen+0x18>
 b4a:	781a      	ldrb	r2, [r3, #0]
 b4c:	2a00      	cmp	r2, #0
 b4e:	d01c      	beq.n	b8a <strlen+0x52>
 b50:	3301      	adds	r3, #1
 b52:	420b      	tst	r3, r1
 b54:	d1f9      	bne.n	b4a <strlen+0x12>
 b56:	6819      	ldr	r1, [r3, #0]
 b58:	4a0f      	ldr	r2, [pc, #60]	; (b98 <strlen+0x60>)
 b5a:	4c10      	ldr	r4, [pc, #64]	; (b9c <strlen+0x64>)
 b5c:	188a      	adds	r2, r1, r2
 b5e:	438a      	bics	r2, r1
 b60:	4222      	tst	r2, r4
 b62:	d10f      	bne.n	b84 <strlen+0x4c>
 b64:	3304      	adds	r3, #4
 b66:	6819      	ldr	r1, [r3, #0]
 b68:	4a0b      	ldr	r2, [pc, #44]	; (b98 <strlen+0x60>)
 b6a:	188a      	adds	r2, r1, r2
 b6c:	438a      	bics	r2, r1
 b6e:	4222      	tst	r2, r4
 b70:	d108      	bne.n	b84 <strlen+0x4c>
 b72:	3304      	adds	r3, #4
 b74:	6819      	ldr	r1, [r3, #0]
 b76:	4a08      	ldr	r2, [pc, #32]	; (b98 <strlen+0x60>)
 b78:	188a      	adds	r2, r1, r2
 b7a:	438a      	bics	r2, r1
 b7c:	4222      	tst	r2, r4
 b7e:	d0f1      	beq.n	b64 <strlen+0x2c>
 b80:	e000      	b.n	b84 <strlen+0x4c>
 b82:	3301      	adds	r3, #1
 b84:	781a      	ldrb	r2, [r3, #0]
 b86:	2a00      	cmp	r2, #0
 b88:	d1fb      	bne.n	b82 <strlen+0x4a>
 b8a:	1a18      	subs	r0, r3, r0
 b8c:	bd10      	pop	{r4, pc}
 b8e:	1c03      	adds	r3, r0, #0
 b90:	e7e1      	b.n	b56 <strlen+0x1e>
 b92:	2000      	movs	r0, #0
 b94:	e7fa      	b.n	b8c <strlen+0x54>
 b96:	46c0      	nop			; (mov r8, r8)
 b98:	fefefeff 	.word	0xfefefeff
 b9c:	80808080 	.word	0x80808080

00000ba0 <__utoa>:
 ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 ba2:	4657      	mov	r7, sl
 ba4:	4645      	mov	r5, r8
 ba6:	464e      	mov	r6, r9
 ba8:	b4e0      	push	{r5, r6, r7}
 baa:	b08a      	sub	sp, #40	; 0x28
 bac:	4690      	mov	r8, r2
 bae:	466a      	mov	r2, sp
 bb0:	4b1d      	ldr	r3, [pc, #116]	; (c28 <__utoa+0x88>)
 bb2:	1c0d      	adds	r5, r1, #0
 bb4:	1c06      	adds	r6, r0, #0
 bb6:	cb13      	ldmia	r3!, {r0, r1, r4}
 bb8:	c213      	stmia	r2!, {r0, r1, r4}
 bba:	cb13      	ldmia	r3!, {r0, r1, r4}
 bbc:	c213      	stmia	r2!, {r0, r1, r4}
 bbe:	cb13      	ldmia	r3!, {r0, r1, r4}
 bc0:	c213      	stmia	r2!, {r0, r1, r4}
 bc2:	781b      	ldrb	r3, [r3, #0]
 bc4:	46ea      	mov	sl, sp
 bc6:	7013      	strb	r3, [r2, #0]
 bc8:	4643      	mov	r3, r8
 bca:	3b02      	subs	r3, #2
 bcc:	1c2f      	adds	r7, r5, #0
 bce:	2400      	movs	r4, #0
 bd0:	2b22      	cmp	r3, #34	; 0x22
 bd2:	d901      	bls.n	bd8 <__utoa+0x38>
 bd4:	e024      	b.n	c20 <__utoa+0x80>
 bd6:	464c      	mov	r4, r9
 bd8:	1c63      	adds	r3, r4, #1
 bda:	1c30      	adds	r0, r6, #0
 bdc:	4641      	mov	r1, r8
 bde:	4699      	mov	r9, r3
 be0:	f7ff ff44 	bl	a6c <__aeabi_uidivmod>
 be4:	4653      	mov	r3, sl
 be6:	5c5b      	ldrb	r3, [r3, r1]
 be8:	1c30      	adds	r0, r6, #0
 bea:	703b      	strb	r3, [r7, #0]
 bec:	4641      	mov	r1, r8
 bee:	f7ff feb7 	bl	960 <__aeabi_uidiv>
 bf2:	3701      	adds	r7, #1
 bf4:	1e06      	subs	r6, r0, #0
 bf6:	d1ee      	bne.n	bd6 <__utoa+0x36>
 bf8:	464b      	mov	r3, r9
 bfa:	54e8      	strb	r0, [r5, r3]
 bfc:	2300      	movs	r3, #0
 bfe:	2c00      	cmp	r4, #0
 c00:	d007      	beq.n	c12 <__utoa+0x72>
 c02:	5cea      	ldrb	r2, [r5, r3]
 c04:	5d29      	ldrb	r1, [r5, r4]
 c06:	54e9      	strb	r1, [r5, r3]
 c08:	552a      	strb	r2, [r5, r4]
 c0a:	3301      	adds	r3, #1
 c0c:	3c01      	subs	r4, #1
 c0e:	42a3      	cmp	r3, r4
 c10:	dbf7      	blt.n	c02 <__utoa+0x62>
 c12:	1c28      	adds	r0, r5, #0
 c14:	b00a      	add	sp, #40	; 0x28
 c16:	bc1c      	pop	{r2, r3, r4}
 c18:	4690      	mov	r8, r2
 c1a:	4699      	mov	r9, r3
 c1c:	46a2      	mov	sl, r4
 c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c20:	702c      	strb	r4, [r5, #0]
 c22:	2000      	movs	r0, #0
 c24:	e7f6      	b.n	c14 <__utoa+0x74>
 c26:	46c0      	nop			; (mov r8, r8)
 c28:	00000d7c 	.word	0x00000d7c

00000c2c <wdtOSCRate>:
 c2c:	00000000 000927c0 00100590 00155cc0     .....'.......\..
 c3c:	001ab3f0 00200b20 00249f00 002932e0     .... . ...$..2).
 c4c:	002dc6c0 00319750 003567e0 00393870     ..-.P.1..g5.p89.
 c5c:	003d0900 00401640 00432380 004630c0     ..=.@.@..#C..0F.
 c6c:	00000345 0000036d 00000331 00000000     E...m...1.......
	...

00000c8c <OscRateIn>:
 c8c:	00000000 00000a0d 72617453 20646574     ........Started 
 c9c:	00007075 6c696146 74206465 6e49206f     up..Failed to In
 cac:	61697469 657a696c 73795320 6b636954     itialize SysTick
 cbc:	0000202e 65747441 6974706d 7420676e     . ..Attempting t
 ccc:	6572206f 20746573 204e4143 69726570     o reset CAN peri
 cdc:	72656870 2e2e6c61 0000002e 65736552     pheral......Rese
 cec:	41432074 6570204e 68706972 6c617265     t CAN peripheral
 cfc:	0000202e 69636552 64657665 74616420     . ..Recieved dat
 d0c:	00002061 00007830 6f726620 0000206d     a ..0x.. from ..
 d1c:	00000030 204e4143 6f727245 00203a72     0...CAN Error: .
 d2c:	6c6c6957 74746120 74706d65 206f7420     Will attempt to 
 d3c:	65736572 65702074 68706972 6c617265     reset peripheral
 d4c:	206e6920 00000000 63657320 73646e6f      in .... seconds
 d5c:	0000002e 646e6553 20676e69 204e4143     ....Sending CAN 
 d6c:	68746977 3a444920 36783020 00003030     with ID: 0x600..
 d7c:	33323130 37363534 62613938 66656463     0123456789abcdef
 d8c:	6a696867 6e6d6c6b 7271706f 76757473     ghijklmnopqrstuv
 d9c:	7a797877 00000000                       wxyz....
