{"vcs1":{"timestamp_begin":1697152122.967268351, "rt":0.81, "ut":0.47, "st":0.26}}
{"vcselab":{"timestamp_begin":1697152123.866695271, "rt":0.59, "ut":0.43, "st":0.11}}
{"link":{"timestamp_begin":1697152124.512966216, "rt":0.70, "ut":0.27, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1697152122.269620889}
{"VCS_COMP_START_TIME": 1697152122.269620889}
{"VCS_COMP_END_TIME": 1697152126.117470490}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R Lab3.sv"}
{"vcs1": {"peak_mem": 336412}}
{"stitch_vcselab": {"peak_mem": 222568}}
