// Seed: 2705545862
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2
);
  logic id_4 = id_3[1];
endmodule
