Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jul  4 18:53:11 2025
| Host         : DESKTOP-DD0PJLS running 64-bit major release  (build 9200)
| Command      : report_utilization -file BicubicDDRTest_wrapper_utilization_placed.rpt -pb BicubicDDRTest_wrapper_utilization_placed.pb
| Design       : BicubicDDRTest_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 49819 |     0 |          0 |    274080 | 18.18 |
|   LUT as Logic             | 41292 |     0 |          0 |    274080 | 15.07 |
|   LUT as Memory            |  8527 |     0 |          0 |    144000 |  5.92 |
|     LUT as Distributed RAM |  7086 |     0 |            |           |       |
|     LUT as Shift Register  |  1441 |     0 |            |           |       |
| CLB Registers              | 44649 |     0 |          0 |    548160 |  8.15 |
|   Register as Flip Flop    | 44649 |     0 |          0 |    548160 |  8.15 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |  6104 |     0 |          0 |     34260 | 17.82 |
| F7 Muxes                   |   606 |     0 |          0 |    137040 |  0.44 |
| F8 Muxes                   |   240 |     0 |          0 |     68520 |  0.35 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 235   |          Yes |           - |        Reset |
| 256   |          Yes |         Set |            - |
| 44117 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  9959 |     0 |          0 |     34260 | 29.07 |
|   CLBL                                     |  4528 |     0 |            |           |       |
|   CLBM                                     |  5431 |     0 |            |           |       |
| LUT as Logic                               | 41292 |     0 |          0 |    274080 | 15.07 |
|   using O5 output only                     |   614 |       |            |           |       |
|   using O6 output only                     | 25444 |       |            |           |       |
|   using O5 and O6                          | 15234 |       |            |           |       |
| LUT as Memory                              |  8527 |     0 |          0 |    144000 |  5.92 |
|   LUT as Distributed RAM                   |  7086 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  6722 |       |            |           |       |
|     using O5 and O6                        |   364 |       |            |           |       |
|   LUT as Shift Register                    |  1441 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1209 |       |            |           |       |
|     using O5 and O6                        |   232 |       |            |           |       |
| CLB Registers                              | 44649 |     0 |          0 |    548160 |  8.15 |
|   Register driven from within the CLB      | 28163 |       |            |           |       |
|   Register driven from outside the CLB     | 16486 |       |            |           |       |
|     LUT in front of the register is unused | 12524 |       |            |           |       |
|     LUT in front of the register is used   |  3962 |       |            |           |       |
| Unique Control Sets                        |  1516 |       |          0 |     68520 |  2.21 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   32 |     0 |          0 |       912 |  3.51 |
|   RAMB36/FIFO*    |   29 |     0 |          0 |       912 |  3.18 |
|     RAMB36E2 only |   29 |       |            |           |       |
|   RAMB18          |    6 |     0 |          0 |      1824 |  0.33 |
|     RAMB18E2 only |    6 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       404 |  0.50 |
|   BUFGCE             |    1 |     0 |          0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 44117 |            Register |
| LUT2     | 23065 |                 CLB |
| LUT3     | 13172 |                 CLB |
| LUT4     |  8641 |                 CLB |
| RAMD64E  |  6720 |                 CLB |
| CARRY8   |  6104 |                 CLB |
| LUT6     |  4876 |                 CLB |
| LUT5     |  3896 |                 CLB |
| LUT1     |  2876 |                 CLB |
| SRLC32E  |  1141 |                 CLB |
| RAMD32   |   640 |                 CLB |
| MUXF7    |   606 |                 CLB |
| SRL16E   |   530 |                 CLB |
| FDSE     |   256 |            Register |
| MUXF8    |   240 |                 CLB |
| FDCE     |   235 |            Register |
| RAMS32   |    90 |                 CLB |
| FDPE     |    41 |            Register |
| RAMB36E2 |    29 |            BLOCKRAM |
| RAMB18E2 |     6 |            BLOCKRAM |
| SRLC16E  |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| dbg_hub                            |    1 |
| BicubicDDRTest_zynq_ultra_ps_e_0_0 |    1 |
| BicubicDDRTest_system_ila_0_2      |    1 |
| BicubicDDRTest_rst_ps8_0_99M_0     |    1 |
| BicubicDDRTest_axi_smc_1           |    1 |
| BicubicDDRTest_axi_dma_0_1         |    1 |
| BicubicDDRTest_auto_pc_0           |    1 |
| BicubicDDRTest_BicubicResizer_0_0  |    1 |
+------------------------------------+------+


