

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            LoopPipeliningSolution
Device target:       xc7z020clg484-1
Report date:         Sun May 05 10:48:20 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:          204
LUT:            311
FF:             455
DSP:              2
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    6.512
Timing met
