#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun  2 14:56:52 2024
# Process ID: 20916
# Current directory: C:/Users/ddd31/Desktop/00_RTL_Skeleton
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8020 C:\Users\ddd31\Desktop\00_RTL_Skeleton\dsd_mlp.xpr
# Log file: C:/Users/ddd31/Desktop/00_RTL_Skeleton/vivado.log
# Journal file: C:/Users/ddd31/Desktop/00_RTL_Skeleton\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.xprCCRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg'.SScanning sources...FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 918.477 ; gain = 231.488
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 15:36:38 2024...
pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1212.754 ; gain = 314.246
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1256.656 ; gain = 22.613
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1283.016 ; gain = 0.000
run all
save_wave_config {C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg}
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 15:13:18 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.301 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.301 ; gain = 0.000
run all
add_bp {C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v} 188
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'out_buf' is not declared [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.703 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.703 ; gain = 0.000
run all
outbuf[0] = xxxxxxxx, c_ref_out = fffff41a
outbuf[1] = xxxxxxxx, c_ref_out = fffff41a
outbuf[2] = xxxxxxxx, c_ref_out = fffff41a
outbuf[3] = xxxxxxxx, c_ref_out = fffff41a
outbuf[4] = xxxxxxxx, c_ref_out = fffff41a
outbuf[5] = xxxxxxxx, c_ref_out = fffff41a
outbuf[6] = xxxxxxxx, c_ref_out = fffff41a
outbuf[7] = xxxxxxxx, c_ref_out = fffff41a
outbuf[8] = xxxxxxxx, c_ref_out = fffff41a
outbuf[9] = xxxxxxxx, c_ref_out = fffff41a
Stopped at time : 9084 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 188
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'set_property' was cancelled
INFO: [Common 17-344] 'set_property' was cancelled
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_processing_system7_5.5::post_config_ip Line 33
ERROR: [BD 41-1273] Error running init TCL procedure: 
    update_bridges Line 4
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    update_bridges Line 4
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_axi_bram_ctrl_4.1::init Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_axi_bram_ctrl_4.1::post_config_ip Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_blk_mem_gen_8.4::post_config_ip Line 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_proc_sys_reset_5.0::init Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_proc_sys_reset_5.0::post_config_ip Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_mmu_1.0::init Line 3
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_sc_mmu_1.0::post_config_ip Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_transaction_regulator_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_si_converter_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_axi2sc_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_sc2axi_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_exit_1.0::init Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_sc_exit_1.0::post_config_ip Line 3
WARNING: [BD 41-1604] External Address Space /S00_AXI on the internal design has no mapped segments and will not be converted to a memory map on the surface component.
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.703 ; gain = 0.000
run all
outbuf[0] = xxxxxxxx, c_ref_out = fffff41a
outbuf[1] = xxxxxxxx, c_ref_out = fffff41a
outbuf[2] = xxxxxxxx, c_ref_out = fffff41a
outbuf[3] = xxxxxxxx, c_ref_out = fffff41a
outbuf[4] = xxxxxxxx, c_ref_out = fffff41a
outbuf[5] = xxxxxxxx, c_ref_out = fffff41a
outbuf[6] = xxxxxxxx, c_ref_out = fffff41a
outbuf[7] = xxxxxxxx, c_ref_out = fffff41a
outbuf[8] = xxxxxxxx, c_ref_out = fffff41a
outbuf[9] = xxxxxxxx, c_ref_out = fffff41a
Stopped at time : 9084 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 188
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1579.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1579.703 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1579.703 ; gain = 0.000
run all
outbuf - c_ref_out = 00000be6
Stopped at time : 10074 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 188
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1579.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1579.703 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.703 ; gain = 0.000
run all
outbuf - c_ref_out =   d
Stopped at time : 10074 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 188
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.000 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1603.000 ; gain = 0.000
run all
outbuf - c_ref_out =       3046
Stopped at time : 10074 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 188
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1652.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1652.922 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 188 in file 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.922 ; gain = 0.000
run all
outbuf - c_ref_out =          0
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:65]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:66]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.363 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1699.363 ; gain = 0.000
run all
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
add_bp {C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v} 75
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:66]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:67]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:68]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:69]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:70]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:71]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:72]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:73]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:74]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:75]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:95]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:96]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:97]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:98]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:99]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:100]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:101]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:102]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:103]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:104]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:124]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:125]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:126]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:127]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:128]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:129]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:130]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:131]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:132]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:133]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:154]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:155]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:156]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:157]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:158]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:159]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:160]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:161]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:162]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:163]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:183]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:184]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:185]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:186]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:187]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:188]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:189]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:190]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:191]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:192]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:212]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:213]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:214]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:215]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:216]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:217]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:218]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:219]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:220]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:221]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:242]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:243]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:244]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:245]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:246]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:247]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:248]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:249]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:250]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:251]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:272]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:273]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:274]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:275]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:276]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:277]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:278]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:279]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:280]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:281]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:301]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:302]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:303]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:304]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:305]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:306]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:307]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:308]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:309]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:310]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:330]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:331]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:332]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:333]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:334]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:335]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:336]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:337]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:338]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:339]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1739.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.477 ; gain = 0.000
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1739.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1739.477 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1739.477 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'set_property' was cancelled
INFO: [Common 17-344] 'set_property' was cancelled
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_processing_system7_5.5::post_config_ip Line 25
ERROR: [BD 41-1273] Error running init TCL procedure: 
    update_bridges Line 4
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    update_bridges Line 4
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_axi_bram_ctrl_4.1::init Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_axi_bram_ctrl_4.1::post_config_ip Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_blk_mem_gen_8.4::post_config_ip Line 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_proc_sys_reset_5.0::init Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_proc_sys_reset_5.0::post_config_ip Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_mmu_1.0::init Line 3
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_sc_mmu_1.0::post_config_ip Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_transaction_regulator_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_si_converter_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_axi2sc_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_node_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_sc2axi_1.0::init Line 2
ERROR: [BD 41-1273] Error running init TCL procedure: 
    ::xilinx.com_ip_sc_exit_1.0::init Line 2
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: 
    ::xilinx.com_ip_sc_exit_1.0::post_config_ip Line 3
WARNING: [BD 41-1604] External Address Space /S00_AXI on the internal design has no mapped segments and will not be converted to a memory map on the surface component.
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.477 ; gain = 0.000
run all
img 1 start
img 2 start
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
outbuf - c_ref_out =          0, error_rate =          x"
Stopped at time : 2129 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 75
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:66]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:67]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:68]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:69]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:70]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:71]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:72]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:73]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:74]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:75]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:95]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:96]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:97]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:98]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:99]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:100]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:101]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:102]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:103]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:104]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:124]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:125]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:126]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:127]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:128]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:129]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:130]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:131]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:132]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:133]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:154]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:155]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:156]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:157]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:158]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:159]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:160]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:161]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:162]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:163]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:183]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:184]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:185]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:186]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:187]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:188]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:189]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:190]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:191]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:192]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:212]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:213]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:214]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:215]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:216]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:217]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:218]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:219]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:220]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:221]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:242]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:243]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:244]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:245]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:246]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:247]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:248]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:249]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:250]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:251]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:272]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:273]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:274]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:275]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:276]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:277]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:278]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:279]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:280]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:281]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:301]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:302]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:303]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:304]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:305]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:306]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:307]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:308]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:309]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:310]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:330]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:331]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:332]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:333]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:334]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:335]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:336]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:337]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:338]
WARNING: [VRFC 10-1581] illegal format specifier " for display [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:339]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1739.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1739.477 ; gain = 0.000
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1739.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1739.477 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1739.477 ; gain = 0.000
run all
img 1 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
Stopped at time : 1073 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 75
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.477 ; gain = 0.000
run all
img 1 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
Stopped at time : 1073 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 75
run all
Stopped at time : 1075 ns : File "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" Line 75
run all
outbuf - c_ref_out =          0, error_rate =          0"
img 2 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 3 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 4 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 5 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 6 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 7 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 8 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 9 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
img 10 start
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
outbuf - c_ref_out =          0, error_rate =          0"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 15:36:33 2024...
