entity num_mod_6_sinc is
    Port ( iClk : in  STD_LOGIC;
           iClear : in  STD_LOGIC;
           oaQ : out  STD_LOGIC_VECTOR (2 downto 0));
end num_mod_6_sinc;

architecture Behavioral of num_mod_6_sinc is
	signal saD, saQ: STD_LOGIC_VECTOR (2 downto 0);
begin
	saD <= "000" when saQ = "101" else
			saQ+1;
	saQ <= "000" when iClear = '1' else
			saD when rising_edge(iClk);
	oaQ <= saQ;

end Behavioral;
