
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004920                       # Number of seconds simulated
sim_ticks                                  4919756500                       # Number of ticks simulated
final_tick                                 4919756500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310461                       # Simulator instruction rate (inst/s)
host_op_rate                                   310492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75640905                       # Simulator tick rate (ticks/s)
host_mem_usage                                 811772                       # Number of bytes of host memory used
host_seconds                                    65.04                       # Real time elapsed on the host
sim_insts                                    20192680                       # Number of instructions simulated
sim_ops                                      20194712                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         811136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             844288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13192                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6738545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         164873201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171611745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6738545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6738545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6738545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        164873201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            171611745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 844288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  844288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4919619500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.933801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.988824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.996302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2063     68.97%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55      1.84%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56      1.87%     72.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          194      6.49%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      1.47%     80.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      0.84%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.37%     81.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      1.40%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          501     16.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2991                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       811136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6738544.885300726630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 164873200.533400386572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19103500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    456884250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36879.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36048.94                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    228637750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               475987750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   65960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17331.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36081.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       171.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    10197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     372924.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10602900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5627985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                47059740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             95998830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4873920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       235781640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        25177920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        990651540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1479082395                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            300.641382                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4696450500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2951500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4113908250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     65560250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     193473750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    517082750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 10781400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5722860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                47131140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             96007950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5023200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       235419120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        18816960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        994167600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1475239080                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            299.860182                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4695831250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2774000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4130660250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     49005250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     194772000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    516285000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3361893                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2260074                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               886                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1647716                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1445314                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716208                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  500708                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 92                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             235                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 42                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9839514                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3015748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20210890                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3361893                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1946064                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6772770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           325                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3004943                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   590                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9789887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.064873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.730981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5309858     54.24%     54.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   529122      5.40%     59.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   541180      5.53%     65.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   649688      6.64%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   484706      4.95%     76.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   613032      6.26%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   734097      7.50%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   179869      1.84%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   748335      7.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9789887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.341673                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.054054                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   877250                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6384624                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    215333                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2311994                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    686                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1445235                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   256                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               20206098                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   913                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    686                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1557014                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  739113                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2531                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1826044                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5664499                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20203929                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                5311579                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  60419                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            26174347                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              93472300                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         26651794                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              26164057                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    10289                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 38                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10878301                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2804027                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              702928                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            800126                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              104                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20201794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  53                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20199353                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                11                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            7134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        16131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9789887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.063288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.399181                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              835135      8.53%      8.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3177229     32.45%     40.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2722824     27.81%     68.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1443057     14.74%     83.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1120415     11.44%     94.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              269126      2.75%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              134707      1.38%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               87379      0.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  15      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9789887                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       2      1.01%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     73     36.68%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   123     61.81%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                1      0.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16692864     82.64%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   66      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2803781     13.88%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              702616      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20199353                       # Type of FU issued
system.cpu.iq.rate                           2.052881                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         199                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000010                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           50188770                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20209007                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20198035                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  33                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20199526                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      17                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           700142                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1573                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          777                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    686                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  413057                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   572                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20201847                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               159                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2804027                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               702928                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    444                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    55                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            206                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          467                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  673                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20198617                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2803521                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               736                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3506065                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3359279                       # Number of branches executed
system.cpu.iew.exec_stores                     702544                       # Number of stores executed
system.cpu.iew.exec_rate                     2.052806                       # Inst execution rate
system.cpu.iew.wb_sent                       20198160                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20198051                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15425884                       # num instructions producing a value
system.cpu.iew.wb_consumers                  35945398                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.052749                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.429148                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            7117                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               640                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9788633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.063078                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.555437                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       822981      8.41%      8.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4078206     41.66%     50.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1570860     16.05%     66.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1469208     15.01%     81.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1270963     12.98%     94.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       175824      1.80%     95.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       200218      2.05%     97.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       200102      2.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          271      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9788633                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             20192680                       # Number of instructions committed
system.cpu.commit.committedOps               20194712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3504605                       # Number of memory references committed
system.cpu.commit.loads                       2802454                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                    3358669                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18236721                       # Number of committed integer instructions.
system.cpu.commit.function_calls               500258                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16690046     82.65%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              60      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2802454     13.88%     96.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         702135      3.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20194712                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   271                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29990035                       # The number of ROB reads
system.cpu.rob.rob_writes                    40404915                       # The number of ROB writes
system.cpu.timesIdled                             389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    20192680                       # Number of Instructions Simulated
system.cpu.committedOps                      20194712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.487281                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.487281                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.052203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.052203                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25141882                       # number of integer regfile reads
system.cpu.int_regfile_writes                14178707                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  69004623                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11988848                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3505866                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     69                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.286899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2722727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.460481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            105000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.286899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          566                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5641995                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5641995                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2084097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2084097                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       607104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         607104                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      2691201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2691201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2691201                       # number of overall hits
system.cpu.dcache.overall_hits::total         2691201                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19068                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        94947                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        94947                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       114015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       114015                       # number of overall misses
system.cpu.dcache.overall_misses::total        114015                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    267612500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    267612500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5015319994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5015319994                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5282932494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5282932494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5282932494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5282932494                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2103165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2103165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       702051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       702051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2805216                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2805216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2805216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2805216                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009066                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.135242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135242                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040644                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040644                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14034.639186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14034.639186                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52822.311332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52822.311332                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46335.416340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46335.416340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46335.416340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46335.416340                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          685                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30387                       # number of writebacks
system.cpu.dcache.writebacks::total             30387                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          144                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        82380                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        82380                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        82524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        82524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82524                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18924                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12567                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12567                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31491                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238286000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238286000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1112860498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1112860498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1351146498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1351146498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1351146498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1351146498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011226                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011226                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12591.735363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12591.735363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88554.189385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88554.189385                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42905.798419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42905.798419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42905.798419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42905.798419                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30467                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.601407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3004770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5243.926702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.601407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.493362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.493362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6010457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6010457                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3004197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3004197                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3004197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3004197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3004197                       # number of overall hits
system.cpu.icache.overall_hits::total         3004197                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          745                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           745                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          745                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            745                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          745                       # number of overall misses
system.cpu.icache.overall_misses::total           745                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58783998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58783998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     58783998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58783998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58783998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58783998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3004942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3004942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3004942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3004942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3004942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3004942                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000248                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000248                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000248                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000248                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78904.695302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78904.695302                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78904.695302                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78904.695302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78904.695302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78904.695302                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          647                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          170                       # number of writebacks
system.cpu.icache.writebacks::total               170                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          172                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          172                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          573                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47082998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47082998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47082998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47082998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47082998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47082998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82169.280977                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82169.280977                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82169.280977                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82169.280977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82169.280977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82169.280977                       # average overall mshr miss latency
system.cpu.icache.replacements                    170                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11237.011049                       # Cycle average of tags in use
system.l2.tags.total_refs                       62660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13192                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.749848                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       250.509944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10986.501105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.335281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.342926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12875                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.402588                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    514536                       # Number of tag accesses
system.l2.tags.data_accesses                   514536                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        30387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30387                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              165                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         18796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18796                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18809                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18864                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data               18809                       # number of overall hits
system.l2.overall_hits::total                   18864                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           12554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12554                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             128                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12682                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13200                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data             12682                       # number of overall misses
system.l2.overall_misses::total                 13200                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1093870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1093870000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45599000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     12510000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12510000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     45599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1106380000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1151979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45599000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1106380000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1151979000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        30387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          165                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         12567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31491                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31491                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32064                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998966                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.904014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904014                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006764                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.904014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.402718                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.411677                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.904014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.402718                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.411677                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87133.184642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87133.184642                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88028.957529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88028.957529                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97734.375000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97734.375000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 88028.957529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87240.182936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87271.136364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88028.957529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87240.182936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87271.136364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        12554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12554                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          120                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13192                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    968330000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    968330000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10447500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10447500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     40419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    978777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1019196500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    978777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1019196500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.904014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006341                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.904014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.402464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.411427                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.904014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.402464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.411427                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77133.184642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77133.184642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78028.957529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78028.957529                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87062.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87062.500000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78028.957529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77227.197412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77258.679503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78028.957529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77227.197412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77258.679503                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         13192                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                638                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12554                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       844288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  844288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13192                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18172000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           69801750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        62701                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4919756500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19497                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          170                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12567                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12567                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           573                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18924                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        47552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3960192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4007744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32013     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     51      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32064                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           61907500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            859500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47240492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
