<module name="DSS_CM_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_DSS_CLKSTCTRL" acronym="CM_DSS_CLKSTCTRL" offset="0x0" width="32" description="This register enables the DSS domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_BB2D_GFCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the BB2D_GFCLK clock in the domain. [warm reset insesitive] Read 0x0: Corresponding clock is definitely gated Read 0x1: Corresponding clock is running or gating/ungating transition is on-going" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_HDMI_CEC_GFCLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the HDMI_CEC_GFCLK clock in the domain. [warm reset insensitive] Read 0x0: Corresponding clock is definitely gated Read 0x1: Corresponding clock is running or gating/ungating transition is on-going" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_HDMI_PHY_GFCLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the HDMI_PHY_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HDMI_PHY_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HDMI_PHY_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DSS_SYS_GFCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the DSS_SYS_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_DSS_SYS_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_DSS_SYS_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DSS_GFCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the DSS_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_DSS_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_DSS_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DSS_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the DSS_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_DSS_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_DSS_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the DSS clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_DSS_STATICDEP" acronym="CM_DSS_STATICDEP" offset="0x4" width="32" description="This register controls the static domain depedencies from DSS domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_MAIN2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Disabled" token="L3MAIN2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_MAIN1 clock domain" range="" rwaccess="R Returns 1s">
      <bitenum value="1" id="Enabled" token="L3MAIN1_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_DSS_DYNAMICDEP" acronym="CM_DSS_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from DSS domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_MAIN2 domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="L3MAIN2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0" description="Dynamic dependency towards L3_MAIN1 domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="L3MAIN1_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_DSS_DSS_CLKCTRL" acronym="CM_DSS_DSS_CLKCTRL" offset="0x20" width="32" description="This register manages the DSS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_32KHZ_CLK" width="1" begin="11" end="11" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_32KHZ_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_32KHZ_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_SYS_CLK" width="1" begin="10" end="10" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_SYS_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_SYS_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_48MHZ_CLK" width="1" begin="9" end="9" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_48MHZ_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_48MHZ_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_DSSCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DSSCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DSSCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DSS_BB2D_CLKCTRL" acronym="CM_DSS_BB2D_CLKCTRL" offset="0x30" width="32" description="This register manages the DSS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
