Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 20 11:54:07 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex1_wrapper_timing_summary_routed.rpt -rpx ex1_wrapper_timing_summary_routed.rpx
| Design       : ex1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.336        0.000                      0                   84        0.212        0.000                      0                   84        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.336        0.000                      0                   84        0.212        0.000                      0                   84        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.632ns (19.227%)  route 2.655ns (80.773%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.628     7.546    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.632ns (19.227%)  route 2.655ns (80.773%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.628     7.546    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.632ns (19.227%)  route 2.655ns (80.773%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.628     7.546    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.632ns (19.227%)  route 2.655ns (80.773%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.628     7.546    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y87         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.632ns (19.723%)  route 2.572ns (80.277%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.546     7.463    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y94         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.225    14.003    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y94         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X86Y94         FDRE (Setup_fdre_C_R)       -0.314    13.884    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.632ns (19.723%)  route 2.572ns (80.277%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.546     7.463    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y94         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.225    14.003    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y94         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X86Y94         FDRE (Setup_fdre_C_R)       -0.314    13.884    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.632ns (19.806%)  route 2.559ns (80.194%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.532     7.449    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.632ns (19.806%)  route 2.559ns (80.194%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.532     7.449    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.632ns (19.806%)  route 2.559ns (80.194%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.532     7.449    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.632ns (19.806%)  route 2.559ns (80.194%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.328     4.259    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.341     4.600 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.825     5.425    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[28]
    SLICE_X87Y93         LUT4 (Prop_lut4_I2_O)        0.097     5.522 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.700     6.222    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_6_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.097     6.319 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.501     6.820    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y90         LUT4 (Prop_lut4_I2_O)        0.097     6.917 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.532     7.449    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.222    14.000    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.314    13.881    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.524    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y88         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/Q
                         net (fo=4, routed)           0.135     1.801    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[7]
    SLICE_X87Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_i_1/O
                         net (fo=1, routed)           0.000     1.846    ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_i_1_n_0
    SLICE_X87Y90         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.878     2.043    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X87Y90         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.092     1.633    ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex1_i/EightDispControl_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/EightDispControl_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.604     1.523    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y88         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ex1_i/EightDispControl_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.798    ex1_i/EightDispControl_0/U0/div_reg_n_0_[2]
    SLICE_X84Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  ex1_i/EightDispControl_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    ex1_i/EightDispControl_0/U0/div_reg[0]_i_1_n_5
    SLICE_X84Y88         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.876     2.041    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y88         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[2]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.134     1.657    ex1_i/EightDispControl_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex1_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.604     1.523    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y89         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ex1_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.798    ex1_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  ex1_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    ex1_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X84Y89         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.876     2.041    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y89         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.134     1.657    ex1_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex1_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.524    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y90         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ex1_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.799    ex1_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X84Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  ex1_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    ex1_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X84Y90         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     2.042    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y90         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y90         FDRE (Hold_fdre_C_D)         0.134     1.658    ex1_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.524    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y89         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.790    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[11]
    SLICE_X86Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.901    ex1_i/counter_generic_0/U0/clk_dvr1/data0[11]
    SLICE_X86Y89         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     2.042    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y89         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.105     1.629    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.606     1.525    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y92         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.791    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[23]
    SLICE_X86Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.902    ex1_i/counter_generic_0/U0/clk_dvr1/data0[23]
    SLICE_X86Y92         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.878     2.043    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y92         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.105     1.630    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.607     1.526    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/Q
                         net (fo=2, routed)           0.125     1.792    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[27]
    SLICE_X86Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.903    ex1_i/counter_generic_0/U0/clk_dvr1/data0[27]
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.879     2.044    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y93         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y93         FDRE (Hold_fdre_C_D)         0.105     1.631    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.524    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X87Y89         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.178     1.843    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[0]
    SLICE_X87Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[0]_i_1_n_0
    SLICE_X87Y89         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     2.042    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X87Y89         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.091     1.615    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ex1_i/EightDispControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/EightDispControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.274ns (67.339%)  route 0.133ns (32.661%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.524    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ex1_i/EightDispControl_0/U0/div_reg[14]/Q
                         net (fo=21, routed)          0.133     1.821    ex1_i/EightDispControl_0/U0/sel0[0]
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.931 r  ex1_i/EightDispControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    ex1_i/EightDispControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X84Y91         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     2.042    ex1_i/EightDispControl_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  ex1_i/EightDispControl_0/U0/div_reg[14]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y91         FDRE (Hold_fdre_C_D)         0.134     1.658    ex1_i/EightDispControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.606     1.525    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y90         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.792    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[15]
    SLICE_X86Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.903    ex1_i/counter_generic_0/U0/clk_dvr1/data0[15]
    SLICE_X86Y90         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.878     2.043    ex1_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X86Y90         FDRE                                         r  ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.105     1.630    ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y36    ex1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y36    ex1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y88    ex1_i/EightDispControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y88    ex1_i/EightDispControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y88    ex1_i/EightDispControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y92    ex1_i/EightDispControl_0/U0/div_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y88    ex1_i/EightDispControl_0/U0/div_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex1_i/EightDispControl_0/U0/div_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y92    ex1_i/EightDispControl_0/U0/div_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex1_i/EightDispControl_0/U0/div_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y90    ex1_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/C



