

================================================================
== Synthesis Summary Report of 'axil_conv2D'
================================================================
+ General Information: 
    * Date:           Mon Dec  9 22:02:42 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        axil_conv2D
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ axil_conv2D                          |     -|  0.08|    66581|  6.658e+05|         -|    66582|     -|        no|  8 (2%)|  7 (3%)|  872 (~0%)|  1188 (2%)|    -|
    | + axil_conv2D_Pipeline_loop_i_loop_j  |     -|  0.08|    66571|  6.657e+05|         -|    66571|     -|        no|       -|  7 (3%)|  453 (~0%)|   754 (1%)|    -|
    |  o loop_i_loop_j                      |    II|  7.30|    66569|  6.657e+05|        15|        9|  7396|       yes|       -|       -|          -|          -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+-------------------+
| Interface  | Data Width | Address Width | Offset | Register | Resource Estimate |
+------------+------------+---------------+--------+----------+-------------------+
| s_axi_BUS1 | 32         | 15            | 8192   | 0        | BRAM=8            |
+------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_BUS1 | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_BUS1 | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_BUS1 | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_BUS1 | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_BUS1 | bias     | 0x20   | 32    | W      | Data signal of bias              |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| image_in  | in        | ap_uint<8>* |
| image_out | out       | ap_uint<8>* |
| weights   | in        | ap_int<8>*  |
| bias      | in        | ap_int<32>  |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+--------------+----------+----------------------------------------+
| Argument  | HW Interface | HW Type  | HW Info                                |
+-----------+--------------+----------+----------------------------------------+
| image_in  | s_axi_BUS1   | memory   | name=image_in offset=8192 range=8192   |
| image_out | s_axi_BUS1   | memory   | name=image_out offset=16384 range=8192 |
| weights   | s_axi_BUS1   | memory   | name=weights offset=16 range=16        |
| bias      | s_axi_BUS1   | register | name=bias offset=0x20 range=32         |
+-----------+--------------+----------+----------------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------------+--------+-----------+---------+
| Name                                  | DSP | Pragma | Variable       | Op     | Impl      | Latency |
+---------------------------------------+-----+--------+----------------+--------+-----------+---------+
| + axil_conv2D                         | 7   |        |                |        |           |         |
|  + axil_conv2D_Pipeline_loop_i_loop_j | 7   |        |                |        |           |         |
|    select_ln25_fu_393_p3              |     |        | select_ln25    | select | auto_sel  | 0       |
|    select_ln25_1_fu_485_p3            |     |        | select_ln25_1  | select | auto_sel  | 0       |
|    select_ln25_2_fu_617_p3            |     |        | select_ln25_2  | select | auto_sel  | 0       |
|    select_ln25_3_fu_401_p3            |     |        | select_ln25_3  | select | auto_sel  | 0       |
|    i_2_fu_431_p3                      |     |        | i_2            | select | auto_sel  | 0       |
|    mac_muladd_7ns_7ns_7ns_13_4_1_U4   | 1   |        | mul_ln27       | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U7    | 1   |        | mul_ln40       | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U7    | 1   |        | sext_ln39      | sext   | dsp_slice | 3       |
|    image_1d_idx_7_fu_463_p2           |     |        | image_1d_idx_7 | add    | fabric    | 0       |
|    mul_8ns_8s_16_1_1_U1               |     |        | mul_ln40_1     | mul    | auto      | 0       |
|    image_1d_idx_fu_493_p2             |     |        | image_1d_idx   | add    | fabric    | 0       |
|    mac_muladd_8ns_8s_17s_18_4_1_U6    | 1   |        | mul_ln40_2     | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_17s_18_4_1_U6    | 1   |        | sext_ln32      | sext   | dsp_slice | 3       |
|    image_1d_idx_1_fu_558_p2           |     |        | image_1d_idx_1 | add    | fabric    | 0       |
|    mul_8ns_8s_16_1_1_U2               |     |        | mul_ln40_3     | mul    | auto      | 0       |
|    image_1d_idx_2_fu_544_p2           |     |        | image_1d_idx_2 | add    | fabric    | 0       |
|    mac_muladd_8ns_8s_16s_17_4_1_U8    | 1   |        | mul_ln40_4     | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U8    | 1   |        | sext_ln39_3    | sext   | dsp_slice | 3       |
|    image_1d_idx_3_fu_572_p2           |     |        | image_1d_idx_3 | add    | fabric    | 0       |
|    mul_8ns_8s_16_1_1_U3               |     |        | mul_ln40_5     | mul    | auto      | 0       |
|    image_1d_idx_4_fu_598_p2           |     |        | image_1d_idx_4 | add    | fabric    | 0       |
|    mac_muladd_8ns_8s_21s_21_4_1_U9    | 1   |        | mul_ln40_6     | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_21s_21_4_1_U9    | 1   |        | sext_ln40      | sext   | dsp_slice | 3       |
|    image_1d_idx_5_fu_642_p2           |     |        | image_1d_idx_5 | add    | fabric    | 0       |
|    mac_muladd_8ns_8s_17s_18_4_1_U10   | 1   |        | mul_ln40_7     | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_17s_18_4_1_U10   | 1   |        | sext_ln39_4    | sext   | dsp_slice | 3       |
|    image_1d_idx_6_fu_409_p2           |     |        | image_1d_idx_6 | add    | fabric    | 0       |
|    mac_muladd_8ns_8s_16s_17_4_1_U5    | 1   |        | mul_ln40_8     | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U5    | 1   |        | sext_ln40_1    | sext   | dsp_slice | 3       |
|    mac_muladd_8ns_8s_21s_21_4_1_U9    | 1   |        | add_ln40       | add    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U8    | 1   |        | add_ln40_1     | add    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_17s_18_4_1_U10   | 1   |        | add_ln40_2     | add    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U7    | 1   |        | add_ln40_4     | add    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U5    | 1   |        | add_ln40_5     | add    | dsp_slice | 3       |
|    mac_muladd_8ns_8s_17s_18_4_1_U6    | 1   |        | add_ln40_6     | add    | dsp_slice | 3       |
|    add_ln40_7_fu_658_p2               |     |        | add_ln40_7     | add    | fabric    | 0       |
|    icmp_ln45_fu_736_p2                |     |        | icmp_ln45      | setgt  | auto      | 0       |
|    acc_sat_fu_751_p3                  |     |        | acc_sat        | select | auto_sel  | 0       |
|    empty_14_fu_759_p2                 |     |        | empty_14       | or     | auto      | 0       |
|    acc_sat_1_fu_765_p3                |     |        | acc_sat_1      | select | auto_sel  | 0       |
|    mac_muladd_7ns_7ns_7ns_13_4_1_U4   | 1   |        | add_ln52       | add    | dsp_slice | 3       |
|    j_fu_507_p2                        |     |        | j              | add    | fabric    | 0       |
|    add_ln25_2_fu_664_p2               |     |        | add_ln25_2     | add    | fabric    | 0       |
|    icmp_ln27_fu_670_p2                |     |        | icmp_ln27      | seteq  | auto      | 0       |
|    i_fu_447_p2                        |     |        | i              | add    | fabric    | 0       |
|    add_ln25_fu_513_p2                 |     |        | add_ln25       | add    | fabric    | 0       |
|    add_ln25_1_fu_675_p2               |     |        | add_ln25_1     | add    | fabric    | 0       |
|    icmp_ln25_fu_681_p2                |     |        | icmp_ln25      | seteq  | auto      | 0       |
+---------------------------------------+-----+--------+----------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name           | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                |           |           |      |      |        |          |      |         | Banks            |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + axil_conv2D  |           |           | 8    | 0    |        |          |      |         |                  |
|   BUS1_s_axi_U | interface | s_axilite | 8    |      |        |          |      |         |                  |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------+---------------------------------------------------------------+
| Type      | Options                              | Location                                                      |
+-----------+--------------------------------------+---------------------------------------------------------------+
| interface | s_axilite port=return bundle=BUS1    | ../lab1_prof/hls/axil_conv2D.cpp:17 in axil_conv2d, return    |
| interface | s_axilite port=image_in bundle=BUS1  | ../lab1_prof/hls/axil_conv2D.cpp:18 in axil_conv2d, image_in  |
| interface | s_axilite port=image_out bundle=BUS1 | ../lab1_prof/hls/axil_conv2D.cpp:19 in axil_conv2d, image_out |
| interface | s_axilite port=weights bundle=BUS1   | ../lab1_prof/hls/axil_conv2D.cpp:20 in axil_conv2d, weights   |
| interface | s_axilite port=bias bundle=BUS1      | ../lab1_prof/hls/axil_conv2D.cpp:21 in axil_conv2d, bias      |
+-----------+--------------------------------------+---------------------------------------------------------------+


