
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402d64 <ferror@plt+0xd64>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <mbrtowc@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 421000 <ferror@plt+0x1f000>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <mbrtowc@plt>:
  401af0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <exit@plt>:
  401b50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <error@plt>:
  401b60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <strnlen@plt>:
  401b70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <setenv@plt>:
  401b80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <putc@plt>:
  401b90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <pipe@plt>:
  401ba0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <opendir@plt>:
  401bb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <__cxa_atexit@plt>:
  401bc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <iswcntrl@plt>:
  401bd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <fork@plt>:
  401be0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <lseek@plt>:
  401bf0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <__fpending@plt>:
  401c00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fileno@plt>:
  401c20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <signal@plt>:
  401c30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <getpid@plt>:
  401c50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <nl_langinfo@plt>:
  401c60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <poll@plt>:
  401ca0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <sigemptyset@plt>:
  401cb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <calloc@plt>:
  401d10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <readdir@plt>:
  401d20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <realloc@plt>:
  401d30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <getc@plt>:
  401d40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <closedir@plt>:
  401d50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <sigaction@plt>:
  401d70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <strrchr@plt>:
  401d80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <__gmon_start__@plt>:
  401d90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <fdopendir@plt>:
  401da0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <write@plt>:
  401db0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <abort@plt>:
  401dc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <mbsinit@plt>:
  401dd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <memcmp@plt>:
  401de0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <execvp@plt>:
  401e10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <fseeko@plt>:
  401e50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <free@plt>:
  401e60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <fwrite@plt>:
  401e90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <dirfd@plt>:
  401ed0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <getrlimit@plt>:
  401ee0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <unsetenv@plt>:
  401ef0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <isatty@plt>:
  401f20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <sysconf@plt>:
  401f30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <dcgettext@plt>:
  401f40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <dup2@plt>:
  401f60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <strncpy@plt>:
  401f70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <iswprint@plt>:
  401f80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <printf@plt>:
  401f90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <__assert_fail@plt>:
  401fa0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <__errno_location@plt>:
  401fb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <getenv@plt>:
  401fc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <waitpid@plt>:
  401fd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <fprintf@plt>:
  401fe0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 422000 <ferror@plt+0x20000>
  402004:	ldr	x17, [x16, #648]
  402008:	add	x16, x16, #0x288
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	sub	sp, sp, #0x150
  402014:	adrp	x2, 40d000 <ferror@plt+0xb000>
  402018:	stp	x29, x30, [sp, #16]
  40201c:	add	x29, sp, #0x10
  402020:	stp	x19, x20, [sp, #32]
  402024:	mov	x20, x1
  402028:	add	x1, x2, #0xf08
  40202c:	stp	x21, x22, [sp, #48]
  402030:	mov	w21, w0
  402034:	ldr	x0, [x20]
  402038:	stp	x23, x24, [sp, #64]
  40203c:	ldr	w2, [x1]
  402040:	ldrb	w1, [x1, #4]
  402044:	stp	x25, x26, [sp, #80]
  402048:	stp	x27, x28, [sp, #96]
  40204c:	str	w2, [sp, #168]
  402050:	strb	w1, [sp, #172]
  402054:	cbz	x0, 40251c <ferror@plt+0x51c>
  402058:	bl	407980 <ferror@plt+0x5980>
  40205c:	adrp	x19, 422000 <ferror@plt+0x20000>
  402060:	bl	405868 <ferror@plt+0x3868>
  402064:	add	x19, x19, #0x358
  402068:	bl	401c50 <getpid@plt>
  40206c:	mov	w2, w0
  402070:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402074:	mov	w0, #0x6                   	// #6
  402078:	add	x1, x1, #0xc98
  40207c:	str	w2, [x19, #212]
  402080:	str	wzr, [x19, #220]
  402084:	bl	401ff0 <setlocale@plt>
  402088:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40208c:	add	x1, x1, #0x848
  402090:	adrp	x22, 40d000 <ferror@plt+0xb000>
  402094:	add	x22, x22, #0x860
  402098:	mov	x0, x22
  40209c:	bl	401cd0 <bindtextdomain@plt>
  4020a0:	mov	x0, x22
  4020a4:	bl	401df0 <textdomain@plt>
  4020a8:	adrp	x0, 406000 <ferror@plt+0x4000>
  4020ac:	add	x0, x0, #0x48
  4020b0:	bl	40c800 <ferror@plt+0xa800>
  4020b4:	cbnz	w0, 402bec <ferror@plt+0xbec>
  4020b8:	adrp	x0, 403000 <ferror@plt+0x1000>
  4020bc:	add	x0, x0, #0x6d8
  4020c0:	bl	40c800 <ferror@plt+0xa800>
  4020c4:	str	w0, [sp, #144]
  4020c8:	cbnz	w0, 402bec <ferror@plt+0xbec>
  4020cc:	add	x22, x19, #0x28
  4020d0:	mov	x1, #0x800                 	// #2048
  4020d4:	mov	x0, x22
  4020d8:	bl	405090 <ferror@plt+0x3090>
  4020dc:	adrp	x1, 402000 <ferror@plt>
  4020e0:	add	x1, x1, #0xe58
  4020e4:	str	x1, [sp, #112]
  4020e8:	str	w0, [sp, #148]
  4020ec:	sub	w0, w0, #0x1
  4020f0:	cmp	w0, #0x1
  4020f4:	b.hi	4024c0 <ferror@plt+0x4c0>  // b.pmore
  4020f8:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4020fc:	adrp	x28, 404000 <ferror@plt+0x2000>
  402100:	add	x0, x0, #0x838
  402104:	adrp	x24, 40e000 <ferror@plt+0xc000>
  402108:	adrp	x25, 40d000 <ferror@plt+0xb000>
  40210c:	adrp	x23, 40e000 <ferror@plt+0xc000>
  402110:	add	x28, x28, #0x140
  402114:	add	x24, x24, #0x98
  402118:	add	x25, x25, #0xb88
  40211c:	add	x23, x23, #0x0
  402120:	mov	w26, #0x0                   	// #0
  402124:	mov	w27, #0x1                   	// #1
  402128:	str	x0, [sp, #120]
  40212c:	str	x0, [sp, #152]
  402130:	adrp	x0, 422000 <ferror@plt+0x20000>
  402134:	add	x0, x0, #0x2a0
  402138:	str	x0, [sp, #128]
  40213c:	add	x22, x24, #0x30
  402140:	add	x4, sp, #0xa4
  402144:	mov	x3, x22
  402148:	mov	x2, x25
  40214c:	mov	x1, x20
  402150:	mov	w0, w21
  402154:	bl	401e00 <getopt_long@plt>
  402158:	cmn	w0, #0x1
  40215c:	b.eq	402528 <ferror@plt+0x528>  // b.none
  402160:	cmp	w0, #0x78
  402164:	b.gt	4023d8 <ferror@plt+0x3d8>
  402168:	cmp	w0, #0x2f
  40216c:	b.le	402a98 <ferror@plt+0xa98>
  402170:	sub	w0, w0, #0x30
  402174:	cmp	w0, #0x48
  402178:	b.hi	402a98 <ferror@plt+0xa98>  // b.pmore
  40217c:	ldrh	w0, [x23, w0, uxtw #1]
  402180:	adr	x1, 40218c <ferror@plt+0x18c>
  402184:	add	x0, x1, w0, sxth #2
  402188:	br	x0
  40218c:	mov	w27, #0x0                   	// #0
  402190:	b	40213c <ferror@plt+0x13c>
  402194:	mov	w26, #0x1                   	// #1
  402198:	b	40213c <ferror@plt+0x13c>
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	strb	w0, [x19, #232]
  4021a4:	strb	w0, [x19, #233]
  4021a8:	b	40213c <ferror@plt+0x13c>
  4021ac:	adrp	x0, 422000 <ferror@plt+0x20000>
  4021b0:	ldr	x0, [x0, #800]
  4021b4:	str	x0, [sp, #120]
  4021b8:	b	40213c <ferror@plt+0x13c>
  4021bc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4021c0:	mov	w1, #0x50                  	// #80
  4021c4:	mov	w4, #0x1                   	// #1
  4021c8:	mov	x3, #0x7fffffff            	// #2147483647
  4021cc:	ldr	x0, [x0, #800]
  4021d0:	mov	x2, #0x0                   	// #0
  4021d4:	bl	4032c0 <ferror@plt+0x12c0>
  4021d8:	ldr	x1, [sp, #128]
  4021dc:	str	w0, [x1]
  4021e0:	b	40213c <ferror@plt+0x13c>
  4021e4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4021e8:	mov	w4, #0x1                   	// #1
  4021ec:	mov	x3, #0xffffffffffffffff    	// #-1
  4021f0:	mov	x2, #0x1                   	// #1
  4021f4:	ldr	x0, [x0, #800]
  4021f8:	mov	w1, #0x4c                  	// #76
  4021fc:	bl	4032c0 <ferror@plt+0x12c0>
  402200:	str	xzr, [x19, #88]
  402204:	stp	x0, xzr, [x19, #112]
  402208:	b	40213c <ferror@plt+0x13c>
  40220c:	mov	w0, #0x1                   	// #1
  402210:	strb	w0, [x19, #248]
  402214:	b	40213c <ferror@plt+0x13c>
  402218:	adrp	x0, 422000 <ferror@plt+0x20000>
  40221c:	mov	w4, #0x1                   	// #1
  402220:	mov	x3, #0xffffffffffffffff    	// #-1
  402224:	mov	x2, #0x1                   	// #1
  402228:	ldr	x0, [x0, #800]
  40222c:	mov	w1, #0x6e                  	// #110
  402230:	bl	4032c0 <ferror@plt+0x12c0>
  402234:	stp	xzr, x0, [x19, #112]
  402238:	cmp	x0, #0x1
  40223c:	b.eq	40246c <ferror@plt+0x46c>  // b.none
  402240:	str	xzr, [x19, #88]
  402244:	b	40213c <ferror@plt+0x13c>
  402248:	adrp	x0, 422000 <ferror@plt+0x20000>
  40224c:	ldr	x0, [x0, #800]
  402250:	cbz	x0, 402460 <ferror@plt+0x460>
  402254:	mov	w4, #0x1                   	// #1
  402258:	mov	x3, #0xffffffffffffffff    	// #-1
  40225c:	mov	x2, #0x1                   	// #1
  402260:	mov	w1, #0x6c                  	// #108
  402264:	bl	4032c0 <ferror@plt+0x12c0>
  402268:	str	x0, [x19, #112]
  40226c:	str	xzr, [x19, #88]
  402270:	str	xzr, [x19, #120]
  402274:	b	40213c <ferror@plt+0x13c>
  402278:	adrp	x0, 422000 <ferror@plt+0x20000>
  40227c:	ldr	x28, [x0, #800]
  402280:	mov	x0, x28
  402284:	bl	401b30 <strlen@plt>
  402288:	ldrb	w22, [x28]
  40228c:	cmp	x0, #0x1
  402290:	b.eq	4023b0 <ferror@plt+0x3b0>  // b.none
  402294:	cmp	w22, #0x5c
  402298:	b.ne	402cb0 <ferror@plt+0xcb0>  // b.any
  40229c:	ldrb	w22, [x28, #1]
  4022a0:	cmp	w22, #0x6e
  4022a4:	b.eq	402824 <ferror@plt+0x824>  // b.none
  4022a8:	b.hi	4023c0 <ferror@plt+0x3c0>  // b.pmore
  4022ac:	cmp	w22, #0x62
  4022b0:	b.eq	402768 <ferror@plt+0x768>  // b.none
  4022b4:	b.ls	40239c <ferror@plt+0x39c>  // b.plast
  4022b8:	cmp	w22, #0x66
  4022bc:	b.ne	402aa0 <ferror@plt+0xaa0>  // b.any
  4022c0:	mov	w22, #0xc                   	// #12
  4022c4:	b	4023b0 <ferror@plt+0x3b0>
  4022c8:	adrp	x1, 422000 <ferror@plt+0x20000>
  4022cc:	adrp	x2, 40d000 <ferror@plt+0xb000>
  4022d0:	add	x2, x2, #0x830
  4022d4:	stp	xzr, xzr, [x19, #112]
  4022d8:	ldr	x1, [x1, #800]
  4022dc:	cmp	x1, #0x0
  4022e0:	csel	x1, x2, x1, eq  // eq = none
  4022e4:	str	x1, [x19, #88]
  4022e8:	b	40213c <ferror@plt+0x13c>
  4022ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4022f0:	ldr	x0, [x0, #800]
  4022f4:	cbz	x0, 4024b8 <ferror@plt+0x4b8>
  4022f8:	ldrb	w1, [x0]
  4022fc:	cbz	w1, 4024b8 <ferror@plt+0x4b8>
  402300:	str	x0, [x19, #304]
  402304:	b	40213c <ferror@plt+0x13c>
  402308:	mov	w0, #0x1                   	// #1
  40230c:	str	w0, [x19, #40]
  402310:	b	40213c <ferror@plt+0x13c>
  402314:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402318:	add	x0, x0, #0x840
  40231c:	bl	405b50 <ferror@plt+0x3b50>
  402320:	ldr	w0, [sp, #144]
  402324:	ldp	x29, x30, [sp, #16]
  402328:	ldp	x19, x20, [sp, #32]
  40232c:	ldp	x21, x22, [sp, #48]
  402330:	ldp	x23, x24, [sp, #64]
  402334:	ldp	x25, x26, [sp, #80]
  402338:	ldp	x27, x28, [sp, #96]
  40233c:	add	sp, sp, #0x150
  402340:	ret
  402344:	mov	w0, #0x1                   	// #1
  402348:	strb	w0, [x19, #233]
  40234c:	b	40213c <ferror@plt+0x13c>
  402350:	ldr	x0, [sp, #112]
  402354:	blr	x0
  402358:	adrp	x0, 422000 <ferror@plt+0x20000>
  40235c:	mov	w1, #0x73                  	// #115
  402360:	ldr	x3, [x19, #48]
  402364:	mov	w4, #0x0                   	// #0
  402368:	ldr	x0, [x0, #800]
  40236c:	mov	x2, #0x1                   	// #1
  402370:	bl	4032c0 <ferror@plt+0x12c0>
  402374:	mov	x3, x0
  402378:	ldr	x1, [x19, #48]
  40237c:	cmp	x1, x0
  402380:	b.cc	40247c <ferror@plt+0x47c>  // b.lo, b.ul, b.last
  402384:	str	x3, [x19, #64]
  402388:	b	40213c <ferror@plt+0x13c>
  40238c:	adrp	x28, 403000 <ferror@plt+0x1000>
  402390:	add	x28, x28, #0xfd8
  402394:	strb	wzr, [x19, #280]
  402398:	b	40213c <ferror@plt+0x13c>
  40239c:	cmp	w22, #0x5c
  4023a0:	b.eq	4023b0 <ferror@plt+0x3b0>  // b.none
  4023a4:	cmp	w22, #0x61
  4023a8:	b.ne	402aa0 <ferror@plt+0xaa0>  // b.any
  4023ac:	mov	w22, #0x7                   	// #7
  4023b0:	adrp	x28, 403000 <ferror@plt+0x1000>
  4023b4:	add	x28, x28, #0xfd8
  4023b8:	strb	w22, [x19, #280]
  4023bc:	b	40213c <ferror@plt+0x13c>
  4023c0:	cmp	w22, #0x74
  4023c4:	b.eq	402760 <ferror@plt+0x760>  // b.none
  4023c8:	cmp	w22, #0x76
  4023cc:	b.ne	402450 <ferror@plt+0x450>  // b.any
  4023d0:	mov	w22, #0xb                   	// #11
  4023d4:	b	4023b0 <ferror@plt+0x3b0>
  4023d8:	cmp	w0, #0x100
  4023dc:	b.ne	402a98 <ferror@plt+0xa98>  // b.any
  4023e0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4023e4:	mov	w1, #0x3d                  	// #61
  4023e8:	ldr	x3, [x0, #800]
  4023ec:	str	x3, [sp, #136]
  4023f0:	mov	x0, x3
  4023f4:	bl	401e80 <strchr@plt>
  4023f8:	ldr	x3, [sp, #136]
  4023fc:	cbnz	x0, 402cc0 <ferror@plt+0xcc0>
  402400:	mov	x0, x3
  402404:	str	x3, [sp, #136]
  402408:	str	x3, [x19, #240]
  40240c:	bl	401ef0 <unsetenv@plt>
  402410:	ldr	x3, [sp, #136]
  402414:	cbz	w0, 40213c <ferror@plt+0x13c>
  402418:	str	x3, [sp, #112]
  40241c:	bl	401fb0 <__errno_location@plt>
  402420:	mov	x4, x0
  402424:	mov	w2, #0x5                   	// #5
  402428:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40242c:	mov	x0, #0x0                   	// #0
  402430:	add	x1, x1, #0xb60
  402434:	ldr	w19, [x4]
  402438:	bl	401f40 <dcgettext@plt>
  40243c:	ldr	x3, [sp, #112]
  402440:	mov	x2, x0
  402444:	mov	w1, w19
  402448:	mov	w0, #0x1                   	// #1
  40244c:	bl	401b60 <error@plt>
  402450:	cmp	w22, #0x72
  402454:	b.ne	402bc0 <ferror@plt+0xbc0>  // b.any
  402458:	mov	w22, #0xd                   	// #13
  40245c:	b	4023b0 <ferror@plt+0x3b0>
  402460:	mov	x0, #0x1                   	// #1
  402464:	str	x0, [x19, #112]
  402468:	b	40226c <ferror@plt+0x26c>
  40246c:	ldr	x0, [x19, #88]
  402470:	cbz	x0, 402240 <ferror@plt+0x240>
  402474:	str	xzr, [x19, #120]
  402478:	b	40213c <ferror@plt+0x13c>
  40247c:	mov	w2, #0x5                   	// #5
  402480:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402484:	mov	x0, #0x0                   	// #0
  402488:	add	x1, x1, #0xad8
  40248c:	str	x3, [sp, #136]
  402490:	bl	401f40 <dcgettext@plt>
  402494:	ldr	x4, [x19, #48]
  402498:	mov	x2, x0
  40249c:	ldr	x3, [sp, #136]
  4024a0:	mov	w1, #0x0                   	// #0
  4024a4:	mov	w0, #0x0                   	// #0
  4024a8:	bl	401b60 <error@plt>
  4024ac:	ldr	x3, [x19, #48]
  4024b0:	str	x3, [x19, #64]
  4024b4:	b	40213c <ferror@plt+0x13c>
  4024b8:	str	xzr, [x19, #304]
  4024bc:	b	40213c <ferror@plt+0x13c>
  4024c0:	mov	w0, #0x0                   	// #0
  4024c4:	bl	401f30 <sysconf@plt>
  4024c8:	cmp	x0, #0x0
  4024cc:	b.le	4024ec <ferror@plt+0x4ec>
  4024d0:	cmp	x0, #0x800
  4024d4:	b.le	402c60 <ferror@plt+0xc60>
  4024d8:	ldr	x1, [x22, #24]
  4024dc:	sub	x0, x0, #0x800
  4024e0:	cmp	x1, x0
  4024e4:	csel	x0, x1, x0, ls  // ls = plast
  4024e8:	str	x0, [x22, #24]
  4024ec:	ldr	x1, [x19, #64]
  4024f0:	add	x0, x19, #0x28
  4024f4:	cmp	x1, #0x7ff
  4024f8:	b.ls	402cf0 <ferror@plt+0xcf0>  // b.plast
  4024fc:	adrp	x1, 403000 <ferror@plt+0x1000>
  402500:	add	x1, x1, #0xb58
  402504:	str	x1, [x0, #64]
  402508:	bl	4051f0 <ferror@plt+0x31f0>
  40250c:	adrp	x0, 402000 <ferror@plt>
  402510:	add	x0, x0, #0xe20
  402514:	str	x0, [sp, #112]
  402518:	b	4020f8 <ferror@plt+0xf8>
  40251c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402520:	add	x0, x0, #0x840
  402524:	b	402058 <ferror@plt+0x58>
  402528:	ldr	x1, [x19, #304]
  40252c:	adrp	x0, 403000 <ferror@plt+0x1000>
  402530:	add	x0, x0, #0xfd8
  402534:	cmp	x1, #0x0
  402538:	ccmp	x28, x0, #0x0, ne  // ne = any
  40253c:	b.eq	402b20 <ferror@plt+0xb20>  // b.none
  402540:	ldr	x0, [sp, #112]
  402544:	blr	x0
  402548:	ldr	w0, [sp, #148]
  40254c:	cbnz	w0, 402c44 <ferror@plt+0xc44>
  402550:	adrp	x1, 402000 <ferror@plt>
  402554:	add	x1, x1, #0xe28
  402558:	add	x0, sp, #0xc0
  40255c:	str	x1, [sp, #184]
  402560:	bl	401cb0 <sigemptyset@plt>
  402564:	str	wzr, [sp, #320]
  402568:	add	x1, sp, #0xb8
  40256c:	mov	x2, #0x0                   	// #0
  402570:	mov	w0, #0xa                   	// #10
  402574:	bl	401d70 <sigaction@plt>
  402578:	cbnz	w0, 4027f0 <ferror@plt+0x7f0>
  40257c:	adrp	x1, 403000 <ferror@plt+0x1000>
  402580:	add	x1, x1, #0x418
  402584:	add	x0, sp, #0xc0
  402588:	str	x1, [sp, #184]
  40258c:	bl	401cb0 <sigemptyset@plt>
  402590:	str	wzr, [sp, #320]
  402594:	add	x1, sp, #0xb8
  402598:	mov	x2, #0x0                   	// #0
  40259c:	mov	w0, #0xc                   	// #12
  4025a0:	bl	401d70 <sigaction@plt>
  4025a4:	cbnz	w0, 4027bc <ferror@plt+0x7bc>
  4025a8:	ldr	x0, [sp, #120]
  4025ac:	ldr	x1, [sp, #152]
  4025b0:	bl	401e20 <strcmp@plt>
  4025b4:	cbnz	w0, 402788 <ferror@plt+0x788>
  4025b8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4025bc:	ldr	x0, [x0, #824]
  4025c0:	str	x0, [x19, #272]
  4025c4:	ldr	x1, [x19, #88]
  4025c8:	cbz	x1, 402a84 <ferror@plt+0xa84>
  4025cc:	mov	w0, #0x1                   	// #1
  4025d0:	str	w0, [x19, #40]
  4025d4:	adrp	x24, 422000 <ferror@plt+0x20000>
  4025d8:	ldr	w0, [x24, #808]
  4025dc:	cmp	w0, w21
  4025e0:	b.eq	402770 <ferror@plt+0x770>  // b.none
  4025e4:	cbnz	w26, 402910 <ferror@plt+0x910>
  4025e8:	ldr	x0, [x19, #64]
  4025ec:	add	x23, x19, #0x80
  4025f0:	add	x22, x19, #0x28
  4025f4:	add	x0, x0, #0x1
  4025f8:	bl	40b878 <ferror@plt+0x9878>
  4025fc:	str	x0, [x19, #256]
  402600:	ldr	x0, [x22, #24]
  402604:	add	x0, x0, #0x1
  402608:	bl	40b878 <ferror@plt+0x9878>
  40260c:	mov	x2, x0
  402610:	mov	x1, #0x0                   	// #0
  402614:	mov	w0, #0x11                  	// #17
  402618:	str	x2, [x23, #24]
  40261c:	bl	401c30 <signal@plt>
  402620:	ldr	x0, [x22, #48]
  402624:	cbz	x0, 40282c <ferror@plt+0x82c>
  402628:	sbfiz	x0, x21, #3, #32
  40262c:	bl	40b878 <ferror@plt+0x9878>
  402630:	ldr	w22, [x24, #808]
  402634:	mov	x25, x0
  402638:	cmp	w21, w22
  40263c:	sxtw	x22, w22
  402640:	b.le	402660 <ferror@plt+0x660>
  402644:	nop
  402648:	ldr	x0, [x20, x22, lsl #3]
  40264c:	bl	401b30 <strlen@plt>
  402650:	str	x0, [x25, x22, lsl #3]
  402654:	add	x22, x22, #0x1
  402658:	cmp	w21, w22
  40265c:	b.gt	402648 <ferror@plt+0x648>
  402660:	add	x0, x24, #0x328
  402664:	str	x0, [sp, #112]
  402668:	ldr	x0, [x19, #88]
  40266c:	add	x22, x19, #0x28
  402670:	adrp	x26, 422000 <ferror@plt+0x20000>
  402674:	mov	x24, x22
  402678:	add	x23, x19, #0x80
  40267c:	add	x26, x26, #0x2a0
  402680:	bl	401b30 <strlen@plt>
  402684:	str	x0, [x19, #80]
  402688:	blr	x28
  40268c:	cmn	w0, #0x1
  402690:	b.eq	40274c <ferror@plt+0x74c>  // b.none
  402694:	nop
  402698:	sxtw	x22, w0
  40269c:	mov	x1, x23
  4026a0:	mov	x0, x24
  4026a4:	bl	4052a0 <ferror@plt+0x32a0>
  4026a8:	ldr	x27, [sp, #112]
  4026ac:	mov	x1, x23
  4026b0:	ldrb	w6, [x26, #4]
  4026b4:	mov	x0, x24
  4026b8:	mov	x5, #0x0                   	// #0
  4026bc:	mov	x4, #0x0                   	// #0
  4026c0:	ldrsw	x3, [x27]
  4026c4:	sub	x22, x22, #0x1
  4026c8:	ldr	x2, [x20, x3, lsl #3]
  4026cc:	str	xzr, [x23, #32]
  4026d0:	ldr	x3, [x25, x3, lsl #3]
  4026d4:	add	x3, x3, #0x1
  4026d8:	bl	404808 <ferror@plt+0x2808>
  4026dc:	ldr	w8, [x27]
  4026e0:	strb	wzr, [x26, #4]
  4026e4:	add	w8, w8, #0x1
  4026e8:	cmp	w21, w8
  4026ec:	b.le	402734 <ferror@plt+0x734>
  4026f0:	sxtw	x27, w8
  4026f4:	mov	w0, #0x0                   	// #0
  4026f8:	b	402700 <ferror@plt+0x700>
  4026fc:	ldrb	w0, [x26, #4]
  402700:	ldr	x3, [x25, x27, lsl #3]
  402704:	mov	x7, x22
  402708:	ldr	x2, [x20, x27, lsl #3]
  40270c:	mov	x1, x23
  402710:	ldr	x6, [x19, #256]
  402714:	str	w0, [sp]
  402718:	add	x27, x27, #0x1
  40271c:	mov	x0, x24
  402720:	mov	x5, #0x0                   	// #0
  402724:	mov	x4, #0x0                   	// #0
  402728:	bl	404aa8 <ferror@plt+0x2aa8>
  40272c:	cmp	w21, w27
  402730:	b.gt	4026fc <ferror@plt+0x6fc>
  402734:	mov	x1, x23
  402738:	mov	x0, x24
  40273c:	bl	404ce0 <ferror@plt+0x2ce0>
  402740:	blr	x28
  402744:	cmn	w0, #0x1
  402748:	b.ne	402698 <ferror@plt+0x698>  // b.any
  40274c:	ldr	w0, [x19, #208]
  402750:	str	w0, [x19, #220]
  402754:	ldr	w0, [x19, #208]
  402758:	str	w0, [sp, #144]
  40275c:	b	402320 <ferror@plt+0x320>
  402760:	mov	w22, #0x9                   	// #9
  402764:	b	4023b0 <ferror@plt+0x3b0>
  402768:	mov	w22, #0x8                   	// #8
  40276c:	b	4023b0 <ferror@plt+0x3b0>
  402770:	add	x0, sp, #0xa8
  402774:	add	x20, sp, #0xb0
  402778:	str	wzr, [x24, #808]
  40277c:	mov	w21, #0x1                   	// #1
  402780:	str	x0, [sp, #176]
  402784:	b	4025e4 <ferror@plt+0x5e4>
  402788:	ldr	x0, [sp, #120]
  40278c:	mov	w2, #0x1                   	// #1
  402790:	mov	w1, #0x0                   	// #0
  402794:	str	w2, [x19, #252]
  402798:	bl	405908 <ferror@plt+0x3908>
  40279c:	mov	w22, w0
  4027a0:	tbnz	w0, #31, 402b74 <ferror@plt+0xb74>
  4027a4:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4027a8:	add	x1, x1, #0xc28
  4027ac:	bl	401d00 <fdopen@plt>
  4027b0:	cbz	x0, 402b5c <ferror@plt+0xb5c>
  4027b4:	str	x0, [x19, #272]
  4027b8:	b	4025c4 <ferror@plt+0x5c4>
  4027bc:	bl	401fb0 <__errno_location@plt>
  4027c0:	mov	x3, x0
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	add	x1, x1, #0xc30
  4027d4:	ldr	w22, [x3]
  4027d8:	bl	401f40 <dcgettext@plt>
  4027dc:	mov	x2, x0
  4027e0:	mov	w0, #0x0                   	// #0
  4027e4:	mov	w1, w22
  4027e8:	bl	401b60 <error@plt>
  4027ec:	b	4025a8 <ferror@plt+0x5a8>
  4027f0:	bl	401fb0 <__errno_location@plt>
  4027f4:	mov	x3, x0
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402800:	mov	x0, #0x0                   	// #0
  402804:	add	x1, x1, #0xc08
  402808:	ldr	w22, [x3]
  40280c:	bl	401f40 <dcgettext@plt>
  402810:	mov	x2, x0
  402814:	mov	w0, #0x0                   	// #0
  402818:	mov	w1, w22
  40281c:	bl	401b60 <error@plt>
  402820:	b	40257c <ferror@plt+0x57c>
  402824:	mov	w22, #0xa                   	// #10
  402828:	b	4023b0 <ferror@plt+0x3b0>
  40282c:	ldr	w2, [x24, #808]
  402830:	adrp	x24, 422000 <ferror@plt+0x20000>
  402834:	cmp	w2, w21
  402838:	b.ge	402bd4 <ferror@plt+0xbd4>  // b.tcont
  40283c:	adrp	x26, 422000 <ferror@plt+0x20000>
  402840:	add	x24, x24, #0x2a0
  402844:	add	x26, x26, #0x328
  402848:	ldr	x25, [x20, w2, sxtw #3]
  40284c:	mov	x0, x25
  402850:	bl	401b30 <strlen@plt>
  402854:	ldrb	w6, [x24, #4]
  402858:	mov	x2, x25
  40285c:	add	x3, x0, #0x1
  402860:	mov	x1, x23
  402864:	mov	x0, x22
  402868:	mov	x5, #0x0                   	// #0
  40286c:	mov	x4, #0x0                   	// #0
  402870:	bl	404808 <ferror@plt+0x2808>
  402874:	ldr	w2, [x26]
  402878:	add	w2, w2, #0x1
  40287c:	str	w2, [x26]
  402880:	cmp	w2, w21
  402884:	b.lt	402848 <ferror@plt+0x848>  // b.tstop
  402888:	add	x1, x19, #0x80
  40288c:	add	x0, x19, #0x28
  402890:	mov	x21, x1
  402894:	mov	x20, x0
  402898:	ldr	x2, [x19, #128]
  40289c:	strb	wzr, [x24, #4]
  4028a0:	ldr	x3, [x19, #160]
  4028a4:	str	x2, [x19, #96]
  4028a8:	str	x3, [x19, #168]
  4028ac:	nop
  4028b0:	blr	x28
  4028b4:	cmn	w0, #0x1
  4028b8:	b.eq	4028e4 <ferror@plt+0x8e4>  // b.none
  4028bc:	ldr	x0, [x20, #72]
  4028c0:	cbz	x0, 4028b0 <ferror@plt+0x8b0>
  4028c4:	ldr	x1, [x19, #288]
  4028c8:	cmp	x0, x1
  4028cc:	b.hi	4028b0 <ferror@plt+0x8b0>  // b.pmore
  4028d0:	mov	x1, x21
  4028d4:	mov	x0, x20
  4028d8:	bl	404ce0 <ferror@plt+0x2ce0>
  4028dc:	str	xzr, [x19, #288]
  4028e0:	b	4028b0 <ferror@plt+0x8b0>
  4028e4:	ldr	x0, [x19, #96]
  4028e8:	ldr	x1, [x19, #128]
  4028ec:	cmp	x1, x0
  4028f0:	b.ne	402900 <ferror@plt+0x900>  // b.any
  4028f4:	cbz	w27, 40274c <ferror@plt+0x74c>
  4028f8:	ldrb	w0, [x19, #32]
  4028fc:	cbnz	w0, 40274c <ferror@plt+0x74c>
  402900:	add	x1, x19, #0x80
  402904:	add	x0, x19, #0x28
  402908:	bl	404ce0 <ferror@plt+0x2ce0>
  40290c:	b	40274c <ferror@plt+0x74c>
  402910:	adrp	x22, 422000 <ferror@plt+0x20000>
  402914:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402918:	add	x1, x1, #0xc78
  40291c:	mov	w2, #0x5                   	// #5
  402920:	ldr	x26, [x22, #792]
  402924:	mov	x0, #0x0                   	// #0
  402928:	bl	401f40 <dcgettext@plt>
  40292c:	mov	x25, x0
  402930:	bl	405048 <ferror@plt+0x3048>
  402934:	mov	x2, x0
  402938:	mov	x1, x25
  40293c:	mov	x0, x26
  402940:	bl	401fe0 <fprintf@plt>
  402944:	mov	w2, #0x5                   	// #5
  402948:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40294c:	ldr	x25, [x22, #792]
  402950:	add	x1, x1, #0xca8
  402954:	mov	x0, #0x0                   	// #0
  402958:	bl	401f40 <dcgettext@plt>
  40295c:	ldr	x2, [x19, #48]
  402960:	mov	x1, x0
  402964:	mov	x0, x25
  402968:	bl	401fe0 <fprintf@plt>
  40296c:	mov	w2, #0x5                   	// #5
  402970:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402974:	ldr	x25, [x22, #792]
  402978:	add	x1, x1, #0xce8
  40297c:	mov	x0, #0x0                   	// #0
  402980:	bl	401f40 <dcgettext@plt>
  402984:	ldr	x2, [x19, #56]
  402988:	mov	x1, x0
  40298c:	mov	x0, x25
  402990:	bl	401fe0 <fprintf@plt>
  402994:	mov	w2, #0x5                   	// #5
  402998:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40299c:	ldr	x26, [x22, #792]
  4029a0:	add	x1, x1, #0xd38
  4029a4:	mov	x0, #0x0                   	// #0
  4029a8:	bl	401f40 <dcgettext@plt>
  4029ac:	ldr	x2, [x19, #48]
  4029b0:	mov	x25, x0
  4029b4:	str	x2, [sp, #112]
  4029b8:	bl	405048 <ferror@plt+0x3048>
  4029bc:	ldr	x2, [sp, #112]
  4029c0:	mov	x1, x25
  4029c4:	sub	x2, x2, x0
  4029c8:	mov	x0, x26
  4029cc:	bl	401fe0 <fprintf@plt>
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4029d8:	ldr	x25, [x22, #792]
  4029dc:	add	x1, x1, #0xd70
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	bl	401f40 <dcgettext@plt>
  4029e8:	ldr	x2, [x19, #64]
  4029ec:	mov	x1, x0
  4029f0:	mov	x0, x25
  4029f4:	bl	401fe0 <fprintf@plt>
  4029f8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4029fc:	add	x1, x1, #0xda8
  402a00:	ldr	x23, [x22, #792]
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	mov	x0, #0x0                   	// #0
  402a0c:	bl	401f40 <dcgettext@plt>
  402a10:	mov	x1, x0
  402a14:	mov	x2, #0x7fffffff            	// #2147483647
  402a18:	mov	x0, x23
  402a1c:	bl	401fe0 <fprintf@plt>
  402a20:	mov	w0, #0x0                   	// #0
  402a24:	bl	401f20 <isatty@plt>
  402a28:	cbz	w0, 4025e8 <ferror@plt+0x5e8>
  402a2c:	ldr	x23, [x22, #792]
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402a38:	mov	x0, #0x0                   	// #0
  402a3c:	add	x1, x1, #0xde8
  402a40:	bl	401f40 <dcgettext@plt>
  402a44:	mov	x1, x0
  402a48:	mov	x0, x23
  402a4c:	bl	401fe0 <fprintf@plt>
  402a50:	cbz	w27, 4025e8 <ferror@plt+0x5e8>
  402a54:	ldr	x22, [x22, #792]
  402a58:	mov	w2, #0x5                   	// #5
  402a5c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	add	x1, x1, #0xe98
  402a68:	bl	401f40 <dcgettext@plt>
  402a6c:	ldrsw	x2, [x24, #808]
  402a70:	mov	x1, x0
  402a74:	mov	x0, x22
  402a78:	ldr	x2, [x20, x2, lsl #3]
  402a7c:	bl	401fe0 <fprintf@plt>
  402a80:	b	4025e8 <ferror@plt+0x5e8>
  402a84:	ldr	x0, [x19, #112]
  402a88:	cbz	x0, 4025d4 <ferror@plt+0x5d4>
  402a8c:	b	4025cc <ferror@plt+0x5cc>
  402a90:	mov	w0, #0x0                   	// #0
  402a94:	bl	402fa8 <ferror@plt+0xfa8>
  402a98:	mov	w0, #0x1                   	// #1
  402a9c:	bl	402fa8 <ferror@plt+0xfa8>
  402aa0:	bl	401e30 <__ctype_b_loc@plt>
  402aa4:	ubfiz	x22, x22, #1, #8
  402aa8:	ldr	x0, [x0]
  402aac:	ldrh	w0, [x0, x22]
  402ab0:	tbz	w0, #11, 402c1c <ferror@plt+0xc1c>
  402ab4:	add	x1, x28, #0x1
  402ab8:	mov	w22, #0x8                   	// #8
  402abc:	str	x1, [sp, #136]
  402ac0:	bl	401fb0 <__errno_location@plt>
  402ac4:	mov	x3, x0
  402ac8:	mov	w2, w22
  402acc:	ldr	x1, [sp, #136]
  402ad0:	str	xzr, [sp, #184]
  402ad4:	str	wzr, [x3]
  402ad8:	mov	x0, x1
  402adc:	add	x1, sp, #0xb8
  402ae0:	bl	401b20 <strtoul@plt>
  402ae4:	cmp	x0, #0xff
  402ae8:	b.ls	402b48 <ferror@plt+0xb48>  // b.plast
  402aec:	cmp	w22, #0x10
  402af0:	b.eq	402bdc <ferror@plt+0xbdc>  // b.none
  402af4:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402af8:	add	x1, x1, #0x980
  402afc:	mov	w2, #0x5                   	// #5
  402b00:	mov	x0, #0x0                   	// #0
  402b04:	bl	401f40 <dcgettext@plt>
  402b08:	mov	x3, x28
  402b0c:	mov	x2, x0
  402b10:	mov	x4, #0xff                  	// #255
  402b14:	mov	w1, #0x0                   	// #0
  402b18:	mov	w0, #0x1                   	// #1
  402b1c:	bl	401b60 <error@plt>
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402b28:	mov	x0, #0x0                   	// #0
  402b2c:	add	x1, x1, #0xbb0
  402b30:	bl	401f40 <dcgettext@plt>
  402b34:	mov	x2, x0
  402b38:	mov	w1, #0x0                   	// #0
  402b3c:	mov	w0, #0x0                   	// #0
  402b40:	bl	401b60 <error@plt>
  402b44:	b	402540 <ferror@plt+0x540>
  402b48:	ldr	x1, [sp, #184]
  402b4c:	ldrb	w1, [x1]
  402b50:	cbnz	w1, 402c84 <ferror@plt+0xc84>
  402b54:	and	w22, w0, #0xff
  402b58:	b	4023b0 <ferror@plt+0x3b0>
  402b5c:	bl	401fb0 <__errno_location@plt>
  402b60:	mov	x20, x0
  402b64:	mov	w0, w22
  402b68:	ldr	w21, [x20]
  402b6c:	bl	401d60 <close@plt>
  402b70:	str	w21, [x20]
  402b74:	str	xzr, [x19, #272]
  402b78:	bl	401fb0 <__errno_location@plt>
  402b7c:	mov	x3, x0
  402b80:	mov	w2, #0x5                   	// #5
  402b84:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402b88:	mov	x0, #0x0                   	// #0
  402b8c:	add	x1, x1, #0xc58
  402b90:	ldr	w20, [x3]
  402b94:	bl	401f40 <dcgettext@plt>
  402b98:	ldr	x2, [sp, #120]
  402b9c:	mov	x19, x0
  402ba0:	mov	w1, #0x8                   	// #8
  402ba4:	mov	w0, #0x0                   	// #0
  402ba8:	bl	409940 <ferror@plt+0x7940>
  402bac:	mov	x3, x0
  402bb0:	mov	x2, x19
  402bb4:	mov	w1, w20
  402bb8:	mov	w0, #0x1                   	// #1
  402bbc:	bl	401b60 <error@plt>
  402bc0:	cmp	w22, #0x78
  402bc4:	b.ne	402aa0 <ferror@plt+0xaa0>  // b.any
  402bc8:	add	x1, x28, #0x2
  402bcc:	mov	w22, #0x10                  	// #16
  402bd0:	b	402abc <ferror@plt+0xabc>
  402bd4:	add	x24, x24, #0x2a0
  402bd8:	b	402888 <ferror@plt+0x888>
  402bdc:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	add	x1, x1, #0x918
  402be8:	b	402b00 <ferror@plt+0xb00>
  402bec:	bl	401fb0 <__errno_location@plt>
  402bf0:	mov	x3, x0
  402bf4:	mov	w2, #0x5                   	// #5
  402bf8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402bfc:	mov	x0, #0x0                   	// #0
  402c00:	add	x1, x1, #0x870
  402c04:	ldr	w19, [x3]
  402c08:	bl	401f40 <dcgettext@plt>
  402c0c:	mov	x2, x0
  402c10:	mov	w0, #0x1                   	// #1
  402c14:	mov	w1, w19
  402c18:	bl	401b60 <error@plt>
  402c1c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402c20:	add	x1, x1, #0x8d8
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	mov	x0, #0x0                   	// #0
  402c2c:	bl	401f40 <dcgettext@plt>
  402c30:	mov	x3, x28
  402c34:	mov	x2, x0
  402c38:	mov	w1, #0x0                   	// #0
  402c3c:	mov	w0, #0x1                   	// #1
  402c40:	bl	401b60 <error@plt>
  402c44:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402c48:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402c4c:	add	x3, x24, #0x28
  402c50:	add	x1, x1, #0x860
  402c54:	add	x0, x0, #0xbf0
  402c58:	mov	w2, #0x2a5                 	// #677
  402c5c:	bl	401fa0 <__assert_fail@plt>
  402c60:	adrp	x3, 40e000 <ferror@plt+0xc000>
  402c64:	add	x3, x3, #0x98
  402c68:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402c6c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402c70:	add	x3, x3, #0x28
  402c74:	add	x1, x1, #0x860
  402c78:	add	x0, x0, #0x898
  402c7c:	mov	w2, #0x1d9                 	// #473
  402c80:	bl	401fa0 <__assert_fail@plt>
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	add	x1, x1, #0x9e8
  402c94:	bl	401f40 <dcgettext@plt>
  402c98:	mov	x2, x0
  402c9c:	ldr	x4, [sp, #184]
  402ca0:	mov	x3, x28
  402ca4:	mov	w1, #0x0                   	// #0
  402ca8:	mov	w0, #0x1                   	// #1
  402cac:	bl	401b60 <error@plt>
  402cb0:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	add	x1, x1, #0xa50
  402cbc:	b	402c28 <ferror@plt+0xc28>
  402cc0:	mov	w2, #0x5                   	// #5
  402cc4:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402cc8:	mov	x0, #0x0                   	// #0
  402ccc:	add	x1, x1, #0xb20
  402cd0:	bl	401f40 <dcgettext@plt>
  402cd4:	mov	x2, x0
  402cd8:	ldrsw	x3, [sp, #164]
  402cdc:	mov	w1, #0x0                   	// #0
  402ce0:	mov	w0, #0x1                   	// #1
  402ce4:	lsl	x3, x3, #5
  402ce8:	ldr	x3, [x22, x3]
  402cec:	bl	401b60 <error@plt>
  402cf0:	adrp	x3, 40e000 <ferror@plt+0xc000>
  402cf4:	add	x3, x3, #0x98
  402cf8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402cfc:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402d00:	add	x3, x3, #0x28
  402d04:	add	x1, x1, #0x860
  402d08:	add	x0, x0, #0x8b8
  402d0c:	mov	w2, #0x1f5                 	// #501
  402d10:	bl	401fa0 <__assert_fail@plt>
  402d14:	mov	x29, #0x0                   	// #0
  402d18:	mov	x30, #0x0                   	// #0
  402d1c:	mov	x5, x0
  402d20:	ldr	x1, [sp]
  402d24:	add	x2, sp, #0x8
  402d28:	mov	x6, sp
  402d2c:	movz	x0, #0x0, lsl #48
  402d30:	movk	x0, #0x0, lsl #32
  402d34:	movk	x0, #0x40, lsl #16
  402d38:	movk	x0, #0x2010
  402d3c:	movz	x3, #0x0, lsl #48
  402d40:	movk	x3, #0x0, lsl #32
  402d44:	movk	x3, #0x40, lsl #16
  402d48:	movk	x3, #0xc778
  402d4c:	movz	x4, #0x0, lsl #48
  402d50:	movk	x4, #0x0, lsl #32
  402d54:	movk	x4, #0x40, lsl #16
  402d58:	movk	x4, #0xc7f8
  402d5c:	bl	401ce0 <__libc_start_main@plt>
  402d60:	bl	401dc0 <abort@plt>
  402d64:	adrp	x0, 421000 <ferror@plt+0x1f000>
  402d68:	ldr	x0, [x0, #4064]
  402d6c:	cbz	x0, 402d74 <ferror@plt+0xd74>
  402d70:	b	401d90 <__gmon_start__@plt>
  402d74:	ret
  402d78:	adrp	x0, 422000 <ferror@plt+0x20000>
  402d7c:	add	x0, x0, #0x310
  402d80:	adrp	x1, 422000 <ferror@plt+0x20000>
  402d84:	add	x1, x1, #0x310
  402d88:	cmp	x1, x0
  402d8c:	b.eq	402da4 <ferror@plt+0xda4>  // b.none
  402d90:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402d94:	ldr	x1, [x1, #2088]
  402d98:	cbz	x1, 402da4 <ferror@plt+0xda4>
  402d9c:	mov	x16, x1
  402da0:	br	x16
  402da4:	ret
  402da8:	adrp	x0, 422000 <ferror@plt+0x20000>
  402dac:	add	x0, x0, #0x310
  402db0:	adrp	x1, 422000 <ferror@plt+0x20000>
  402db4:	add	x1, x1, #0x310
  402db8:	sub	x1, x1, x0
  402dbc:	lsr	x2, x1, #63
  402dc0:	add	x1, x2, x1, asr #3
  402dc4:	cmp	xzr, x1, asr #1
  402dc8:	asr	x1, x1, #1
  402dcc:	b.eq	402de4 <ferror@plt+0xde4>  // b.none
  402dd0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  402dd4:	ldr	x2, [x2, #2096]
  402dd8:	cbz	x2, 402de4 <ferror@plt+0xde4>
  402ddc:	mov	x16, x2
  402de0:	br	x16
  402de4:	ret
  402de8:	stp	x29, x30, [sp, #-32]!
  402dec:	mov	x29, sp
  402df0:	str	x19, [sp, #16]
  402df4:	adrp	x19, 422000 <ferror@plt+0x20000>
  402df8:	ldrb	w0, [x19, #848]
  402dfc:	cbnz	w0, 402e0c <ferror@plt+0xe0c>
  402e00:	bl	402d78 <ferror@plt+0xd78>
  402e04:	mov	w0, #0x1                   	// #1
  402e08:	strb	w0, [x19, #848]
  402e0c:	ldr	x19, [sp, #16]
  402e10:	ldp	x29, x30, [sp], #32
  402e14:	ret
  402e18:	b	402da8 <ferror@plt+0xda8>
  402e1c:	nop
  402e20:	ret
  402e24:	nop
  402e28:	adrp	x0, 422000 <ferror@plt+0x20000>
  402e2c:	mov	w1, #0x7fffffff            	// #2147483647
  402e30:	ldr	w2, [x0, #672]
  402e34:	cmp	w2, w1
  402e38:	b.eq	402e48 <ferror@plt+0xe48>  // b.none
  402e3c:	ldr	w1, [x0, #672]
  402e40:	add	w1, w1, #0x1
  402e44:	str	w1, [x0, #672]
  402e48:	adrp	x0, 422000 <ferror@plt+0x20000>
  402e4c:	mov	w1, #0x1                   	// #1
  402e50:	str	w1, [x0, #856]
  402e54:	ret
  402e58:	stp	x29, x30, [sp, #-16]!
  402e5c:	mov	w2, #0x5                   	// #5
  402e60:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402e64:	mov	x29, sp
  402e68:	add	x1, x1, #0x838
  402e6c:	mov	x0, #0x0                   	// #0
  402e70:	bl	401f40 <dcgettext@plt>
  402e74:	mov	x2, x0
  402e78:	mov	w1, #0x0                   	// #0
  402e7c:	mov	w0, #0x1                   	// #1
  402e80:	bl	401b60 <error@plt>
  402e84:	nop
  402e88:	stp	x29, x30, [sp, #-64]!
  402e8c:	mov	x1, #0x0                   	// #0
  402e90:	mov	x29, sp
  402e94:	stp	x21, x22, [sp, #32]
  402e98:	adrp	x22, 422000 <ferror@plt+0x20000>
  402e9c:	add	x22, x22, #0x358
  402ea0:	stp	x19, x20, [sp, #16]
  402ea4:	mov	w20, #0x0                   	// #0
  402ea8:	ldr	x21, [x22, #8]
  402eac:	str	x23, [sp, #48]
  402eb0:	mov	w23, w0
  402eb4:	ldr	x0, [x22, #16]
  402eb8:	cbnz	x21, 402ed0 <ferror@plt+0xed0>
  402ebc:	b	402f90 <ferror@plt+0xf90>
  402ec0:	add	w1, w20, #0x1
  402ec4:	mov	x20, x1
  402ec8:	cmp	x1, x21
  402ecc:	b.cs	402f0c <ferror@plt+0xf0c>  // b.hs, b.nlast
  402ed0:	ldr	w2, [x0, x1, lsl #2]
  402ed4:	add	x1, x0, x1, lsl #2
  402ed8:	cbnz	w2, 402ec0 <ferror@plt+0xec0>
  402edc:	ldr	x2, [x22, #24]
  402ee0:	mov	w0, w20
  402ee4:	ldp	x19, x20, [sp, #16]
  402ee8:	str	w23, [x1]
  402eec:	mov	w3, #0x1                   	// #1
  402ef0:	add	x1, x2, #0x1
  402ef4:	str	x1, [x22, #24]
  402ef8:	strb	w3, [x22, #32]
  402efc:	ldp	x21, x22, [sp, #32]
  402f00:	ldr	x23, [sp, #48]
  402f04:	ldp	x29, x30, [sp], #64
  402f08:	ret
  402f0c:	lsl	x19, x1, #2
  402f10:	b.eq	402f40 <ferror@plt+0xf40>  // b.none
  402f14:	ldr	w2, [x0, x19]
  402f18:	add	x1, x0, x19
  402f1c:	cbz	w2, 402edc <ferror@plt+0xedc>
  402f20:	adrp	x3, 40e000 <ferror@plt+0xc000>
  402f24:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402f28:	adrp	x0, 40c000 <ferror@plt+0xa000>
  402f2c:	add	x3, x3, #0x98
  402f30:	add	x1, x1, #0x860
  402f34:	add	x0, x0, #0x868
  402f38:	mov	w2, #0x596                 	// #1430
  402f3c:	bl	401fa0 <__assert_fail@plt>
  402f40:	mov	x1, x19
  402f44:	mov	x2, x21
  402f48:	cbz	x0, 402f58 <ferror@plt+0xf58>
  402f4c:	add	x2, x21, #0x1
  402f50:	add	x2, x2, x21, lsr #1
  402f54:	lsl	x1, x2, #2
  402f58:	str	x2, [x22, #8]
  402f5c:	bl	40b8a8 <ferror@plt+0x98a8>
  402f60:	ldr	x2, [x22, #8]
  402f64:	str	x0, [x22, #16]
  402f68:	cmp	x21, x2
  402f6c:	b.cs	402f14 <ferror@plt+0xf14>  // b.hs, b.nlast
  402f70:	mov	w1, w20
  402f74:	nop
  402f78:	add	w1, w1, #0x1
  402f7c:	str	wzr, [x0, x21, lsl #2]
  402f80:	mov	w21, w1
  402f84:	cmp	x2, w1, uxtw
  402f88:	b.hi	402f78 <ferror@plt+0xf78>  // b.pmore
  402f8c:	b	402f14 <ferror@plt+0xf14>
  402f90:	mov	x19, #0x0                   	// #0
  402f94:	cbnz	x0, 402f4c <ferror@plt+0xf4c>
  402f98:	mov	x1, #0x80                  	// #128
  402f9c:	mov	x2, #0x20                  	// #32
  402fa0:	b	402f58 <ferror@plt+0xf58>
  402fa4:	nop
  402fa8:	stp	x29, x30, [sp, #-48]!
  402fac:	mov	x29, sp
  402fb0:	stp	x19, x20, [sp, #16]
  402fb4:	str	x21, [sp, #32]
  402fb8:	cbz	w0, 402ff4 <ferror@plt+0xff4>
  402fbc:	adrp	x0, 422000 <ferror@plt+0x20000>
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  402fc8:	add	x1, x1, #0x878
  402fcc:	ldr	x19, [x0, #792]
  402fd0:	mov	x0, #0x0                   	// #0
  402fd4:	bl	401f40 <dcgettext@plt>
  402fd8:	mov	x1, x0
  402fdc:	adrp	x2, 422000 <ferror@plt+0x20000>
  402fe0:	mov	x0, x19
  402fe4:	ldr	x2, [x2, #1232]
  402fe8:	bl	401fe0 <fprintf@plt>
  402fec:	mov	w0, #0x1                   	// #1
  402ff0:	bl	401b50 <exit@plt>
  402ff4:	adrp	x19, 422000 <ferror@plt+0x20000>
  402ff8:	adrp	x20, 422000 <ferror@plt+0x20000>
  402ffc:	mov	w2, #0x5                   	// #5
  403000:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403004:	ldr	x21, [x19, #816]
  403008:	add	x1, x1, #0x8a0
  40300c:	mov	x0, #0x0                   	// #0
  403010:	bl	401f40 <dcgettext@plt>
  403014:	ldr	x2, [x20, #1232]
  403018:	mov	x1, x0
  40301c:	mov	x0, x21
  403020:	bl	401fe0 <fprintf@plt>
  403024:	mov	w2, #0x5                   	// #5
  403028:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40302c:	mov	x0, #0x0                   	// #0
  403030:	add	x1, x1, #0x8d8
  403034:	bl	401f40 <dcgettext@plt>
  403038:	ldr	x1, [x19, #816]
  40303c:	bl	401b40 <fputs@plt>
  403040:	mov	w2, #0x5                   	// #5
  403044:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403048:	mov	x0, #0x0                   	// #0
  40304c:	add	x1, x1, #0x928
  403050:	bl	401f40 <dcgettext@plt>
  403054:	ldr	x1, [x19, #816]
  403058:	bl	401b40 <fputs@plt>
  40305c:	mov	w2, #0x5                   	// #5
  403060:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403064:	mov	x0, #0x0                   	// #0
  403068:	add	x1, x1, #0x9a0
  40306c:	bl	401f40 <dcgettext@plt>
  403070:	ldr	x1, [x19, #816]
  403074:	bl	401b40 <fputs@plt>
  403078:	mov	w2, #0x5                   	// #5
  40307c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403080:	mov	x0, #0x0                   	// #0
  403084:	add	x1, x1, #0xa78
  403088:	bl	401f40 <dcgettext@plt>
  40308c:	ldr	x1, [x19, #816]
  403090:	bl	401b40 <fputs@plt>
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40309c:	mov	x0, #0x0                   	// #0
  4030a0:	add	x1, x1, #0xac8
  4030a4:	bl	401f40 <dcgettext@plt>
  4030a8:	ldr	x1, [x19, #816]
  4030ac:	bl	401b40 <fputs@plt>
  4030b0:	mov	w2, #0x5                   	// #5
  4030b4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4030b8:	mov	x0, #0x0                   	// #0
  4030bc:	add	x1, x1, #0xbb8
  4030c0:	bl	401f40 <dcgettext@plt>
  4030c4:	ldr	x1, [x19, #816]
  4030c8:	bl	401b40 <fputs@plt>
  4030cc:	mov	w2, #0x5                   	// #5
  4030d0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4030d4:	mov	x0, #0x0                   	// #0
  4030d8:	add	x1, x1, #0xca0
  4030dc:	bl	401f40 <dcgettext@plt>
  4030e0:	ldr	x1, [x19, #816]
  4030e4:	bl	401b40 <fputs@plt>
  4030e8:	mov	w2, #0x5                   	// #5
  4030ec:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4030f0:	mov	x0, #0x0                   	// #0
  4030f4:	add	x1, x1, #0xd38
  4030f8:	bl	401f40 <dcgettext@plt>
  4030fc:	ldr	x1, [x19, #816]
  403100:	bl	401b40 <fputs@plt>
  403104:	mov	w2, #0x5                   	// #5
  403108:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40310c:	mov	x0, #0x0                   	// #0
  403110:	add	x1, x1, #0xd70
  403114:	bl	401f40 <dcgettext@plt>
  403118:	ldr	x1, [x19, #816]
  40311c:	bl	401b40 <fputs@plt>
  403120:	mov	w2, #0x5                   	// #5
  403124:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403128:	mov	x0, #0x0                   	// #0
  40312c:	add	x1, x1, #0xe30
  403130:	bl	401f40 <dcgettext@plt>
  403134:	ldr	x1, [x19, #816]
  403138:	bl	401b40 <fputs@plt>
  40313c:	mov	w2, #0x5                   	// #5
  403140:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403144:	mov	x0, #0x0                   	// #0
  403148:	add	x1, x1, #0xeb0
  40314c:	bl	401f40 <dcgettext@plt>
  403150:	ldr	x1, [x19, #816]
  403154:	bl	401b40 <fputs@plt>
  403158:	mov	w2, #0x5                   	// #5
  40315c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403160:	mov	x0, #0x0                   	// #0
  403164:	add	x1, x1, #0xf50
  403168:	bl	401f40 <dcgettext@plt>
  40316c:	ldr	x1, [x19, #816]
  403170:	bl	401b40 <fputs@plt>
  403174:	mov	w2, #0x5                   	// #5
  403178:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40317c:	mov	x0, #0x0                   	// #0
  403180:	add	x1, x1, #0xfa0
  403184:	bl	401f40 <dcgettext@plt>
  403188:	ldr	x1, [x19, #816]
  40318c:	bl	401b40 <fputs@plt>
  403190:	mov	w2, #0x5                   	// #5
  403194:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403198:	mov	x0, #0x0                   	// #0
  40319c:	add	x1, x1, #0x78
  4031a0:	bl	401f40 <dcgettext@plt>
  4031a4:	ldr	x1, [x19, #816]
  4031a8:	bl	401b40 <fputs@plt>
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	add	x1, x1, #0xc8
  4031bc:	bl	401f40 <dcgettext@plt>
  4031c0:	ldr	x1, [x19, #816]
  4031c4:	bl	401b40 <fputs@plt>
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4031d0:	mov	x0, #0x0                   	// #0
  4031d4:	add	x1, x1, #0x108
  4031d8:	bl	401f40 <dcgettext@plt>
  4031dc:	ldr	x1, [x19, #816]
  4031e0:	bl	401b40 <fputs@plt>
  4031e4:	mov	w2, #0x5                   	// #5
  4031e8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4031ec:	mov	x0, #0x0                   	// #0
  4031f0:	add	x1, x1, #0x158
  4031f4:	bl	401f40 <dcgettext@plt>
  4031f8:	ldr	x1, [x19, #816]
  4031fc:	bl	401b40 <fputs@plt>
  403200:	mov	w2, #0x5                   	// #5
  403204:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403208:	mov	x0, #0x0                   	// #0
  40320c:	add	x1, x1, #0x230
  403210:	bl	401f40 <dcgettext@plt>
  403214:	ldr	x1, [x19, #816]
  403218:	bl	401b40 <fputs@plt>
  40321c:	mov	w2, #0x5                   	// #5
  403220:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403224:	mov	x0, #0x0                   	// #0
  403228:	add	x1, x1, #0x280
  40322c:	bl	401f40 <dcgettext@plt>
  403230:	ldr	x1, [x19, #816]
  403234:	bl	401b40 <fputs@plt>
  403238:	mov	w2, #0x5                   	// #5
  40323c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403240:	mov	x0, #0x0                   	// #0
  403244:	add	x1, x1, #0x2c8
  403248:	bl	401f40 <dcgettext@plt>
  40324c:	ldr	x1, [x19, #816]
  403250:	bl	401b40 <fputs@plt>
  403254:	mov	w2, #0x5                   	// #5
  403258:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40325c:	mov	x0, #0x0                   	// #0
  403260:	add	x1, x1, #0x310
  403264:	bl	401f40 <dcgettext@plt>
  403268:	ldr	x1, [x19, #816]
  40326c:	bl	401b40 <fputs@plt>
  403270:	mov	w2, #0x5                   	// #5
  403274:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403278:	mov	x0, #0x0                   	// #0
  40327c:	add	x1, x1, #0x358
  403280:	bl	401f40 <dcgettext@plt>
  403284:	ldr	x1, [x19, #816]
  403288:	bl	401b40 <fputs@plt>
  40328c:	mov	w2, #0x5                   	// #5
  403290:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403294:	mov	x0, #0x0                   	// #0
  403298:	add	x1, x1, #0x398
  40329c:	bl	401f40 <dcgettext@plt>
  4032a0:	ldr	x1, [x19, #816]
  4032a4:	bl	401b40 <fputs@plt>
  4032a8:	ldr	x1, [x20, #1232]
  4032ac:	ldr	x0, [x19, #816]
  4032b0:	bl	405d58 <ferror@plt+0x3d58>
  4032b4:	mov	w0, #0x0                   	// #0
  4032b8:	bl	401b50 <exit@plt>
  4032bc:	nop
  4032c0:	stp	x29, x30, [sp, #-80]!
  4032c4:	mov	x29, sp
  4032c8:	stp	x19, x20, [sp, #16]
  4032cc:	mov	x20, x2
  4032d0:	mov	x19, x3
  4032d4:	mov	w2, #0xa                   	// #10
  4032d8:	stp	x21, x22, [sp, #32]
  4032dc:	mov	x21, x0
  4032e0:	mov	w22, w1
  4032e4:	add	x1, sp, #0x48
  4032e8:	str	x23, [sp, #48]
  4032ec:	mov	w23, w4
  4032f0:	bl	401e40 <strtol@plt>
  4032f4:	ldr	x2, [sp, #72]
  4032f8:	cmp	x2, x21
  4032fc:	b.eq	4033d4 <ferror@plt+0x13d4>  // b.none
  403300:	ldrb	w1, [x2]
  403304:	cbnz	w1, 4033d4 <ferror@plt+0x13d4>
  403308:	cmp	x0, x20
  40330c:	b.lt	403388 <ferror@plt+0x1388>  // b.tstop
  403310:	cmp	x19, #0x0
  403314:	ccmp	x0, x19, #0x4, ge  // ge = tcont
  403318:	b.gt	403330 <ferror@plt+0x1330>
  40331c:	ldp	x19, x20, [sp, #16]
  403320:	ldp	x21, x22, [sp, #32]
  403324:	ldr	x23, [sp, #48]
  403328:	ldp	x29, x30, [sp], #80
  40332c:	ret
  403330:	adrp	x0, 422000 <ferror@plt+0x20000>
  403334:	mov	w2, #0x5                   	// #5
  403338:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40333c:	add	x1, x1, #0x438
  403340:	ldr	x20, [x0, #792]
  403344:	mov	x0, #0x0                   	// #0
  403348:	bl	401f40 <dcgettext@plt>
  40334c:	mov	x1, x0
  403350:	adrp	x2, 422000 <ferror@plt+0x20000>
  403354:	mov	x0, x20
  403358:	mov	w4, w22
  40335c:	mov	x3, x21
  403360:	ldr	x2, [x2, #1232]
  403364:	mov	x5, x19
  403368:	bl	401fe0 <fprintf@plt>
  40336c:	cbnz	w23, 4033cc <ferror@plt+0x13cc>
  403370:	mov	x0, x19
  403374:	ldp	x19, x20, [sp, #16]
  403378:	ldp	x21, x22, [sp, #32]
  40337c:	ldr	x23, [sp, #48]
  403380:	ldp	x29, x30, [sp], #80
  403384:	ret
  403388:	adrp	x0, 422000 <ferror@plt+0x20000>
  40338c:	mov	w2, #0x5                   	// #5
  403390:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403394:	add	x1, x1, #0x408
  403398:	ldr	x19, [x0, #792]
  40339c:	mov	x0, #0x0                   	// #0
  4033a0:	bl	401f40 <dcgettext@plt>
  4033a4:	mov	x1, x0
  4033a8:	adrp	x2, 422000 <ferror@plt+0x20000>
  4033ac:	mov	x0, x19
  4033b0:	mov	w4, w22
  4033b4:	mov	x3, x21
  4033b8:	ldr	x2, [x2, #1232]
  4033bc:	mov	x5, x20
  4033c0:	bl	401fe0 <fprintf@plt>
  4033c4:	mov	x0, x20
  4033c8:	cbz	w23, 40331c <ferror@plt+0x131c>
  4033cc:	mov	w0, #0x1                   	// #1
  4033d0:	bl	402fa8 <ferror@plt+0xfa8>
  4033d4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4033d8:	mov	w2, #0x5                   	// #5
  4033dc:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4033e0:	add	x1, x1, #0x3e0
  4033e4:	ldr	x19, [x0, #792]
  4033e8:	mov	x0, #0x0                   	// #0
  4033ec:	bl	401f40 <dcgettext@plt>
  4033f0:	mov	x1, x0
  4033f4:	adrp	x2, 422000 <ferror@plt+0x20000>
  4033f8:	mov	w4, w22
  4033fc:	mov	x3, x21
  403400:	mov	x0, x19
  403404:	ldr	x2, [x2, #1232]
  403408:	bl	401fe0 <fprintf@plt>
  40340c:	mov	w0, #0x1                   	// #1
  403410:	bl	402fa8 <ferror@plt+0xfa8>
  403414:	nop
  403418:	adrp	x0, 422000 <ferror@plt+0x20000>
  40341c:	ldr	w1, [x0, #672]
  403420:	cmp	w1, #0x1
  403424:	b.le	403434 <ferror@plt+0x1434>
  403428:	ldr	w1, [x0, #672]
  40342c:	sub	w1, w1, #0x1
  403430:	str	w1, [x0, #672]
  403434:	ret
  403438:	adrp	x2, 422000 <ferror@plt+0x20000>
  40343c:	add	x2, x2, #0x358
  403440:	add	x0, x2, #0x28
  403444:	ldr	x1, [x0, #48]
  403448:	cbz	x1, 403450 <ferror@plt+0x1450>
  40344c:	ret
  403450:	adrp	x1, 422000 <ferror@plt+0x20000>
  403454:	ldrb	w1, [x1, #676]
  403458:	cbnz	w1, 40344c <ferror@plt+0x144c>
  40345c:	ldr	x3, [x0, #56]
  403460:	add	x1, x2, #0x80
  403464:	ldr	x4, [x2, #128]
  403468:	cmp	x4, x3
  40346c:	b.eq	40344c <ferror@plt+0x144c>  // b.none
  403470:	ldr	w2, [x2, #40]
  403474:	cbnz	w2, 40344c <ferror@plt+0x144c>
  403478:	b	404ce0 <ferror@plt+0x2ce0>
  40347c:	nop
  403480:	stp	x29, x30, [sp, #-96]!
  403484:	mov	x29, sp
  403488:	stp	x19, x20, [sp, #16]
  40348c:	adrp	x19, 422000 <ferror@plt+0x20000>
  403490:	add	x19, x19, #0x358
  403494:	stp	x21, x22, [sp, #32]
  403498:	mov	w22, w0
  40349c:	mov	w21, #0x0                   	// #0
  4034a0:	ldr	x0, [x19, #24]
  4034a4:	stp	x23, x24, [sp, #48]
  4034a8:	mov	w20, #0x1                   	// #1
  4034ac:	adrp	x23, 40d000 <ferror@plt+0xb000>
  4034b0:	add	x23, x23, #0x4b8
  4034b4:	cbz	x0, 4034f4 <ferror@plt+0x14f4>
  4034b8:	str	x25, [sp, #64]
  4034bc:	nop
  4034c0:	cmp	w22, w21
  4034c4:	str	wzr, [x19]
  4034c8:	cset	w24, ls  // ls = plast
  4034cc:	nop
  4034d0:	mov	w2, w24
  4034d4:	add	x1, sp, #0x5c
  4034d8:	mov	w0, #0xffffffff            	// #-1
  4034dc:	bl	401fd0 <waitpid@plt>
  4034e0:	cmn	w0, #0x1
  4034e4:	b.eq	403508 <ferror@plt+0x1508>  // b.none
  4034e8:	cbnz	w0, 403528 <ferror@plt+0x1528>
  4034ec:	cbz	w24, 403670 <ferror@plt+0x1670>
  4034f0:	ldr	x25, [sp, #64]
  4034f4:	ldp	x19, x20, [sp, #16]
  4034f8:	ldp	x21, x22, [sp, #32]
  4034fc:	ldp	x23, x24, [sp, #48]
  403500:	ldp	x29, x30, [sp], #96
  403504:	ret
  403508:	bl	401fb0 <__errno_location@plt>
  40350c:	ldr	w25, [x0]
  403510:	cmp	w25, #0x4
  403514:	b.ne	4036b0 <ferror@plt+0x16b0>  // b.any
  403518:	ldr	w0, [x19]
  40351c:	cmp	w0, #0x0
  403520:	csel	w24, w24, w20, eq  // eq = none
  403524:	b	4034d0 <ferror@plt+0x14d0>
  403528:	ldr	x2, [x19, #8]
  40352c:	cbz	x2, 4034d0 <ferror@plt+0x14d0>
  403530:	mov	x3, #0x0                   	// #0
  403534:	mov	w1, #0x0                   	// #0
  403538:	ldr	x4, [x19, #16]
  40353c:	b	403550 <ferror@plt+0x1550>
  403540:	add	w3, w1, #0x1
  403544:	mov	x1, x3
  403548:	cmp	x2, w3, uxtw
  40354c:	b.ls	403560 <ferror@plt+0x1560>  // b.plast
  403550:	ldr	w3, [x4, x3, lsl #2]
  403554:	cmp	w0, w3
  403558:	b.ne	403540 <ferror@plt+0x1540>  // b.any
  40355c:	mov	w3, w1
  403560:	cmp	x2, x3
  403564:	b.eq	4034d0 <ferror@plt+0x14d0>  // b.none
  403568:	ldp	x1, x0, [x19, #16]
  40356c:	str	wzr, [x1, x3, lsl #2]
  403570:	add	w21, w21, #0x1
  403574:	ldr	w1, [sp, #92]
  403578:	sub	x0, x0, #0x1
  40357c:	str	x0, [x19, #24]
  403580:	ubfx	x0, x1, #8, #8
  403584:	cmp	w0, #0xff
  403588:	b.eq	403640 <ferror@plt+0x1640>  // b.none
  40358c:	and	w0, w1, #0xff
  403590:	cmp	w0, #0x7f
  403594:	b.eq	403608 <ferror@plt+0x1608>  // b.none
  403598:	and	w0, w1, #0x7f
  40359c:	add	w0, w0, #0x1
  4035a0:	sbfx	x0, x0, #1, #7
  4035a4:	cmp	w0, #0x0
  4035a8:	b.le	4035e4 <ferror@plt+0x15e4>
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4035b4:	mov	x0, #0x0                   	// #0
  4035b8:	add	x1, x1, #0x500
  4035bc:	bl	401f40 <dcgettext@plt>
  4035c0:	mov	x2, x0
  4035c4:	ldr	x3, [x19, #136]
  4035c8:	mov	w1, #0x0                   	// #0
  4035cc:	ldr	w4, [sp, #92]
  4035d0:	mov	w0, #0x7d                  	// #125
  4035d4:	ldr	x3, [x3]
  4035d8:	and	w4, w4, #0x7f
  4035dc:	bl	401b60 <error@plt>
  4035e0:	ldr	w1, [sp, #92]
  4035e4:	tst	x1, #0xff00
  4035e8:	ldr	x0, [x19, #24]
  4035ec:	b.eq	403600 <ferror@plt+0x1600>  // b.none
  4035f0:	mov	w1, #0x7b                  	// #123
  4035f4:	str	w1, [x19, #208]
  4035f8:	cbnz	x0, 4034c0 <ferror@plt+0x14c0>
  4035fc:	b	4034f0 <ferror@plt+0x14f0>
  403600:	cbnz	x0, 4034c0 <ferror@plt+0x14c0>
  403604:	b	4034f0 <ferror@plt+0x14f0>
  403608:	mov	w2, #0x5                   	// #5
  40360c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403610:	mov	x0, #0x0                   	// #0
  403614:	add	x1, x1, #0x4e0
  403618:	bl	401f40 <dcgettext@plt>
  40361c:	mov	x2, x0
  403620:	ldr	x3, [x19, #136]
  403624:	mov	w1, #0x0                   	// #0
  403628:	ldrb	w4, [sp, #93]
  40362c:	mov	w0, #0x7d                  	// #125
  403630:	ldr	x3, [x3]
  403634:	bl	401b60 <error@plt>
  403638:	ldr	w1, [sp, #92]
  40363c:	b	403598 <ferror@plt+0x1598>
  403640:	mov	x1, x23
  403644:	mov	w2, #0x5                   	// #5
  403648:	mov	x0, #0x0                   	// #0
  40364c:	bl	401f40 <dcgettext@plt>
  403650:	ldr	x3, [x19, #136]
  403654:	mov	x2, x0
  403658:	mov	w1, #0x0                   	// #0
  40365c:	mov	w0, #0x7c                  	// #124
  403660:	ldr	x3, [x3]
  403664:	bl	401b60 <error@plt>
  403668:	ldr	w1, [sp, #92]
  40366c:	b	40358c <ferror@plt+0x158c>
  403670:	mov	w2, #0x5                   	// #5
  403674:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403678:	mov	x0, #0x0                   	// #0
  40367c:	add	x1, x1, #0x488
  403680:	bl	401f40 <dcgettext@plt>
  403684:	mov	x2, x0
  403688:	ldr	x3, [x19, #24]
  40368c:	mov	w1, #0x0                   	// #0
  403690:	mov	w0, #0x0                   	// #0
  403694:	bl	401b60 <error@plt>
  403698:	ldp	x19, x20, [sp, #16]
  40369c:	ldp	x21, x22, [sp, #32]
  4036a0:	ldp	x23, x24, [sp, #48]
  4036a4:	ldr	x25, [sp, #64]
  4036a8:	ldp	x29, x30, [sp], #96
  4036ac:	ret
  4036b0:	mov	w2, #0x5                   	// #5
  4036b4:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4036b8:	mov	x0, #0x0                   	// #0
  4036bc:	add	x1, x1, #0x468
  4036c0:	bl	401f40 <dcgettext@plt>
  4036c4:	mov	x2, x0
  4036c8:	mov	w1, w25
  4036cc:	mov	w0, #0x1                   	// #1
  4036d0:	bl	401b60 <error@plt>
  4036d4:	nop
  4036d8:	stp	x29, x30, [sp, #-64]!
  4036dc:	mov	x29, sp
  4036e0:	stp	x19, x20, [sp, #16]
  4036e4:	adrp	x19, 422000 <ferror@plt+0x20000>
  4036e8:	add	x19, x19, #0x358
  4036ec:	bl	401c50 <getpid@plt>
  4036f0:	ldr	w1, [x19, #212]
  4036f4:	cmp	w0, w1
  4036f8:	b.ne	40392c <ferror@plt+0x192c>  // b.any
  4036fc:	ldrb	w0, [x19, #216]
  403700:	cbz	w0, 403710 <ferror@plt+0x1710>
  403704:	ldp	x19, x20, [sp, #16]
  403708:	ldp	x29, x30, [sp], #64
  40370c:	ret
  403710:	ldr	x0, [x19, #24]
  403714:	mov	w1, #0x1                   	// #1
  403718:	strb	w1, [x19, #216]
  40371c:	cbz	x0, 403788 <ferror@plt+0x1788>
  403720:	adrp	x20, 40d000 <ferror@plt+0xb000>
  403724:	add	x20, x20, #0x4e0
  403728:	stp	x21, x22, [sp, #32]
  40372c:	adrp	x21, 40d000 <ferror@plt+0xb000>
  403730:	add	x21, x21, #0x4b8
  403734:	nop
  403738:	str	wzr, [x19]
  40373c:	nop
  403740:	add	x1, sp, #0x3c
  403744:	mov	w2, #0x0                   	// #0
  403748:	mov	w0, #0xffffffff            	// #-1
  40374c:	bl	401fd0 <waitpid@plt>
  403750:	cmn	w0, #0x1
  403754:	b.eq	4038f0 <ferror@plt+0x18f0>  // b.none
  403758:	cbnz	w0, 4037a8 <ferror@plt+0x17a8>
  40375c:	mov	w2, #0x5                   	// #5
  403760:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403764:	mov	x0, #0x0                   	// #0
  403768:	add	x1, x1, #0x488
  40376c:	bl	401f40 <dcgettext@plt>
  403770:	mov	x2, x0
  403774:	ldr	x3, [x19, #24]
  403778:	mov	w1, #0x0                   	// #0
  40377c:	mov	w0, #0x0                   	// #0
  403780:	bl	401b60 <error@plt>
  403784:	ldp	x21, x22, [sp, #32]
  403788:	strb	wzr, [x19, #216]
  40378c:	ldr	w1, [x19, #220]
  403790:	ldr	w0, [x19, #208]
  403794:	cmp	w1, w0
  403798:	b.eq	403704 <ferror@plt+0x1704>  // b.none
  40379c:	ldr	w0, [x19, #208]
  4037a0:	stp	x21, x22, [sp, #32]
  4037a4:	bl	401b10 <_exit@plt>
  4037a8:	ldr	x3, [x19, #8]
  4037ac:	cbz	x3, 403740 <ferror@plt+0x1740>
  4037b0:	mov	x1, #0x0                   	// #0
  4037b4:	mov	w2, #0x0                   	// #0
  4037b8:	ldr	x4, [x19, #16]
  4037bc:	b	4037d0 <ferror@plt+0x17d0>
  4037c0:	add	w1, w2, #0x1
  4037c4:	mov	x2, x1
  4037c8:	cmp	x3, w1, uxtw
  4037cc:	b.ls	4037e0 <ferror@plt+0x17e0>  // b.plast
  4037d0:	ldr	w1, [x4, x1, lsl #2]
  4037d4:	cmp	w0, w1
  4037d8:	b.ne	4037c0 <ferror@plt+0x17c0>  // b.any
  4037dc:	mov	w1, w2
  4037e0:	cmp	x3, x1
  4037e4:	b.eq	403740 <ferror@plt+0x1740>  // b.none
  4037e8:	ldp	x2, x0, [x19, #16]
  4037ec:	str	wzr, [x2, x1, lsl #2]
  4037f0:	sub	x0, x0, #0x1
  4037f4:	str	x0, [x19, #24]
  4037f8:	ldr	w0, [sp, #60]
  4037fc:	ubfx	x1, x0, #8, #8
  403800:	cmp	w1, #0xff
  403804:	b.eq	4038c0 <ferror@plt+0x18c0>  // b.none
  403808:	and	w1, w0, #0xff
  40380c:	cmp	w1, #0x7f
  403810:	b.eq	40388c <ferror@plt+0x188c>  // b.none
  403814:	and	w1, w0, #0x7f
  403818:	add	w1, w1, #0x1
  40381c:	sbfx	x1, x1, #1, #7
  403820:	cmp	w1, #0x0
  403824:	b.le	403860 <ferror@plt+0x1860>
  403828:	mov	w2, #0x5                   	// #5
  40382c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403830:	mov	x0, #0x0                   	// #0
  403834:	add	x1, x1, #0x500
  403838:	bl	401f40 <dcgettext@plt>
  40383c:	mov	x2, x0
  403840:	ldr	x3, [x19, #136]
  403844:	mov	w0, #0x7d                  	// #125
  403848:	ldr	w4, [sp, #60]
  40384c:	mov	w1, #0x0                   	// #0
  403850:	ldr	x3, [x3]
  403854:	and	w4, w4, #0x7f
  403858:	bl	401b60 <error@plt>
  40385c:	ldr	w0, [sp, #60]
  403860:	tst	x0, #0xff00
  403864:	ldr	x0, [x19, #24]
  403868:	b.eq	403880 <ferror@plt+0x1880>  // b.none
  40386c:	mov	w1, #0x7b                  	// #123
  403870:	str	w1, [x19, #208]
  403874:	cbnz	x0, 403738 <ferror@plt+0x1738>
  403878:	ldp	x21, x22, [sp, #32]
  40387c:	b	403788 <ferror@plt+0x1788>
  403880:	cbnz	x0, 403738 <ferror@plt+0x1738>
  403884:	ldp	x21, x22, [sp, #32]
  403888:	b	403788 <ferror@plt+0x1788>
  40388c:	mov	x1, x20
  403890:	mov	w2, #0x5                   	// #5
  403894:	mov	x0, #0x0                   	// #0
  403898:	bl	401f40 <dcgettext@plt>
  40389c:	ldr	x3, [x19, #136]
  4038a0:	mov	x2, x0
  4038a4:	ldrb	w4, [sp, #61]
  4038a8:	mov	w0, #0x7d                  	// #125
  4038ac:	mov	w1, #0x0                   	// #0
  4038b0:	ldr	x3, [x3]
  4038b4:	bl	401b60 <error@plt>
  4038b8:	ldr	w0, [sp, #60]
  4038bc:	b	403814 <ferror@plt+0x1814>
  4038c0:	mov	x1, x21
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, #0x0                   	// #0
  4038cc:	bl	401f40 <dcgettext@plt>
  4038d0:	ldr	x3, [x19, #136]
  4038d4:	mov	x2, x0
  4038d8:	mov	w1, #0x0                   	// #0
  4038dc:	mov	w0, #0x7c                  	// #124
  4038e0:	ldr	x3, [x3]
  4038e4:	bl	401b60 <error@plt>
  4038e8:	ldr	w0, [sp, #60]
  4038ec:	b	403808 <ferror@plt+0x1808>
  4038f0:	bl	401fb0 <__errno_location@plt>
  4038f4:	ldr	w22, [x0]
  4038f8:	cmp	w22, #0x4
  4038fc:	b.ne	403908 <ferror@plt+0x1908>  // b.any
  403900:	ldr	w0, [x19]
  403904:	b	403740 <ferror@plt+0x1740>
  403908:	mov	w2, #0x5                   	// #5
  40390c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403910:	mov	x0, #0x0                   	// #0
  403914:	add	x1, x1, #0x468
  403918:	bl	401f40 <dcgettext@plt>
  40391c:	mov	x2, x0
  403920:	mov	w1, w22
  403924:	mov	w0, #0x1                   	// #1
  403928:	bl	401b60 <error@plt>
  40392c:	adrp	x3, 40e000 <ferror@plt+0xc000>
  403930:	add	x3, x3, #0x98
  403934:	adrp	x1, 40c000 <ferror@plt+0xa000>
  403938:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40393c:	add	x3, x3, #0x10
  403940:	add	x1, x1, #0x860
  403944:	add	x0, x0, #0x520
  403948:	mov	w2, #0x616                 	// #1558
  40394c:	stp	x21, x22, [sp, #32]
  403950:	bl	401fa0 <__assert_fail@plt>
  403954:	nop
  403958:	stp	x29, x30, [sp, #-64]!
  40395c:	mov	x29, sp
  403960:	stp	x19, x20, [sp, #16]
  403964:	adrp	x20, 422000 <ferror@plt+0x20000>
  403968:	add	x20, x20, #0x358
  40396c:	stp	x23, x24, [sp, #48]
  403970:	and	w24, w0, #0xff
  403974:	ldr	x0, [x20, #128]
  403978:	cmp	x0, #0x1
  40397c:	b.eq	4039dc <ferror@plt+0x19dc>  // b.none
  403980:	adrp	x23, 422000 <ferror@plt+0x20000>
  403984:	add	x23, x23, #0x318
  403988:	stp	x21, x22, [sp, #32]
  40398c:	adrp	x22, 40d000 <ferror@plt+0xb000>
  403990:	add	x22, x22, #0x538
  403994:	mov	x19, #0x0                   	// #0
  403998:	ldr	x2, [x20, #136]
  40399c:	mov	w1, #0x3                   	// #3
  4039a0:	ldr	x21, [x23]
  4039a4:	mov	w0, #0x0                   	// #0
  4039a8:	ldr	x2, [x2, x19, lsl #3]
  4039ac:	bl	409940 <ferror@plt+0x7940>
  4039b0:	mov	x2, x0
  4039b4:	mov	x1, x22
  4039b8:	mov	x0, x21
  4039bc:	bl	401fe0 <fprintf@plt>
  4039c0:	tbnz	w0, #31, 403b14 <ferror@plt+0x1b14>
  4039c4:	ldr	x0, [x20, #128]
  4039c8:	add	x19, x19, #0x1
  4039cc:	sub	x0, x0, #0x1
  4039d0:	cmp	x0, x19
  4039d4:	b.hi	403998 <ferror@plt+0x1998>  // b.pmore
  4039d8:	ldp	x21, x22, [sp, #32]
  4039dc:	cbz	w24, 403a64 <ferror@plt+0x1a64>
  4039e0:	ldr	x0, [x20, #224]
  4039e4:	cbz	x0, 403a88 <ferror@plt+0x1a88>
  4039e8:	adrp	x19, 422000 <ferror@plt+0x20000>
  4039ec:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4039f0:	mov	x2, #0x4                   	// #4
  4039f4:	add	x0, x0, #0x598
  4039f8:	ldr	x3, [x19, #792]
  4039fc:	mov	x1, #0x1                   	// #1
  403a00:	bl	401e90 <fwrite@plt>
  403a04:	ldr	x0, [x19, #792]
  403a08:	bl	40c190 <ferror@plt+0xa190>
  403a0c:	cbnz	w0, 403b10 <ferror@plt+0x1b10>
  403a10:	ldr	x0, [x20, #224]
  403a14:	bl	401d40 <getc@plt>
  403a18:	cmp	w0, #0xa
  403a1c:	mov	w19, w0
  403a20:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403a24:	b.eq	403a3c <ferror@plt+0x1a3c>  // b.none
  403a28:	ldr	x0, [x20, #224]
  403a2c:	bl	401d40 <getc@plt>
  403a30:	cmp	w0, #0xa
  403a34:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403a38:	b.ne	403a28 <ferror@plt+0x1a28>  // b.any
  403a3c:	cmn	w0, #0x1
  403a40:	b.eq	403b34 <ferror@plt+0x1b34>  // b.none
  403a44:	and	w19, w19, #0xffffffdf
  403a48:	cmp	w19, #0x59
  403a4c:	cset	w24, eq  // eq = none
  403a50:	mov	w0, w24
  403a54:	ldp	x19, x20, [sp, #16]
  403a58:	ldp	x23, x24, [sp, #48]
  403a5c:	ldp	x29, x30, [sp], #64
  403a60:	ret
  403a64:	adrp	x1, 422000 <ferror@plt+0x20000>
  403a68:	mov	w0, #0xa                   	// #10
  403a6c:	ldr	x1, [x1, #792]
  403a70:	bl	401b90 <putc@plt>
  403a74:	mov	w0, w24
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldp	x23, x24, [sp, #48]
  403a80:	ldp	x29, x30, [sp], #64
  403a84:	ret
  403a88:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403a8c:	mov	w1, #0x0                   	// #0
  403a90:	add	x0, x0, #0x560
  403a94:	bl	405908 <ferror@plt+0x3908>
  403a98:	mov	w19, w0
  403a9c:	tbnz	w0, #31, 403ab8 <ferror@plt+0x1ab8>
  403aa0:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403aa4:	add	x1, x1, #0xc28
  403aa8:	bl	401d00 <fdopen@plt>
  403aac:	cbz	x0, 403aec <ferror@plt+0x1aec>
  403ab0:	str	x0, [x20, #224]
  403ab4:	b	4039e8 <ferror@plt+0x19e8>
  403ab8:	str	xzr, [x20, #224]
  403abc:	bl	401fb0 <__errno_location@plt>
  403ac0:	ldr	w19, [x0]
  403ac4:	stp	x21, x22, [sp, #32]
  403ac8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403acc:	add	x1, x1, #0x570
  403ad0:	mov	w2, #0x5                   	// #5
  403ad4:	mov	x0, #0x0                   	// #0
  403ad8:	bl	401f40 <dcgettext@plt>
  403adc:	mov	x2, x0
  403ae0:	mov	w1, w19
  403ae4:	mov	w0, #0x1                   	// #1
  403ae8:	bl	401b60 <error@plt>
  403aec:	stp	x21, x22, [sp, #32]
  403af0:	bl	401fb0 <__errno_location@plt>
  403af4:	mov	x21, x0
  403af8:	mov	w0, w19
  403afc:	ldr	w19, [x21]
  403b00:	bl	401d60 <close@plt>
  403b04:	str	w19, [x21]
  403b08:	str	xzr, [x20, #224]
  403b0c:	b	403ac8 <ferror@plt+0x1ac8>
  403b10:	stp	x21, x22, [sp, #32]
  403b14:	bl	401fb0 <__errno_location@plt>
  403b18:	mov	x3, x0
  403b1c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	add	x1, x1, #0x540
  403b28:	mov	x0, #0x0                   	// #0
  403b2c:	ldr	w19, [x3]
  403b30:	b	403ad8 <ferror@plt+0x1ad8>
  403b34:	stp	x21, x22, [sp, #32]
  403b38:	bl	401fb0 <__errno_location@plt>
  403b3c:	mov	x3, x0
  403b40:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403b44:	mov	w2, #0x5                   	// #5
  403b48:	add	x1, x1, #0x5a0
  403b4c:	mov	x0, #0x0                   	// #0
  403b50:	ldr	w19, [x3]
  403b54:	b	403ad8 <ferror@plt+0x1ad8>
  403b58:	stp	x29, x30, [sp, #-112]!
  403b5c:	mov	x29, sp
  403b60:	stp	x19, x20, [sp, #16]
  403b64:	adrp	x19, 422000 <ferror@plt+0x20000>
  403b68:	adrp	x20, 422000 <ferror@plt+0x20000>
  403b6c:	ldr	w0, [x19, #672]
  403b70:	add	x20, x20, #0x358
  403b74:	stp	x21, x22, [sp, #32]
  403b78:	mov	x21, x3
  403b7c:	cbz	w0, 403bb0 <ferror@plt+0x1bb0>
  403b80:	ldr	w1, [x19, #672]
  403b84:	ldr	x0, [x20, #24]
  403b88:	cmp	x0, w1, sxtw
  403b8c:	b.cc	403bb0 <ferror@plt+0x1bb0>  // b.lo, b.ul, b.last
  403b90:	add	x19, x19, #0x2a0
  403b94:	nop
  403b98:	mov	w0, #0x1                   	// #1
  403b9c:	bl	403480 <ferror@plt+0x1480>
  403ba0:	ldr	w1, [x19]
  403ba4:	ldr	x0, [x20, #24]
  403ba8:	cmp	x0, w1, sxtw
  403bac:	b.cs	403b98 <ferror@plt+0x1b98>  // b.hs, b.nlast
  403bb0:	ldrb	w0, [x20, #232]
  403bb4:	cbnz	w0, 403dc8 <ferror@plt+0x1dc8>
  403bb8:	ldrb	w0, [x20, #233]
  403bbc:	cbnz	w0, 403e1c <ferror@plt+0x1e1c>
  403bc0:	mov	w0, #0x0                   	// #0
  403bc4:	bl	403480 <ferror@plt+0x1480>
  403bc8:	add	x0, sp, #0x50
  403bcc:	bl	401ba0 <pipe@plt>
  403bd0:	mov	w22, w0
  403bd4:	cbnz	w0, 403e7c <ferror@plt+0x1e7c>
  403bd8:	ldr	w0, [sp, #84]
  403bdc:	mov	w2, #0x1                   	// #1
  403be0:	mov	w1, #0x2                   	// #2
  403be4:	bl	40bf38 <ferror@plt+0x9f38>
  403be8:	b	403c0c <ferror@plt+0x1c0c>
  403bec:	bl	401fb0 <__errno_location@plt>
  403bf0:	ldr	w1, [x0]
  403bf4:	cmp	w1, #0xb
  403bf8:	b.ne	403cf4 <ferror@plt+0x1cf4>  // b.any
  403bfc:	ldr	x1, [x20, #24]
  403c00:	cbz	x1, 403cf4 <ferror@plt+0x1cf4>
  403c04:	mov	w0, #0x1                   	// #1
  403c08:	bl	403480 <ferror@plt+0x1480>
  403c0c:	bl	401be0 <fork@plt>
  403c10:	mov	w19, w0
  403c14:	cmp	w0, #0x0
  403c18:	b.lt	403bec <ferror@plt+0x1bec>  // b.tstop
  403c1c:	b.ne	403cfc <ferror@plt+0x1cfc>  // b.any
  403c20:	ldr	w0, [sp, #80]
  403c24:	bl	401d60 <close@plt>
  403c28:	str	wzr, [x20, #208]
  403c2c:	bl	405a38 <ferror@plt+0x3a38>
  403c30:	tst	w0, #0xff
  403c34:	b.ne	403ea0 <ferror@plt+0x1ea0>  // b.any
  403c38:	mov	w0, #0x0                   	// #0
  403c3c:	bl	402e88 <ferror@plt+0xe88>
  403c40:	adrp	x2, 40d000 <ferror@plt+0xb000>
  403c44:	mov	w3, w0
  403c48:	add	x2, x2, #0x608
  403c4c:	mov	x1, #0x13                  	// #19
  403c50:	add	x0, sp, #0x58
  403c54:	bl	401c10 <snprintf@plt>
  403c58:	bl	401fb0 <__errno_location@plt>
  403c5c:	mov	x19, x0
  403c60:	ldr	x22, [x20, #240]
  403c64:	cbz	x22, 403c7c <ferror@plt+0x1c7c>
  403c68:	add	x1, sp, #0x58
  403c6c:	mov	x0, x22
  403c70:	mov	w2, #0x1                   	// #1
  403c74:	bl	401b80 <setenv@plt>
  403c78:	tbnz	w0, #31, 403ea8 <ferror@plt+0x1ea8>
  403c7c:	ldr	w1, [x20, #252]
  403c80:	ldrb	w0, [x20, #248]
  403c84:	cbz	w1, 403f48 <ferror@plt+0x1f48>
  403c88:	cbnz	w0, 403f00 <ferror@plt+0x1f00>
  403c8c:	str	x23, [sp, #48]
  403c90:	mov	x0, x21
  403c94:	bl	4052c0 <ferror@plt+0x32c0>
  403c98:	tst	w0, #0xff
  403c9c:	b.eq	403ee8 <ferror@plt+0x1ee8>  // b.none
  403ca0:	mov	w0, #0x7                   	// #7
  403ca4:	str	w0, [x19]
  403ca8:	ldr	w0, [sp, #84]
  403cac:	mov	x1, x19
  403cb0:	mov	x2, #0x4                   	// #4
  403cb4:	bl	401db0 <write@plt>
  403cb8:	ldr	w0, [sp, #84]
  403cbc:	bl	401d60 <close@plt>
  403cc0:	ldr	w1, [x19]
  403cc4:	cmp	w1, #0x7
  403cc8:	b.eq	403ee0 <ferror@plt+0x1ee0>  // b.none
  403ccc:	ldr	x3, [x21]
  403cd0:	mov	w0, #0x0                   	// #0
  403cd4:	adrp	x2, 40e000 <ferror@plt+0xc000>
  403cd8:	add	x2, x2, #0x700
  403cdc:	bl	401b60 <error@plt>
  403ce0:	ldr	w0, [x19]
  403ce4:	cmp	w0, #0x2
  403ce8:	b.ne	403ee0 <ferror@plt+0x1ee0>  // b.any
  403cec:	mov	w0, #0x7f                  	// #127
  403cf0:	bl	401b10 <_exit@plt>
  403cf4:	cmn	w19, #0x1
  403cf8:	b.eq	403e48 <ferror@plt+0x1e48>  // b.none
  403cfc:	ldr	w0, [sp, #84]
  403d00:	bl	401d60 <close@plt>
  403d04:	ldr	w0, [sp, #80]
  403d08:	add	x1, sp, #0x4c
  403d0c:	mov	x2, #0x4                   	// #4
  403d10:	bl	40adc0 <ferror@plt+0x8dc0>
  403d14:	mov	x20, x0
  403d18:	cmp	x0, #0x4
  403d1c:	b.eq	403de4 <ferror@plt+0x1de4>  // b.none
  403d20:	cmn	x0, #0x1
  403d24:	b.eq	403d8c <ferror@plt+0x1d8c>  // b.none
  403d28:	cbz	x0, 403d64 <ferror@plt+0x1d64>
  403d2c:	str	x23, [sp, #48]
  403d30:	bl	401fb0 <__errno_location@plt>
  403d34:	mov	x3, x0
  403d38:	mov	w2, #0x5                   	// #5
  403d3c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403d40:	mov	x0, #0x0                   	// #0
  403d44:	add	x1, x1, #0x6d0
  403d48:	ldr	w19, [x3]
  403d4c:	bl	401f40 <dcgettext@plt>
  403d50:	mov	x3, x20
  403d54:	mov	x2, x0
  403d58:	mov	w1, w19
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	bl	401b60 <error@plt>
  403d64:	mov	w0, w19
  403d68:	bl	402e88 <ferror@plt+0xe88>
  403d6c:	ldr	w0, [sp, #80]
  403d70:	mov	w22, #0x1                   	// #1
  403d74:	bl	401d60 <close@plt>
  403d78:	mov	w0, w22
  403d7c:	ldp	x19, x20, [sp, #16]
  403d80:	ldp	x21, x22, [sp, #32]
  403d84:	ldp	x29, x30, [sp], #112
  403d88:	ret
  403d8c:	ldr	w0, [sp, #80]
  403d90:	bl	401d60 <close@plt>
  403d94:	bl	401fb0 <__errno_location@plt>
  403d98:	mov	x3, x0
  403d9c:	mov	w2, #0x5                   	// #5
  403da0:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403da4:	mov	x0, #0x0                   	// #0
  403da8:	add	x1, x1, #0x670
  403dac:	ldr	w19, [x3]
  403db0:	bl	401f40 <dcgettext@plt>
  403db4:	mov	x2, x0
  403db8:	mov	w0, #0x0                   	// #0
  403dbc:	mov	w1, w19
  403dc0:	bl	401b60 <error@plt>
  403dc4:	b	403d6c <ferror@plt+0x1d6c>
  403dc8:	mov	w0, #0x1                   	// #1
  403dcc:	bl	403958 <ferror@plt+0x1958>
  403dd0:	tst	w0, #0xff
  403dd4:	b.eq	403e28 <ferror@plt+0x1e28>  // b.none
  403dd8:	ldrb	w0, [x20, #232]
  403ddc:	cbnz	w0, 403bc0 <ferror@plt+0x1bc0>
  403de0:	b	403bb8 <ferror@plt+0x1bb8>
  403de4:	ldr	w0, [sp, #80]
  403de8:	bl	401d60 <close@plt>
  403dec:	mov	w0, w19
  403df0:	add	x1, sp, #0x58
  403df4:	mov	w2, #0x0                   	// #0
  403df8:	bl	401fd0 <waitpid@plt>
  403dfc:	ldr	w0, [sp, #76]
  403e00:	cmp	w0, #0x7
  403e04:	b.eq	403d78 <ferror@plt+0x1d78>  // b.none
  403e08:	str	x23, [sp, #48]
  403e0c:	cmp	w0, #0x2
  403e10:	b.eq	403e40 <ferror@plt+0x1e40>  // b.none
  403e14:	mov	w0, #0x7e                  	// #126
  403e18:	bl	401b50 <exit@plt>
  403e1c:	mov	w0, #0x0                   	// #0
  403e20:	bl	403958 <ferror@plt+0x1958>
  403e24:	b	403bc0 <ferror@plt+0x1bc0>
  403e28:	mov	w22, #0x1                   	// #1
  403e2c:	mov	w0, w22
  403e30:	ldp	x19, x20, [sp, #16]
  403e34:	ldp	x21, x22, [sp, #32]
  403e38:	ldp	x29, x30, [sp], #112
  403e3c:	ret
  403e40:	mov	w0, #0x7f                  	// #127
  403e44:	bl	401b50 <exit@plt>
  403e48:	str	x23, [sp, #48]
  403e4c:	bl	401fb0 <__errno_location@plt>
  403e50:	mov	x3, x0
  403e54:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403e58:	add	x1, x1, #0x5f8
  403e5c:	mov	w2, #0x5                   	// #5
  403e60:	mov	x0, #0x0                   	// #0
  403e64:	ldr	w19, [x3]
  403e68:	bl	401f40 <dcgettext@plt>
  403e6c:	mov	x2, x0
  403e70:	mov	w1, w19
  403e74:	mov	w0, #0x1                   	// #1
  403e78:	bl	401b60 <error@plt>
  403e7c:	str	x23, [sp, #48]
  403e80:	bl	401fb0 <__errno_location@plt>
  403e84:	mov	x3, x0
  403e88:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403e8c:	mov	w2, #0x5                   	// #5
  403e90:	add	x1, x1, #0x5d0
  403e94:	mov	x0, #0x0                   	// #0
  403e98:	ldr	w19, [x3]
  403e9c:	b	403e68 <ferror@plt+0x1e68>
  403ea0:	bl	405a60 <ferror@plt+0x3a60>
  403ea4:	b	403c38 <ferror@plt+0x1c38>
  403ea8:	str	x23, [sp, #48]
  403eac:	mov	w2, #0x5                   	// #5
  403eb0:	ldr	w23, [x19]
  403eb4:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403eb8:	mov	x0, #0x0                   	// #0
  403ebc:	add	x1, x1, #0x610
  403ec0:	bl	401f40 <dcgettext@plt>
  403ec4:	mov	x2, x0
  403ec8:	mov	w1, w23
  403ecc:	mov	x3, x22
  403ed0:	mov	w0, #0x0                   	// #0
  403ed4:	bl	401b60 <error@plt>
  403ed8:	ldr	x23, [sp, #48]
  403edc:	b	403c7c <ferror@plt+0x1c7c>
  403ee0:	mov	w0, #0x7e                  	// #126
  403ee4:	bl	401b10 <_exit@plt>
  403ee8:	ldr	x0, [x21]
  403eec:	mov	x1, x21
  403ef0:	bl	401e10 <execvp@plt>
  403ef4:	ldr	w0, [x19]
  403ef8:	cbz	w0, 403cb8 <ferror@plt+0x1cb8>
  403efc:	b	403ca8 <ferror@plt+0x1ca8>
  403f00:	adrp	x22, 40d000 <ferror@plt+0xb000>
  403f04:	add	x22, x22, #0x560
  403f08:	mov	w0, #0x0                   	// #0
  403f0c:	str	x23, [sp, #48]
  403f10:	bl	401d60 <close@plt>
  403f14:	mov	x0, x22
  403f18:	mov	w1, #0x0                   	// #0
  403f1c:	bl	401c90 <open@plt>
  403f20:	mov	w23, w0
  403f24:	cmp	w0, #0x0
  403f28:	b.lt	403f7c <ferror@plt+0x1f7c>  // b.tstop
  403f2c:	b.eq	403c90 <ferror@plt+0x1c90>  // b.none
  403f30:	mov	w1, #0x0                   	// #0
  403f34:	bl	401f60 <dup2@plt>
  403f38:	cbnz	w0, 403f64 <ferror@plt+0x1f64>
  403f3c:	mov	w0, w23
  403f40:	bl	401d60 <close@plt>
  403f44:	b	403c90 <ferror@plt+0x1c90>
  403f48:	cmp	w0, #0x0
  403f4c:	adrp	x22, 40d000 <ferror@plt+0xb000>
  403f50:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403f54:	add	x22, x22, #0x560
  403f58:	add	x0, x0, #0x5c0
  403f5c:	csel	x22, x22, x0, ne  // ne = any
  403f60:	b	403f08 <ferror@plt+0x1f08>
  403f64:	adrp	x1, 40d000 <ferror@plt+0xb000>
  403f68:	ldr	w19, [x19]
  403f6c:	add	x1, x1, #0x638
  403f70:	mov	w2, #0x5                   	// #5
  403f74:	mov	x0, #0x0                   	// #0
  403f78:	b	403e68 <ferror@plt+0x1e68>
  403f7c:	ldrb	w0, [x20, #248]
  403f80:	mov	x2, x22
  403f84:	ldr	w20, [x19]
  403f88:	mov	w1, #0x8                   	// #8
  403f8c:	cbnz	w0, 403fb4 <ferror@plt+0x1fb4>
  403f90:	mov	w0, #0x0                   	// #0
  403f94:	bl	409940 <ferror@plt+0x7940>
  403f98:	mov	w1, w20
  403f9c:	mov	x3, x0
  403fa0:	adrp	x2, 40e000 <ferror@plt+0xc000>
  403fa4:	mov	w0, #0x0                   	// #0
  403fa8:	add	x2, x2, #0x700
  403fac:	bl	401b60 <error@plt>
  403fb0:	b	403c90 <ferror@plt+0x1c90>
  403fb4:	mov	w0, #0x0                   	// #0
  403fb8:	bl	409940 <ferror@plt+0x7940>
  403fbc:	adrp	x2, 40e000 <ferror@plt+0xc000>
  403fc0:	mov	x3, x0
  403fc4:	mov	w1, w20
  403fc8:	add	x2, x2, #0x700
  403fcc:	mov	w0, #0x1                   	// #1
  403fd0:	bl	401b60 <error@plt>
  403fd4:	nop
  403fd8:	stp	x29, x30, [sp, #-48]!
  403fdc:	mov	x29, sp
  403fe0:	stp	x19, x20, [sp, #16]
  403fe4:	adrp	x20, 422000 <ferror@plt+0x20000>
  403fe8:	add	x20, x20, #0x358
  403fec:	str	x21, [sp, #32]
  403ff0:	ldr	x21, [x20, #64]
  403ff4:	ldrb	w0, [x20, #264]
  403ff8:	ldr	x1, [x20, #168]
  403ffc:	sub	x21, x21, #0x1
  404000:	ldr	x19, [x20, #256]
  404004:	sub	x21, x21, x1
  404008:	add	x21, x19, x21
  40400c:	cbz	w0, 40402c <ferror@plt+0x202c>
  404010:	b	4040d4 <ferror@plt+0x20d4>
  404014:	ldrb	w1, [x20, #280]
  404018:	cmp	w1, w0
  40401c:	b.eq	40407c <ferror@plt+0x207c>  // b.none
  404020:	cmp	x19, x21
  404024:	b.cs	4040dc <ferror@plt+0x20dc>  // b.hs, b.nlast
  404028:	strb	w0, [x19], #1
  40402c:	ldr	x0, [x20, #272]
  404030:	bl	401d40 <getc@plt>
  404034:	cmn	w0, #0x1
  404038:	b.ne	404014 <ferror@plt+0x2014>  // b.any
  40403c:	ldr	x2, [x20, #256]
  404040:	mov	w0, #0x1                   	// #1
  404044:	strb	w0, [x20, #264]
  404048:	cmp	x2, x19
  40404c:	b.eq	4040d4 <ferror@plt+0x20d4>  // b.none
  404050:	add	x0, x20, #0x28
  404054:	strb	wzr, [x19], #1
  404058:	sub	x19, x19, x2
  40405c:	ldr	x1, [x0, #48]
  404060:	mov	w21, w19
  404064:	cbz	x1, 4040a4 <ferror@plt+0x20a4>
  404068:	mov	w0, w21
  40406c:	ldp	x19, x20, [sp, #16]
  404070:	ldr	x21, [sp, #32]
  404074:	ldp	x29, x30, [sp], #48
  404078:	ret
  40407c:	add	x0, x20, #0x28
  404080:	strb	wzr, [x19], #1
  404084:	ldr	x1, [x20, #288]
  404088:	ldr	x3, [x0, #48]
  40408c:	add	x1, x1, #0x1
  404090:	ldr	x2, [x20, #256]
  404094:	str	x1, [x20, #288]
  404098:	sub	x19, x19, x2
  40409c:	mov	w21, w19
  4040a0:	cbnz	x3, 404068 <ferror@plt+0x2068>
  4040a4:	adrp	x4, 422000 <ferror@plt+0x20000>
  4040a8:	sxtw	x3, w19
  4040ac:	add	x1, x20, #0x80
  4040b0:	mov	x5, #0x0                   	// #0
  4040b4:	ldrb	w6, [x4, #676]
  4040b8:	mov	x4, #0x0                   	// #0
  4040bc:	bl	404808 <ferror@plt+0x2808>
  4040c0:	mov	w0, w21
  4040c4:	ldp	x19, x20, [sp, #16]
  4040c8:	ldr	x21, [sp, #32]
  4040cc:	ldp	x29, x30, [sp], #48
  4040d0:	ret
  4040d4:	mov	w21, #0xffffffff            	// #-1
  4040d8:	b	404068 <ferror@plt+0x2068>
  4040dc:	ldr	x1, [x20, #88]
  4040e0:	add	x0, x20, #0x28
  4040e4:	cbz	x1, 40410c <ferror@plt+0x210c>
  4040e8:	mov	w2, #0x5                   	// #5
  4040ec:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4040f0:	mov	x0, #0x0                   	// #0
  4040f4:	add	x1, x1, #0x720
  4040f8:	bl	401f40 <dcgettext@plt>
  4040fc:	mov	x2, x0
  404100:	mov	w1, #0x0                   	// #0
  404104:	mov	w0, #0x1                   	// #1
  404108:	bl	401b60 <error@plt>
  40410c:	adrp	x1, 422000 <ferror@plt+0x20000>
  404110:	ldrb	w1, [x1, #676]
  404114:	cbnz	w1, 4040e8 <ferror@plt+0x20e8>
  404118:	ldr	x2, [x0, #56]
  40411c:	add	x1, x20, #0x80
  404120:	ldr	x3, [x20, #128]
  404124:	cmp	x3, x2
  404128:	b.eq	4040e8 <ferror@plt+0x20e8>  // b.none
  40412c:	ldr	w2, [x20, #40]
  404130:	cbnz	w2, 4040e8 <ferror@plt+0x20e8>
  404134:	bl	404ce0 <ferror@plt+0x2ce0>
  404138:	b	4040e8 <ferror@plt+0x20e8>
  40413c:	nop
  404140:	stp	x29, x30, [sp, #-96]!
  404144:	mov	x29, sp
  404148:	stp	x27, x28, [sp, #80]
  40414c:	adrp	x27, 422000 <ferror@plt+0x20000>
  404150:	add	x27, x27, #0x358
  404154:	stp	x21, x22, [sp, #32]
  404158:	ldr	x21, [x27, #64]
  40415c:	stp	x19, x20, [sp, #16]
  404160:	ldrb	w0, [x27, #296]
  404164:	ldr	x1, [x27, #168]
  404168:	sub	x21, x21, #0x1
  40416c:	ldr	x19, [x27, #256]
  404170:	stp	x25, x26, [sp, #64]
  404174:	sub	x21, x21, x1
  404178:	add	x21, x19, x21
  40417c:	cbnz	w0, 404378 <ferror@plt+0x2378>
  404180:	adrp	x22, 40d000 <ferror@plt+0xb000>
  404184:	add	x22, x22, #0x7a0
  404188:	stp	x23, x24, [sp, #48]
  40418c:	mov	w23, #0x1                   	// #1
  404190:	mov	w26, w23
  404194:	mov	w25, #0x0                   	// #0
  404198:	mov	w24, #0xffffffff            	// #-1
  40419c:	mov	w28, #0x0                   	// #0
  4041a0:	ldr	x0, [x27, #272]
  4041a4:	bl	401d40 <getc@plt>
  4041a8:	mov	w20, w0
  4041ac:	cmn	w0, #0x1
  4041b0:	b.eq	404690 <ferror@plt+0x2690>  // b.none
  4041b4:	cmp	w26, #0x2
  4041b8:	b.eq	404320 <ferror@plt+0x2320>  // b.none
  4041bc:	cbz	w26, 404210 <ferror@plt+0x2210>
  4041c0:	tst	w20, #0xffffff80
  4041c4:	b.ne	404204 <ferror@plt+0x2204>  // b.any
  4041c8:	bl	401e30 <__ctype_b_loc@plt>
  4041cc:	ldr	x0, [x0]
  4041d0:	ldrh	w0, [x0, w20, sxtw #1]
  4041d4:	tbnz	w0, #0, 4041e4 <ferror@plt+0x21e4>
  4041d8:	cmp	w20, #0xa
  4041dc:	ccmp	w20, #0xd, #0x4, ne  // ne = any
  4041e0:	b.ne	404204 <ferror@plt+0x2204>  // b.any
  4041e4:	ldr	x0, [x27, #272]
  4041e8:	bl	401d40 <getc@plt>
  4041ec:	cmn	w0, #0x1
  4041f0:	b.eq	4044a0 <ferror@plt+0x24a0>  // b.none
  4041f4:	mov	w24, w20
  4041f8:	mov	w20, w0
  4041fc:	tst	w20, #0xffffff80
  404200:	b.eq	4041c8 <ferror@plt+0x21c8>  // b.none
  404204:	sub	w0, w20, #0xb
  404208:	cmp	w0, #0x1
  40420c:	b.ls	4041e4 <ferror@plt+0x21e4>  // b.plast
  404210:	mov	w26, w28
  404214:	mov	w28, w20
  404218:	cmp	w28, #0xa
  40421c:	b.eq	404280 <ferror@plt+0x2280>  // b.none
  404220:	ldr	x0, [x27, #88]
  404224:	cbz	x0, 404518 <ferror@plt+0x2518>
  404228:	cmp	w28, #0x27
  40422c:	b.eq	404308 <ferror@plt+0x2308>  // b.none
  404230:	cmp	w28, #0x5c
  404234:	b.eq	404438 <ferror@plt+0x2438>  // b.none
  404238:	cmp	w28, #0x22
  40423c:	b.eq	404308 <ferror@plt+0x2308>  // b.none
  404240:	cbnz	w28, 4045b4 <ferror@plt+0x25b4>
  404244:	ldr	w0, [x27, #312]
  404248:	cbz	w0, 404680 <ferror@plt+0x2680>
  40424c:	cmp	x21, x19
  404250:	b.ls	40471c <ferror@plt+0x271c>  // b.plast
  404254:	ldr	x0, [x27, #272]
  404258:	strb	wzr, [x19], #1
  40425c:	mov	w24, #0x0                   	// #0
  404260:	mov	w25, #0x1                   	// #1
  404264:	bl	401d40 <getc@plt>
  404268:	cmn	w0, #0x1
  40426c:	b.eq	4044a0 <ferror@plt+0x24a0>  // b.none
  404270:	mov	w28, w0
  404274:	cmp	w28, #0xa
  404278:	b.ne	404220 <ferror@plt+0x2220>  // b.any
  40427c:	nop
  404280:	tst	w24, #0xffffff80
  404284:	b.ne	4043e4 <ferror@plt+0x23e4>  // b.any
  404288:	bl	401e30 <__ctype_b_loc@plt>
  40428c:	ldr	x0, [x0]
  404290:	ldrh	w0, [x0, w24, sxtw #1]
  404294:	tbz	w0, #0, 4043e4 <ferror@plt+0x23e4>
  404298:	ldr	x20, [x27, #256]
  40429c:	cmp	x20, x19
  4042a0:	cset	w0, ne  // ne = any
  4042a4:	orr	w25, w25, w0
  4042a8:	cbz	w25, 404404 <ferror@plt+0x2404>
  4042ac:	ldr	x0, [x27, #304]
  4042b0:	strb	wzr, [x19], #1
  4042b4:	sub	x19, x19, x20
  4042b8:	mov	w25, w19
  4042bc:	cbz	x0, 404398 <ferror@plt+0x2398>
  4042c0:	ldrb	w2, [x0]
  4042c4:	ldrb	w1, [x20]
  4042c8:	cmp	w2, w1
  4042cc:	b.ne	404398 <ferror@plt+0x2398>  // b.any
  4042d0:	mov	x1, x20
  4042d4:	bl	401e20 <strcmp@plt>
  4042d8:	cbnz	w0, 404398 <ferror@plt+0x2398>
  4042dc:	mov	w0, #0x1                   	// #1
  4042e0:	strb	w0, [x27, #296]
  4042e4:	cbnz	w23, 404374 <ferror@plt+0x2374>
  4042e8:	ldp	x23, x24, [sp, #48]
  4042ec:	mov	w0, w25
  4042f0:	ldp	x19, x20, [sp, #16]
  4042f4:	ldp	x21, x22, [sp, #32]
  4042f8:	ldp	x25, x26, [sp, #64]
  4042fc:	ldp	x27, x28, [sp, #80]
  404300:	ldp	x29, x30, [sp], #96
  404304:	ret
  404308:	ldr	x0, [x27, #272]
  40430c:	bl	401d40 <getc@plt>
  404310:	mov	w20, w0
  404314:	cmn	w0, #0x1
  404318:	b.eq	404700 <ferror@plt+0x2700>  // b.none
  40431c:	mov	w25, #0x1                   	// #1
  404320:	mov	w24, w20
  404324:	cmp	w24, #0xa
  404328:	b.eq	4046b4 <ferror@plt+0x26b4>  // b.none
  40432c:	cmp	w28, w24
  404330:	b.eq	4045c8 <ferror@plt+0x25c8>  // b.none
  404334:	cbnz	w24, 404424 <ferror@plt+0x2424>
  404338:	ldr	w0, [x27, #312]
  40433c:	cbz	w0, 40464c <ferror@plt+0x264c>
  404340:	cmp	x21, x19
  404344:	b.ls	40471c <ferror@plt+0x271c>  // b.plast
  404348:	ldr	x0, [x27, #272]
  40434c:	strb	wzr, [x19], #1
  404350:	bl	401d40 <getc@plt>
  404354:	mov	w24, w0
  404358:	cmn	w0, #0x1
  40435c:	b.ne	404324 <ferror@plt+0x2324>  // b.any
  404360:	ldr	x0, [x27, #256]
  404364:	mov	w1, #0x1                   	// #1
  404368:	strb	w1, [x27, #296]
  40436c:	cmp	x0, x19
  404370:	b.ne	404714 <ferror@plt+0x2714>  // b.any
  404374:	ldp	x23, x24, [sp, #48]
  404378:	mov	w25, #0xffffffff            	// #-1
  40437c:	mov	w0, w25
  404380:	ldp	x19, x20, [sp, #16]
  404384:	ldp	x21, x22, [sp, #32]
  404388:	ldp	x25, x26, [sp, #64]
  40438c:	ldp	x27, x28, [sp, #80]
  404390:	ldp	x29, x30, [sp], #96
  404394:	ret
  404398:	ldr	x1, [x27, #88]
  40439c:	add	x0, x27, #0x28
  4043a0:	cbnz	x1, 4042e8 <ferror@plt+0x22e8>
  4043a4:	adrp	x4, 422000 <ferror@plt+0x20000>
  4043a8:	sxtw	x3, w19
  4043ac:	mov	x2, x20
  4043b0:	add	x1, x27, #0x80
  4043b4:	ldrb	w6, [x4, #676]
  4043b8:	mov	x5, #0x0                   	// #0
  4043bc:	mov	x4, #0x0                   	// #0
  4043c0:	bl	404808 <ferror@plt+0x2808>
  4043c4:	mov	w0, w25
  4043c8:	ldp	x19, x20, [sp, #16]
  4043cc:	ldp	x21, x22, [sp, #32]
  4043d0:	ldp	x23, x24, [sp, #48]
  4043d4:	ldp	x25, x26, [sp, #64]
  4043d8:	ldp	x27, x28, [sp, #80]
  4043dc:	ldp	x29, x30, [sp], #96
  4043e0:	ret
  4043e4:	ldr	x20, [x27, #256]
  4043e8:	ldr	x0, [x27, #288]
  4043ec:	cmp	x20, x19
  4043f0:	add	x0, x0, #0x1
  4043f4:	str	x0, [x27, #288]
  4043f8:	cset	w0, ne  // ne = any
  4043fc:	orr	w25, w25, w0
  404400:	cbnz	w25, 4042ac <ferror@plt+0x22ac>
  404404:	ldr	x0, [x27, #272]
  404408:	bl	401d40 <getc@plt>
  40440c:	mov	w20, w0
  404410:	cmn	w0, #0x1
  404414:	b.eq	404630 <ferror@plt+0x2630>  // b.none
  404418:	mov	w28, w26
  40441c:	mov	w24, #0xa                   	// #10
  404420:	b	4041c0 <ferror@plt+0x21c0>
  404424:	mov	w26, #0x2                   	// #2
  404428:	cmp	x21, x19
  40442c:	b.ls	40471c <ferror@plt+0x271c>  // b.plast
  404430:	strb	w24, [x19], #1
  404434:	b	4041a0 <ferror@plt+0x21a0>
  404438:	ldr	x0, [x27, #272]
  40443c:	bl	401d40 <getc@plt>
  404440:	mov	w24, w0
  404444:	cmn	w0, #0x1
  404448:	b.eq	404630 <ferror@plt+0x2630>  // b.none
  40444c:	cbz	w0, 404478 <ferror@plt+0x2478>
  404450:	cmp	x21, x19
  404454:	b.ls	40471c <ferror@plt+0x271c>  // b.plast
  404458:	strb	w0, [x19], #1
  40445c:	ldr	x0, [x27, #272]
  404460:	bl	401d40 <getc@plt>
  404464:	mov	w28, w0
  404468:	cmn	w0, #0x1
  40446c:	b.eq	4044a0 <ferror@plt+0x24a0>  // b.none
  404470:	mov	w25, #0x1                   	// #1
  404474:	b	404218 <ferror@plt+0x2218>
  404478:	ldr	w0, [x27, #312]
  40447c:	cbz	w0, 4045e8 <ferror@plt+0x25e8>
  404480:	cmp	x21, x19
  404484:	b.ls	40471c <ferror@plt+0x271c>  // b.plast
  404488:	ldr	x0, [x27, #272]
  40448c:	strb	wzr, [x19], #1
  404490:	bl	401d40 <getc@plt>
  404494:	mov	w28, w0
  404498:	cmn	w0, #0x1
  40449c:	b.ne	404470 <ferror@plt+0x2470>  // b.any
  4044a0:	ldr	x20, [x27, #256]
  4044a4:	mov	w0, #0x1                   	// #1
  4044a8:	strb	w0, [x27, #296]
  4044ac:	cmp	x20, x19
  4044b0:	b.eq	404374 <ferror@plt+0x2374>  // b.none
  4044b4:	strb	wzr, [x19], #1
  4044b8:	sub	w25, w19, w20
  4044bc:	cbz	w23, 4044e4 <ferror@plt+0x24e4>
  4044c0:	ldr	x0, [x27, #304]
  4044c4:	cbz	x0, 4044e4 <ferror@plt+0x24e4>
  4044c8:	ldrb	w2, [x0]
  4044cc:	ldrb	w1, [x20]
  4044d0:	cmp	w2, w1
  4044d4:	b.ne	4044e4 <ferror@plt+0x24e4>  // b.any
  4044d8:	mov	x1, x20
  4044dc:	bl	401e20 <strcmp@plt>
  4044e0:	cbz	w0, 404374 <ferror@plt+0x2374>
  4044e4:	ldr	x1, [x27, #88]
  4044e8:	add	x0, x27, #0x28
  4044ec:	cbnz	x1, 4042e8 <ferror@plt+0x22e8>
  4044f0:	adrp	x3, 422000 <ferror@plt+0x20000>
  4044f4:	mov	x2, x20
  4044f8:	add	x1, x27, #0x80
  4044fc:	mov	x5, #0x0                   	// #0
  404500:	ldrb	w6, [x3, #676]
  404504:	mov	x4, #0x0                   	// #0
  404508:	sxtw	x3, w25
  40450c:	bl	404808 <ferror@plt+0x2808>
  404510:	ldp	x23, x24, [sp, #48]
  404514:	b	4042ec <ferror@plt+0x22ec>
  404518:	tst	w28, #0xffffff80
  40451c:	b.ne	404228 <ferror@plt+0x2228>  // b.any
  404520:	bl	401e30 <__ctype_b_loc@plt>
  404524:	ldr	x0, [x0]
  404528:	ldrh	w0, [x0, w28, sxtw #1]
  40452c:	tbz	w0, #0, 404228 <ferror@plt+0x2228>
  404530:	ldr	x20, [x27, #256]
  404534:	strb	wzr, [x19], #1
  404538:	ldr	x0, [x27, #304]
  40453c:	sub	x19, x19, x20
  404540:	mov	w25, w19
  404544:	cbz	x0, 404564 <ferror@plt+0x2564>
  404548:	ldrb	w2, [x0]
  40454c:	ldrb	w1, [x20]
  404550:	cmp	w2, w1
  404554:	b.ne	404564 <ferror@plt+0x2564>  // b.any
  404558:	mov	x1, x20
  40455c:	bl	401e20 <strcmp@plt>
  404560:	cbz	w0, 4042dc <ferror@plt+0x22dc>
  404564:	adrp	x0, 422000 <ferror@plt+0x20000>
  404568:	sxtw	x3, w19
  40456c:	mov	x2, x20
  404570:	add	x1, x27, #0x80
  404574:	ldrb	w6, [x0, #676]
  404578:	mov	x5, #0x0                   	// #0
  40457c:	add	x0, x27, #0x28
  404580:	mov	x4, #0x0                   	// #0
  404584:	mov	w25, #0x1                   	// #1
  404588:	bl	404808 <ferror@plt+0x2808>
  40458c:	ldr	x0, [x27, #272]
  404590:	ldr	x19, [x27, #256]
  404594:	bl	401d40 <getc@plt>
  404598:	mov	w20, w0
  40459c:	cmn	w0, #0x1
  4045a0:	b.eq	40474c <ferror@plt+0x274c>  // b.none
  4045a4:	mov	w24, w28
  4045a8:	mov	w23, #0x0                   	// #0
  4045ac:	mov	w28, w26
  4045b0:	b	4041c0 <ferror@plt+0x21c0>
  4045b4:	mov	w24, w28
  4045b8:	mov	w25, #0x1                   	// #1
  4045bc:	mov	w28, w26
  4045c0:	mov	w26, #0x0                   	// #0
  4045c4:	b	404428 <ferror@plt+0x2428>
  4045c8:	ldr	x0, [x27, #272]
  4045cc:	mov	w25, #0x1                   	// #1
  4045d0:	bl	401d40 <getc@plt>
  4045d4:	cmn	w0, #0x1
  4045d8:	b.eq	404630 <ferror@plt+0x2630>  // b.none
  4045dc:	mov	w26, w28
  4045e0:	mov	w28, w0
  4045e4:	b	404218 <ferror@plt+0x2218>
  4045e8:	mov	x1, x22
  4045ec:	mov	w2, #0x5                   	// #5
  4045f0:	mov	x0, #0x0                   	// #0
  4045f4:	bl	401f40 <dcgettext@plt>
  4045f8:	mov	w1, #0x0                   	// #0
  4045fc:	mov	x2, x0
  404600:	mov	w0, #0x0                   	// #0
  404604:	bl	401b60 <error@plt>
  404608:	mov	w0, #0x1                   	// #1
  40460c:	str	w0, [x27, #312]
  404610:	cmp	x21, x19
  404614:	b.ls	40471c <ferror@plt+0x271c>  // b.plast
  404618:	ldr	x0, [x27, #272]
  40461c:	strb	wzr, [x19], #1
  404620:	bl	401d40 <getc@plt>
  404624:	mov	w28, w0
  404628:	cmn	w0, #0x1
  40462c:	b.ne	404470 <ferror@plt+0x2470>  // b.any
  404630:	ldr	x20, [x27, #256]
  404634:	mov	w0, #0x1                   	// #1
  404638:	strb	w0, [x27, #296]
  40463c:	cmp	x19, x20
  404640:	b.ne	4044b4 <ferror@plt+0x24b4>  // b.any
  404644:	ldp	x23, x24, [sp, #48]
  404648:	b	404378 <ferror@plt+0x2378>
  40464c:	mov	w26, #0x2                   	// #2
  404650:	mov	x1, x22
  404654:	mov	w2, #0x5                   	// #5
  404658:	mov	x0, #0x0                   	// #0
  40465c:	bl	401f40 <dcgettext@plt>
  404660:	mov	w1, #0x0                   	// #0
  404664:	mov	x2, x0
  404668:	mov	w0, #0x0                   	// #0
  40466c:	bl	401b60 <error@plt>
  404670:	mov	w0, #0x1                   	// #1
  404674:	mov	w24, #0x0                   	// #0
  404678:	str	w0, [x27, #312]
  40467c:	b	404428 <ferror@plt+0x2428>
  404680:	mov	w28, w26
  404684:	mov	w25, #0x1                   	// #1
  404688:	mov	w26, #0x0                   	// #0
  40468c:	b	404650 <ferror@plt+0x2650>
  404690:	ldr	x20, [x27, #256]
  404694:	mov	w0, #0x1                   	// #1
  404698:	strb	w0, [x27, #296]
  40469c:	cmp	x20, x19
  4046a0:	b.eq	404374 <ferror@plt+0x2374>  // b.none
  4046a4:	strb	wzr, [x19], #1
  4046a8:	cmp	w26, #0x2
  4046ac:	sub	w25, w19, w20
  4046b0:	b.ne	4044bc <ferror@plt+0x24bc>  // b.any
  4046b4:	bl	403438 <ferror@plt+0x1438>
  4046b8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4046bc:	mov	w2, #0x5                   	// #5
  4046c0:	add	x1, x1, #0x738
  4046c4:	mov	x0, #0x0                   	// #0
  4046c8:	bl	401f40 <dcgettext@plt>
  4046cc:	mov	x19, x0
  4046d0:	cmp	w28, #0x22
  4046d4:	b.eq	40479c <ferror@plt+0x279c>  // b.none
  4046d8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4046dc:	mov	w2, #0x5                   	// #5
  4046e0:	add	x1, x1, #0x798
  4046e4:	mov	x0, #0x0                   	// #0
  4046e8:	bl	401f40 <dcgettext@plt>
  4046ec:	mov	x3, x0
  4046f0:	mov	x2, x19
  4046f4:	mov	w1, #0x0                   	// #0
  4046f8:	mov	w0, #0x1                   	// #1
  4046fc:	bl	401b60 <error@plt>
  404700:	ldr	x0, [x27, #256]
  404704:	mov	w1, #0x1                   	// #1
  404708:	strb	w1, [x27, #296]
  40470c:	cmp	x19, x0
  404710:	b.eq	404374 <ferror@plt+0x2374>  // b.none
  404714:	strb	wzr, [x19]
  404718:	b	4046b4 <ferror@plt+0x26b4>
  40471c:	ldr	x1, [x27, #88]
  404720:	add	x0, x27, #0x28
  404724:	cbz	x1, 40476c <ferror@plt+0x276c>
  404728:	mov	w2, #0x5                   	// #5
  40472c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  404730:	mov	x0, #0x0                   	// #0
  404734:	add	x1, x1, #0x720
  404738:	bl	401f40 <dcgettext@plt>
  40473c:	mov	x2, x0
  404740:	mov	w1, #0x0                   	// #0
  404744:	mov	w0, #0x1                   	// #1
  404748:	bl	401b60 <error@plt>
  40474c:	ldr	x20, [x27, #256]
  404750:	mov	w0, #0x1                   	// #1
  404754:	strb	w0, [x27, #296]
  404758:	cmp	x19, x20
  40475c:	b.eq	404374 <ferror@plt+0x2374>  // b.none
  404760:	strb	wzr, [x19], #1
  404764:	sub	w25, w19, w20
  404768:	b	4044e4 <ferror@plt+0x24e4>
  40476c:	adrp	x1, 422000 <ferror@plt+0x20000>
  404770:	ldrb	w1, [x1, #676]
  404774:	cbnz	w1, 404728 <ferror@plt+0x2728>
  404778:	ldr	x2, [x0, #56]
  40477c:	add	x1, x27, #0x80
  404780:	ldr	x3, [x27, #128]
  404784:	cmp	x3, x2
  404788:	b.eq	404728 <ferror@plt+0x2728>  // b.none
  40478c:	ldr	w2, [x27, #40]
  404790:	cbnz	w2, 404728 <ferror@plt+0x2728>
  404794:	bl	404ce0 <ferror@plt+0x2ce0>
  404798:	b	404728 <ferror@plt+0x2728>
  40479c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4047a0:	mov	w2, #0x5                   	// #5
  4047a4:	add	x1, x1, #0x790
  4047a8:	mov	x0, #0x0                   	// #0
  4047ac:	bl	401f40 <dcgettext@plt>
  4047b0:	mov	x3, x0
  4047b4:	b	4046f0 <ferror@plt+0x26f0>
  4047b8:	mov	w0, #0x0                   	// #0
  4047bc:	ret
  4047c0:	stp	x29, x30, [sp, #-32]!
  4047c4:	mov	x29, sp
  4047c8:	stp	x19, x20, [sp, #16]
  4047cc:	mov	x19, x0
  4047d0:	bl	401fb0 <__errno_location@plt>
  4047d4:	mov	x3, x0
  4047d8:	mov	w2, #0x5                   	// #5
  4047dc:	adrp	x1, 40e000 <ferror@plt+0xc000>
  4047e0:	mov	x0, #0x0                   	// #0
  4047e4:	add	x1, x1, #0x328
  4047e8:	ldr	w20, [x3]
  4047ec:	bl	401f40 <dcgettext@plt>
  4047f0:	mov	x3, x19
  4047f4:	mov	x2, x0
  4047f8:	mov	w1, w20
  4047fc:	mov	w0, #0x1                   	// #1
  404800:	bl	401b60 <error@plt>
  404804:	nop
  404808:	stp	x29, x30, [sp, #-80]!
  40480c:	mov	x29, sp
  404810:	stp	x19, x20, [sp, #16]
  404814:	stp	x21, x22, [sp, #32]
  404818:	stp	x23, x24, [sp, #48]
  40481c:	stp	x25, x26, [sp, #64]
  404820:	cbz	x2, 404a50 <ferror@plt+0x2a50>
  404824:	adrp	x26, 40e000 <ferror@plt+0xc000>
  404828:	add	x26, x26, #0x388
  40482c:	mov	x20, x0
  404830:	mov	x19, x1
  404834:	mov	x21, x2
  404838:	mov	x23, x3
  40483c:	mov	x25, x4
  404840:	mov	x24, x5
  404844:	mov	w22, w6
  404848:	cmp	x2, x26
  40484c:	b.eq	4048dc <ferror@plt+0x28dc>  // b.none
  404850:	ldr	x6, [x1, #32]
  404854:	add	x0, x3, x5
  404858:	ldr	x1, [x20, #24]
  40485c:	add	x0, x0, x6
  404860:	cmp	x0, x1
  404864:	b.ls	4049ec <ferror@plt+0x29ec>  // b.plast
  404868:	cbnz	w22, 404a70 <ferror@plt+0x2a70>
  40486c:	ldr	x1, [x19]
  404870:	ldr	x0, [x20, #56]
  404874:	cmp	x1, x0
  404878:	b.eq	404a70 <ferror@plt+0x2a70>  // b.none
  40487c:	ldr	x0, [x20, #48]
  404880:	cbnz	x0, 404a94 <ferror@plt+0x2a94>
  404884:	ldr	w0, [x20]
  404888:	cbz	w0, 40489c <ferror@plt+0x289c>
  40488c:	ldr	x0, [x20, #72]
  404890:	cbnz	x0, 404a94 <ferror@plt+0x2a94>
  404894:	ldr	x0, [x20, #80]
  404898:	cbnz	x0, 404a94 <ferror@plt+0x2a94>
  40489c:	mov	x1, x19
  4048a0:	mov	x0, x20
  4048a4:	bl	404ce0 <ferror@plt+0x2ce0>
  4048a8:	ldr	x2, [x19]
  4048ac:	ldr	x0, [x20, #80]
  4048b0:	cbz	x0, 4048c4 <ferror@plt+0x28c4>
  4048b4:	ldr	x1, [x20, #56]
  4048b8:	sub	x1, x2, x1
  4048bc:	cmp	x0, x1
  4048c0:	b.eq	4048d0 <ferror@plt+0x28d0>  // b.none
  4048c4:	ldr	x0, [x20, #32]
  4048c8:	cmp	x0, x2
  4048cc:	b.ne	4048e4 <ferror@plt+0x28e4>  // b.any
  4048d0:	mov	x1, x19
  4048d4:	mov	x0, x20
  4048d8:	bl	404ce0 <ferror@plt+0x2ce0>
  4048dc:	ldr	x2, [x19]
  4048e0:	cbnz	w22, 4048ec <ferror@plt+0x28ec>
  4048e4:	mov	w0, #0x1                   	// #1
  4048e8:	str	w0, [x19, #56]
  4048ec:	ldp	x0, x1, [x19, #8]
  4048f0:	cmp	x1, x2
  4048f4:	b.ls	4049b4 <ferror@plt+0x29b4>  // b.plast
  4048f8:	cmp	x21, x26
  4048fc:	add	x1, x2, #0x1
  404900:	add	x3, x0, x2, lsl #3
  404904:	b.eq	4049e0 <ferror@plt+0x29e0>  // b.none
  404908:	ldr	x6, [x19, #32]
  40490c:	str	x1, [x19]
  404910:	ldr	x0, [x19, #24]
  404914:	add	x0, x0, x6
  404918:	str	x0, [x3]
  40491c:	cbz	x25, 40493c <ferror@plt+0x293c>
  404920:	ldr	x0, [x19, #24]
  404924:	mov	x1, x25
  404928:	add	x0, x0, x6
  40492c:	bl	401ec0 <strcpy@plt>
  404930:	ldr	x6, [x19, #32]
  404934:	add	x6, x24, x6
  404938:	str	x6, [x19, #32]
  40493c:	ldr	x0, [x19, #24]
  404940:	mov	x1, x21
  404944:	add	x0, x0, x6
  404948:	bl	401ec0 <strcpy@plt>
  40494c:	ldr	x3, [x19, #32]
  404950:	ldr	x0, [x19]
  404954:	add	x23, x23, x3
  404958:	str	x23, [x19, #32]
  40495c:	cbnz	w22, 404a18 <ferror@plt+0x2a18>
  404960:	ldr	x1, [x20, #80]
  404964:	cbz	x1, 404978 <ferror@plt+0x2978>
  404968:	ldr	x2, [x20, #56]
  40496c:	sub	x2, x0, x2
  404970:	cmp	x1, x2
  404974:	b.eq	404984 <ferror@plt+0x2984>  // b.none
  404978:	ldr	x1, [x20, #32]
  40497c:	cmp	x0, x1
  404980:	b.ne	40499c <ferror@plt+0x299c>  // b.any
  404984:	mov	x0, x20
  404988:	mov	x1, x19
  40498c:	bl	404ce0 <ferror@plt+0x2ce0>
  404990:	cbz	w22, 40499c <ferror@plt+0x299c>
  404994:	ldr	x23, [x19, #32]
  404998:	str	x23, [x19, #40]
  40499c:	ldp	x19, x20, [sp, #16]
  4049a0:	ldp	x21, x22, [sp, #32]
  4049a4:	ldp	x23, x24, [sp, #48]
  4049a8:	ldp	x25, x26, [sp, #64]
  4049ac:	ldp	x29, x30, [sp], #80
  4049b0:	ret
  4049b4:	cbz	x0, 404a34 <ferror@plt+0x2a34>
  4049b8:	lsl	x2, x1, #1
  4049bc:	str	x2, [x19, #16]
  4049c0:	lsl	x1, x1, #4
  4049c4:	bl	40b8a8 <ferror@plt+0x98a8>
  4049c8:	str	x0, [x19, #8]
  4049cc:	ldr	x2, [x19]
  4049d0:	cmp	x21, x26
  4049d4:	add	x1, x2, #0x1
  4049d8:	add	x3, x0, x2, lsl #3
  4049dc:	b.ne	404908 <ferror@plt+0x2908>  // b.any
  4049e0:	str	x1, [x19]
  4049e4:	str	xzr, [x0, x2, lsl #3]
  4049e8:	b	404990 <ferror@plt+0x2990>
  4049ec:	ldr	x2, [x19]
  4049f0:	cbz	w22, 4048ac <ferror@plt+0x28ac>
  4049f4:	ldr	x0, [x20, #32]
  4049f8:	cmp	x2, x0
  4049fc:	b.eq	4048d0 <ferror@plt+0x28d0>  // b.none
  404a00:	ldp	x0, x1, [x19, #8]
  404a04:	cmp	x2, x1
  404a08:	b.cs	4049b4 <ferror@plt+0x29b4>  // b.hs, b.nlast
  404a0c:	add	x3, x0, x2, lsl #3
  404a10:	add	x1, x2, #0x1
  404a14:	b	40490c <ferror@plt+0x290c>
  404a18:	ldr	x1, [x20, #32]
  404a1c:	cmp	x0, x1
  404a20:	b.ne	404998 <ferror@plt+0x2998>  // b.any
  404a24:	mov	x0, x20
  404a28:	mov	x1, x19
  404a2c:	bl	404ce0 <ferror@plt+0x2ce0>
  404a30:	b	404990 <ferror@plt+0x2990>
  404a34:	mov	x0, #0x40                  	// #64
  404a38:	str	x0, [x19, #16]
  404a3c:	mov	x0, #0x200                 	// #512
  404a40:	bl	40b878 <ferror@plt+0x9878>
  404a44:	str	x0, [x19, #8]
  404a48:	ldr	x2, [x19]
  404a4c:	b	4048f8 <ferror@plt+0x28f8>
  404a50:	adrp	x3, 40e000 <ferror@plt+0xc000>
  404a54:	adrp	x1, 40e000 <ferror@plt+0xc000>
  404a58:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404a5c:	add	x3, x3, #0x538
  404a60:	add	x1, x1, #0x368
  404a64:	add	x0, x0, #0x378
  404a68:	mov	w2, #0x155                 	// #341
  404a6c:	bl	401fa0 <__assert_fail@plt>
  404a70:	adrp	x1, 40e000 <ferror@plt+0xc000>
  404a74:	add	x1, x1, #0x398
  404a78:	mov	w2, #0x5                   	// #5
  404a7c:	mov	x0, #0x0                   	// #0
  404a80:	bl	401f40 <dcgettext@plt>
  404a84:	mov	w1, #0x0                   	// #0
  404a88:	mov	x2, x0
  404a8c:	mov	w0, #0x1                   	// #1
  404a90:	bl	401b60 <error@plt>
  404a94:	adrp	x1, 40e000 <ferror@plt+0xc000>
  404a98:	mov	w2, #0x5                   	// #5
  404a9c:	add	x1, x1, #0x3d8
  404aa0:	b	404a7c <ferror@plt+0x2a7c>
  404aa4:	nop
  404aa8:	stp	x29, x30, [sp, #-144]!
  404aac:	mov	x29, sp
  404ab0:	stp	x25, x26, [sp, #64]
  404ab4:	adrp	x26, 422000 <ferror@plt+0x20000>
  404ab8:	mov	x25, x6
  404abc:	ldr	x8, [x26, #1176]
  404ac0:	stp	x21, x22, [sp, #32]
  404ac4:	mov	x22, x0
  404ac8:	stp	x8, x1, [sp, #120]
  404acc:	mov	x21, x3
  404ad0:	ldr	w1, [sp, #144]
  404ad4:	ldr	x0, [x0, #24]
  404ad8:	stp	x19, x20, [sp, #16]
  404adc:	mov	x19, x2
  404ae0:	stp	x23, x24, [sp, #48]
  404ae4:	sub	x20, x0, #0x1
  404ae8:	mov	x24, x7
  404aec:	stp	x27, x28, [sp, #80]
  404af0:	stp	x4, x5, [sp, #104]
  404af4:	str	w1, [sp, #140]
  404af8:	cbz	x8, 404cc8 <ferror@plt+0x2cc8>
  404afc:	ldp	x2, x0, [sp, #104]
  404b00:	ldr	x1, [sp, #120]
  404b04:	mov	x28, x1
  404b08:	add	x26, x24, x0
  404b0c:	cbnz	x2, 404b7c <ferror@plt+0x2b7c>
  404b10:	b	404c28 <ferror@plt+0x2c28>
  404b14:	sub	x23, x0, x19
  404b18:	cmp	x20, x23
  404b1c:	b.ls	404bfc <ferror@plt+0x2bfc>  // b.plast
  404b20:	mov	x0, x28
  404b24:	mov	x1, x19
  404b28:	sub	x20, x20, x23
  404b2c:	mov	x2, x23
  404b30:	bl	401f70 <strncpy@plt>
  404b34:	add	x28, x28, x23
  404b38:	cmp	x26, x20
  404b3c:	b.cs	404bf8 <ferror@plt+0x2bf8>  // b.hs, b.nlast
  404b40:	ldp	x1, x2, [sp, #104]
  404b44:	mov	x0, x28
  404b48:	sub	x20, x20, x26
  404b4c:	add	x28, x28, x2
  404b50:	bl	401ec0 <strcpy@plt>
  404b54:	mov	x0, x28
  404b58:	mov	x1, x25
  404b5c:	bl	401ec0 <strcpy@plt>
  404b60:	add	x28, x28, x24
  404b64:	ldr	x0, [x22, #40]
  404b68:	add	x19, x27, x0
  404b6c:	sub	x21, x21, x0
  404b70:	sub	x21, x21, x23
  404b74:	ldrb	w0, [x19]
  404b78:	cbz	w0, 404bc0 <ferror@plt+0x2bc0>
  404b7c:	ldr	x1, [x22, #48]
  404b80:	mov	x0, x19
  404b84:	bl	406d10 <ferror@plt+0x4d10>
  404b88:	mov	x27, x0
  404b8c:	cbnz	x0, 404b14 <ferror@plt+0x2b14>
  404b90:	cmp	x21, x20
  404b94:	b.cs	404bfc <ferror@plt+0x2bfc>  // b.hs, b.nlast
  404b98:	mov	x1, x19
  404b9c:	add	x19, x19, x21
  404ba0:	mov	x0, x28
  404ba4:	mov	x2, x21
  404ba8:	bl	401f70 <strncpy@plt>
  404bac:	sub	x20, x20, x21
  404bb0:	ldrb	w0, [x19]
  404bb4:	add	x28, x28, x21
  404bb8:	mov	x21, #0x0                   	// #0
  404bbc:	cbnz	w0, 404b7c <ferror@plt+0x2b7c>
  404bc0:	ldp	x2, x1, [sp, #120]
  404bc4:	strb	wzr, [x28], #1
  404bc8:	ldr	w6, [sp, #140]
  404bcc:	mov	x0, x22
  404bd0:	ldp	x19, x20, [sp, #16]
  404bd4:	mov	x5, #0x0                   	// #0
  404bd8:	ldp	x21, x22, [sp, #32]
  404bdc:	sub	x3, x28, x2
  404be0:	ldp	x23, x24, [sp, #48]
  404be4:	mov	x4, #0x0                   	// #0
  404be8:	ldp	x25, x26, [sp, #64]
  404bec:	ldp	x27, x28, [sp, #80]
  404bf0:	ldp	x29, x30, [sp], #144
  404bf4:	b	404808 <ferror@plt+0x2808>
  404bf8:	mov	x19, x27
  404bfc:	ldrb	w0, [x19]
  404c00:	cbz	w0, 404bc0 <ferror@plt+0x2bc0>
  404c04:	mov	w2, #0x5                   	// #5
  404c08:	adrp	x1, 40e000 <ferror@plt+0xc000>
  404c0c:	mov	x0, #0x0                   	// #0
  404c10:	add	x1, x1, #0x3f0
  404c14:	bl	401f40 <dcgettext@plt>
  404c18:	mov	x2, x0
  404c1c:	mov	w1, #0x0                   	// #0
  404c20:	mov	w0, #0x1                   	// #1
  404c24:	bl	401b60 <error@plt>
  404c28:	mov	x23, x26
  404c2c:	b	404c88 <ferror@plt+0x2c88>
  404c30:	sub	x26, x0, x19
  404c34:	cmp	x26, x20
  404c38:	b.cs	404bfc <ferror@plt+0x2bfc>  // b.hs, b.nlast
  404c3c:	mov	x0, x28
  404c40:	mov	x1, x19
  404c44:	sub	x20, x20, x26
  404c48:	mov	x2, x26
  404c4c:	bl	401f70 <strncpy@plt>
  404c50:	add	x28, x28, x26
  404c54:	cmp	x23, x20
  404c58:	b.cs	404bf8 <ferror@plt+0x2bf8>  // b.hs, b.nlast
  404c5c:	mov	x0, x28
  404c60:	mov	x1, x25
  404c64:	bl	401ec0 <strcpy@plt>
  404c68:	sub	x20, x20, x23
  404c6c:	ldr	x19, [x22, #40]
  404c70:	add	x28, x28, x24
  404c74:	sub	x21, x21, x19
  404c78:	add	x19, x27, x19
  404c7c:	sub	x21, x21, x26
  404c80:	ldrb	w0, [x19]
  404c84:	cbz	w0, 404bc0 <ferror@plt+0x2bc0>
  404c88:	ldr	x1, [x22, #48]
  404c8c:	mov	x0, x19
  404c90:	bl	406d10 <ferror@plt+0x4d10>
  404c94:	mov	x27, x0
  404c98:	cbnz	x0, 404c30 <ferror@plt+0x2c30>
  404c9c:	cmp	x20, x21
  404ca0:	b.ls	404bfc <ferror@plt+0x2bfc>  // b.plast
  404ca4:	sub	x20, x20, x21
  404ca8:	mov	x1, x19
  404cac:	mov	x2, x21
  404cb0:	add	x19, x19, x21
  404cb4:	mov	x0, x28
  404cb8:	add	x28, x28, x21
  404cbc:	mov	x21, #0x0                   	// #0
  404cc0:	bl	401f70 <strncpy@plt>
  404cc4:	b	404c80 <ferror@plt+0x2c80>
  404cc8:	add	x0, x0, #0x1
  404ccc:	bl	40b878 <ferror@plt+0x9878>
  404cd0:	str	x0, [x26, #1176]
  404cd4:	str	x0, [sp, #120]
  404cd8:	b	404afc <ferror@plt+0x2afc>
  404cdc:	nop
  404ce0:	stp	x29, x30, [sp, #-96]!
  404ce4:	adrp	x2, 40e000 <ferror@plt+0xc000>
  404ce8:	mov	w6, #0x0                   	// #0
  404cec:	mov	x29, sp
  404cf0:	stp	x25, x26, [sp, #64]
  404cf4:	mov	x25, x1
  404cf8:	add	x2, x2, #0x388
  404cfc:	mov	x5, #0x0                   	// #0
  404d00:	mov	x4, #0x0                   	// #0
  404d04:	mov	x3, #0x0                   	// #0
  404d08:	stp	x19, x20, [sp, #16]
  404d0c:	stp	x21, x22, [sp, #32]
  404d10:	stp	x23, x24, [sp, #48]
  404d14:	stp	x27, x28, [sp, #80]
  404d18:	mov	x27, x0
  404d1c:	bl	404808 <ferror@plt+0x2808>
  404d20:	ldr	x0, [x25]
  404d24:	cbz	x0, 404ff8 <ferror@plt+0x2ff8>
  404d28:	ldr	x1, [x25, #8]
  404d2c:	add	x1, x1, x0, lsl #3
  404d30:	ldur	x1, [x1, #-8]
  404d34:	cbnz	x1, 404fd4 <ferror@plt+0x2fd4>
  404d38:	add	x0, x0, #0x1
  404d3c:	mov	x28, #0x0                   	// #0
  404d40:	mov	x23, #0x1                   	// #1
  404d44:	lsl	x0, x0, #3
  404d48:	bl	40b878 <ferror@plt+0x9878>
  404d4c:	ldr	x4, [x25]
  404d50:	mov	x26, x0
  404d54:	ldr	x20, [x27, #56]
  404d58:	add	x24, x0, #0xf
  404d5c:	sub	x22, x0, #0x8
  404d60:	mov	x21, x4
  404d64:	nop
  404d68:	cbz	x20, 404f80 <ferror@plt+0x2f80>
  404d6c:	ldr	x2, [x25, #8]
  404d70:	sub	x0, x20, #0x1
  404d74:	sub	x1, x24, x2
  404d78:	cmp	x1, #0x1e
  404d7c:	ccmp	x0, #0x9, #0x0, hi  // hi = pmore
  404d80:	b.ls	404f5c <ferror@plt+0x2f5c>  // b.plast
  404d84:	lsr	x3, x20, #1
  404d88:	mov	x1, #0x0                   	// #0
  404d8c:	lsl	x3, x3, #4
  404d90:	ldr	q0, [x2, x1]
  404d94:	str	q0, [x26, x1]
  404d98:	add	x1, x1, #0x10
  404d9c:	cmp	x3, x1
  404da0:	b.ne	404d90 <ferror@plt+0x2d90>  // b.any
  404da4:	and	x0, x20, #0xfffffffffffffffe
  404da8:	tbz	w20, #0, 404db4 <ferror@plt+0x2db4>
  404dac:	ldr	x1, [x2, x0, lsl #3]
  404db0:	str	x1, [x26, x0, lsl #3]
  404db4:	add	x3, x28, x20
  404db8:	mov	x1, x20
  404dbc:	cmp	x21, x1
  404dc0:	mov	x19, x1
  404dc4:	ccmp	x3, x4, #0x2, hi  // hi = pmore
  404dc8:	b.cs	404e10 <ferror@plt+0x2e10>  // b.hs, b.nlast
  404dcc:	neg	x2, x1, lsl #3
  404dd0:	mov	x19, x1
  404dd4:	ldr	x0, [x25, #8]
  404dd8:	add	x2, x2, x3, lsl #3
  404ddc:	sub	x2, x2, #0x8
  404de0:	add	x2, x0, x2
  404de4:	nop
  404de8:	add	x19, x19, #0x1
  404dec:	add	x0, x3, x19
  404df0:	sub	x0, x0, x1
  404df4:	ldr	x5, [x2, x19, lsl #3]
  404df8:	str	x5, [x22, x19, lsl #3]
  404dfc:	cmp	x0, x4
  404e00:	ccmp	x21, x19, #0x0, cc  // cc = lo, ul, last
  404e04:	b.hi	404de8 <ferror@plt+0x2de8>  // b.pmore
  404e08:	cmp	x19, x20
  404e0c:	b.cc	404f8c <ferror@plt+0x2f8c>  // b.lo, b.ul, b.last
  404e10:	ldr	x1, [x25, #48]
  404e14:	str	xzr, [x26, x19, lsl #3]
  404e18:	ldr	x4, [x27, #64]
  404e1c:	mov	x3, x26
  404e20:	mov	w2, w19
  404e24:	mov	x0, x27
  404e28:	blr	x4
  404e2c:	cbnz	w0, 404eec <ferror@plt+0x2eec>
  404e30:	ldr	x2, [x27, #56]
  404e34:	add	x3, x2, #0x1
  404e38:	cmp	x3, x21
  404e3c:	b.cs	404fb0 <ferror@plt+0x2fb0>  // b.hs, b.nlast
  404e40:	ldr	x0, [x25, #72]
  404e44:	mov	x20, x2
  404e48:	cmp	x0, #0x0
  404e4c:	ccmp	x21, x0, #0x0, ne  // ne = any
  404e50:	b.cs	404e60 <ferror@plt+0x2e60>  // b.hs, b.nlast
  404e54:	str	x21, [x25, #72]
  404e58:	mov	x0, x21
  404e5c:	ldr	x20, [x27, #56]
  404e60:	ldr	x1, [x25, #64]
  404e64:	cbz	x1, 404ee4 <ferror@plt+0x2ee4>
  404e68:	cmp	x1, x0
  404e6c:	b.cs	404ee4 <ferror@plt+0x2ee4>  // b.hs, b.nlast
  404e70:	sub	x0, x0, x1
  404e74:	sub	x1, x21, #0x1
  404e78:	cmp	x0, #0x1
  404e7c:	sub	x0, x21, x0, lsr #1
  404e80:	csel	x21, x1, x0, eq  // eq = none
  404e84:	cbz	x2, 404e90 <ferror@plt+0x2e90>
  404e88:	cmp	x21, x3
  404e8c:	csel	x21, x21, x3, cs  // cs = hs, nlast
  404e90:	cmp	x21, #0x0
  404e94:	csel	x21, x21, x23, ne  // ne = any
  404e98:	ldr	x4, [x25]
  404e9c:	add	x0, x28, #0x1
  404ea0:	sub	x1, x4, x20
  404ea4:	cmp	x0, x1
  404ea8:	b.cc	404d68 <ferror@plt+0x2d68>  // b.lo, b.ul, b.last
  404eac:	mov	x0, x26
  404eb0:	bl	401e60 <free@plt>
  404eb4:	movi	d0, #0xffffffff00000000
  404eb8:	ldr	x0, [x25, #40]
  404ebc:	ldp	x21, x22, [sp, #32]
  404ec0:	ldp	x23, x24, [sp, #48]
  404ec4:	ldp	x27, x28, [sp, #80]
  404ec8:	str	x20, [x25]
  404ecc:	str	x0, [x25, #32]
  404ed0:	str	d0, [x25, #56]
  404ed4:	ldp	x19, x20, [sp, #16]
  404ed8:	ldp	x25, x26, [sp, #64]
  404edc:	ldp	x29, x30, [sp], #96
  404ee0:	ret
  404ee4:	lsr	x21, x21, #1
  404ee8:	b	404e84 <ferror@plt+0x2e84>
  404eec:	ldr	x0, [x27, #56]
  404ef0:	ldr	x1, [x25, #64]
  404ef4:	mov	x20, x0
  404ef8:	cmp	x21, x1
  404efc:	b.ls	404f0c <ferror@plt+0x2f0c>  // b.plast
  404f00:	str	x21, [x25, #64]
  404f04:	mov	x1, x21
  404f08:	ldr	x20, [x27, #56]
  404f0c:	cbz	x1, 404f50 <ferror@plt+0x2f50>
  404f10:	ldr	x2, [x25, #72]
  404f14:	cmp	x2, x1
  404f18:	b.ls	404f50 <ferror@plt+0x2f50>  // b.plast
  404f1c:	sub	x1, x2, x1
  404f20:	cmp	x1, #0x1
  404f24:	add	x1, x21, x1, lsr #1
  404f28:	csinc	x21, x1, x21, ne  // ne = any
  404f2c:	cbz	x0, 404f3c <ferror@plt+0x2f3c>
  404f30:	add	x0, x0, #0x1
  404f34:	cmp	x21, x0
  404f38:	csel	x21, x21, x0, cs  // cs = hs, nlast
  404f3c:	cmp	x21, #0x0
  404f40:	add	x28, x28, x19
  404f44:	csel	x21, x21, x23, ne  // ne = any
  404f48:	sub	x28, x28, x20
  404f4c:	b	404e98 <ferror@plt+0x2e98>
  404f50:	cmn	x21, #0x1
  404f54:	cinc	x21, x21, ne  // ne = any
  404f58:	b	404f2c <ferror@plt+0x2f2c>
  404f5c:	lsl	x3, x20, #3
  404f60:	mov	x1, #0x0                   	// #0
  404f64:	nop
  404f68:	ldr	x0, [x2, x1]
  404f6c:	str	x0, [x26, x1]
  404f70:	add	x1, x1, #0x8
  404f74:	cmp	x3, x1
  404f78:	b.ne	404f68 <ferror@plt+0x2f68>  // b.any
  404f7c:	b	404db4 <ferror@plt+0x2db4>
  404f80:	mov	x3, x28
  404f84:	mov	x1, #0x0                   	// #0
  404f88:	b	404dbc <ferror@plt+0x2dbc>
  404f8c:	adrp	x3, 40e000 <ferror@plt+0xc000>
  404f90:	add	x3, x3, #0x538
  404f94:	adrp	x1, 40e000 <ferror@plt+0xc000>
  404f98:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404f9c:	add	x3, x3, #0x20
  404fa0:	add	x1, x1, #0x368
  404fa4:	add	x0, x0, #0x450
  404fa8:	mov	w2, #0xf2                  	// #242
  404fac:	bl	401fa0 <__assert_fail@plt>
  404fb0:	mov	w2, #0x5                   	// #5
  404fb4:	adrp	x1, 40e000 <ferror@plt+0xc000>
  404fb8:	mov	x0, #0x0                   	// #0
  404fbc:	add	x1, x1, #0x470
  404fc0:	bl	401f40 <dcgettext@plt>
  404fc4:	mov	x2, x0
  404fc8:	mov	w1, #0x0                   	// #0
  404fcc:	mov	w0, #0x1                   	// #1
  404fd0:	bl	401b60 <error@plt>
  404fd4:	adrp	x3, 40e000 <ferror@plt+0xc000>
  404fd8:	add	x3, x3, #0x538
  404fdc:	adrp	x1, 40e000 <ferror@plt+0xc000>
  404fe0:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404fe4:	add	x3, x3, #0x10
  404fe8:	add	x1, x1, #0x368
  404fec:	add	x0, x0, #0x420
  404ff0:	mov	w2, #0x106                 	// #262
  404ff4:	bl	401fa0 <__assert_fail@plt>
  404ff8:	adrp	x3, 40e000 <ferror@plt+0xc000>
  404ffc:	add	x3, x3, #0x538
  405000:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405004:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405008:	add	x3, x3, #0x10
  40500c:	add	x1, x1, #0x368
  405010:	add	x0, x0, #0x408
  405014:	mov	w2, #0x105                 	// #261
  405018:	bl	401fa0 <__assert_fail@plt>
  40501c:	nop
  405020:	stp	x29, x30, [sp, #-16]!
  405024:	mov	w0, #0x0                   	// #0
  405028:	mov	x29, sp
  40502c:	bl	401f30 <sysconf@plt>
  405030:	cmp	x0, #0x0
  405034:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  405038:	csel	x0, x0, x1, gt
  40503c:	ldp	x29, x30, [sp], #16
  405040:	ret
  405044:	nop
  405048:	stp	x29, x30, [sp, #-32]!
  40504c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405050:	mov	x29, sp
  405054:	stp	x19, x20, [sp, #16]
  405058:	mov	x20, #0x0                   	// #0
  40505c:	ldr	x19, [x0, #832]
  405060:	ldr	x0, [x19]
  405064:	cbz	x0, 405080 <ferror@plt+0x3080>
  405068:	bl	401b30 <strlen@plt>
  40506c:	mov	x1, x0
  405070:	ldr	x0, [x19, #8]!
  405074:	add	x1, x1, #0x1
  405078:	add	x20, x20, x1
  40507c:	cbnz	x0, 405068 <ferror@plt+0x3068>
  405080:	mov	x0, x20
  405084:	ldp	x19, x20, [sp, #16]
  405088:	ldp	x29, x30, [sp], #32
  40508c:	ret
  405090:	stp	x29, x30, [sp, #-48]!
  405094:	adrp	x2, 422000 <ferror@plt+0x20000>
  405098:	mov	x29, sp
  40509c:	stp	x21, x22, [sp, #32]
  4050a0:	mov	x21, x1
  4050a4:	ldr	x22, [x2, #832]
  4050a8:	stp	x19, x20, [sp, #16]
  4050ac:	mov	x19, x0
  4050b0:	ldr	x2, [x22]
  4050b4:	cbz	x2, 405180 <ferror@plt+0x3180>
  4050b8:	mov	x20, #0x0                   	// #0
  4050bc:	nop
  4050c0:	mov	x0, x2
  4050c4:	bl	401b30 <strlen@plt>
  4050c8:	ldr	x2, [x22, #8]!
  4050cc:	add	x0, x0, #0x1
  4050d0:	add	x20, x20, x0
  4050d4:	cbnz	x2, 4050c0 <ferror@plt+0x30c0>
  4050d8:	mov	x0, #0x1000                	// #4096
  4050dc:	str	x0, [x19, #16]
  4050e0:	mov	w0, #0x0                   	// #0
  4050e4:	bl	401f30 <sysconf@plt>
  4050e8:	cmp	x0, #0x0
  4050ec:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4050f0:	csel	x0, x0, x1, gt
  4050f4:	str	wzr, [x19]
  4050f8:	cmp	x20, x0
  4050fc:	str	x0, [x19, #8]
  405100:	b.hi	405158 <ferror@plt+0x3158>  // b.pmore
  405104:	add	x1, x21, x20
  405108:	cmp	x0, x1
  40510c:	b.ls	40516c <ferror@plt+0x316c>  // b.plast
  405110:	sub	x1, x0, x21
  405114:	sub	x1, x1, x20
  405118:	str	x1, [x19, #8]
  40511c:	lsr	x0, x1, #3
  405120:	sub	x0, x0, #0x2
  405124:	str	x0, [x19, #32]
  405128:	cbz	x0, 4051cc <ferror@plt+0x31cc>
  40512c:	adrp	x2, 404000 <ferror@plt+0x2000>
  405130:	add	x2, x2, #0x7b8
  405134:	str	x1, [x19, #24]
  405138:	mov	w0, #0x0                   	// #0
  40513c:	stp	xzr, xzr, [x19, #40]
  405140:	stp	xzr, x2, [x19, #56]
  405144:	stp	xzr, xzr, [x19, #72]
  405148:	ldp	x19, x20, [sp, #16]
  40514c:	ldp	x21, x22, [sp, #32]
  405150:	ldp	x29, x30, [sp], #48
  405154:	ret
  405158:	mov	w0, #0x1                   	// #1
  40515c:	ldp	x19, x20, [sp, #16]
  405160:	ldp	x21, x22, [sp, #32]
  405164:	ldp	x29, x30, [sp], #48
  405168:	ret
  40516c:	mov	w0, #0x2                   	// #2
  405170:	ldp	x19, x20, [sp, #16]
  405174:	ldp	x21, x22, [sp, #32]
  405178:	ldp	x29, x30, [sp], #48
  40517c:	ret
  405180:	mov	x0, #0x1000                	// #4096
  405184:	str	x0, [x19, #16]
  405188:	mov	w0, #0x0                   	// #0
  40518c:	bl	401f30 <sysconf@plt>
  405190:	mov	x2, x0
  405194:	cmp	x0, #0x0
  405198:	b.gt	4051b4 <ferror@plt+0x31b4>
  40519c:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4051a0:	mov	x20, #0x0                   	// #0
  4051a4:	mov	x0, x1
  4051a8:	str	wzr, [x19]
  4051ac:	str	x1, [x19, #8]
  4051b0:	b	405104 <ferror@plt+0x3104>
  4051b4:	mov	x0, x2
  4051b8:	mov	x1, x21
  4051bc:	mov	x20, #0x0                   	// #0
  4051c0:	str	wzr, [x19]
  4051c4:	str	x2, [x19, #8]
  4051c8:	b	405108 <ferror@plt+0x3108>
  4051cc:	adrp	x3, 40e000 <ferror@plt+0xc000>
  4051d0:	add	x3, x3, #0x538
  4051d4:	adrp	x1, 40e000 <ferror@plt+0xc000>
  4051d8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4051dc:	add	x3, x3, #0x30
  4051e0:	add	x1, x1, #0x368
  4051e4:	add	x0, x0, #0x4a8
  4051e8:	mov	w2, #0x206                 	// #518
  4051ec:	bl	401fa0 <__assert_fail@plt>
  4051f0:	ldr	x1, [x0, #8]
  4051f4:	mov	x2, #0x1ffff               	// #131071
  4051f8:	cmp	x1, x2
  4051fc:	b.ls	405210 <ferror@plt+0x3210>  // b.plast
  405200:	ldr	x1, [x0, #16]
  405204:	mov	x2, #0x20000               	// #131072
  405208:	cmp	x1, x2
  40520c:	csel	x1, x1, x2, hi  // hi = pmore
  405210:	str	x1, [x0, #24]
  405214:	ret
  405218:	movi	v0.4s, #0x0
  40521c:	stp	x29, x30, [sp, #-32]!
  405220:	mov	x29, sp
  405224:	stp	x19, x20, [sp, #16]
  405228:	mov	x19, x1
  40522c:	mov	x1, #0x7ffffffffffff800    	// #9223372036854773760
  405230:	str	q0, [x19, #64]
  405234:	ldr	x0, [x0, #24]
  405238:	str	xzr, [x19]
  40523c:	stp	xzr, xzr, [x19, #8]
  405240:	cmp	x0, x1
  405244:	str	xzr, [x19, #32]
  405248:	b.cs	405278 <ferror@plt+0x3278>  // b.hs, b.nlast
  40524c:	mov	x20, x2
  405250:	add	x0, x0, #0x1
  405254:	bl	40b878 <ferror@plt+0x9878>
  405258:	str	x0, [x19, #24]
  40525c:	movi	v0.4s, #0x0
  405260:	mov	x1, #0xffffffff00000000    	// #-4294967296
  405264:	stp	x20, x1, [x19, #48]
  405268:	str	q0, [x19, #32]
  40526c:	ldp	x19, x20, [sp, #16]
  405270:	ldp	x29, x30, [sp], #32
  405274:	ret
  405278:	adrp	x3, 40e000 <ferror@plt+0xc000>
  40527c:	add	x3, x3, #0x538
  405280:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405284:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405288:	add	x3, x3, #0x48
  40528c:	add	x1, x1, #0x368
  405290:	add	x0, x0, #0x4c0
  405294:	mov	w2, #0x23c                 	// #572
  405298:	bl	401fa0 <__assert_fail@plt>
  40529c:	nop
  4052a0:	movi	d0, #0xffffffff00000000
  4052a4:	ldr	x0, [x0, #56]
  4052a8:	str	x0, [x1]
  4052ac:	ldr	x0, [x1, #40]
  4052b0:	str	x0, [x1, #32]
  4052b4:	str	d0, [x1, #56]
  4052b8:	ret
  4052bc:	nop
  4052c0:	stp	x29, x30, [sp, #-64]!
  4052c4:	mov	x29, sp
  4052c8:	str	x21, [sp, #32]
  4052cc:	mov	x21, x0
  4052d0:	ldr	x0, [x0]
  4052d4:	stp	x19, x20, [sp, #16]
  4052d8:	mov	x19, #0x0                   	// #0
  4052dc:	mov	x20, #0x0                   	// #0
  4052e0:	cbz	x0, 4052fc <ferror@plt+0x32fc>
  4052e4:	nop
  4052e8:	add	x19, x19, #0x1
  4052ec:	bl	401b30 <strlen@plt>
  4052f0:	add	x20, x20, x0
  4052f4:	ldr	x0, [x21, x19, lsl #3]
  4052f8:	cbnz	x0, 4052e8 <ferror@plt+0x32e8>
  4052fc:	adrp	x21, 40e000 <ferror@plt+0xc000>
  405300:	add	x21, x21, #0x4e8
  405304:	mov	x0, x21
  405308:	bl	401fc0 <getenv@plt>
  40530c:	cbz	x0, 405334 <ferror@plt+0x3334>
  405310:	add	x3, sp, #0x38
  405314:	add	x1, sp, #0x30
  405318:	mov	x4, #0x0                   	// #0
  40531c:	mov	w2, #0xa                   	// #10
  405320:	bl	40ba88 <ferror@plt+0x9a88>
  405324:	cbnz	w0, 4053ac <ferror@plt+0x33ac>
  405328:	ldr	x0, [sp, #56]
  40532c:	cmp	x19, x0
  405330:	b.hi	40537c <ferror@plt+0x337c>  // b.pmore
  405334:	adrp	x19, 40e000 <ferror@plt+0xc000>
  405338:	add	x19, x19, #0x510
  40533c:	mov	x0, x19
  405340:	bl	401fc0 <getenv@plt>
  405344:	cbz	x0, 405390 <ferror@plt+0x3390>
  405348:	add	x3, sp, #0x38
  40534c:	add	x1, sp, #0x30
  405350:	mov	x4, #0x0                   	// #0
  405354:	mov	w2, #0xa                   	// #10
  405358:	bl	40ba88 <ferror@plt+0x9a88>
  40535c:	cbnz	w0, 4053a4 <ferror@plt+0x33a4>
  405360:	ldr	x0, [sp, #56]
  405364:	ldr	x21, [sp, #32]
  405368:	cmp	x20, x0
  40536c:	cset	w0, hi  // hi = pmore
  405370:	ldp	x19, x20, [sp, #16]
  405374:	ldp	x29, x30, [sp], #64
  405378:	ret
  40537c:	mov	w0, #0x1                   	// #1
  405380:	ldp	x19, x20, [sp, #16]
  405384:	ldr	x21, [sp, #32]
  405388:	ldp	x29, x30, [sp], #64
  40538c:	ret
  405390:	mov	w0, #0x0                   	// #0
  405394:	ldp	x19, x20, [sp, #16]
  405398:	ldr	x21, [sp, #32]
  40539c:	ldp	x29, x30, [sp], #64
  4053a0:	ret
  4053a4:	mov	x0, x19
  4053a8:	bl	4047c0 <ferror@plt+0x27c0>
  4053ac:	mov	x0, x21
  4053b0:	bl	4047c0 <ferror@plt+0x27c0>
  4053b4:	nop
  4053b8:	stp	x29, x30, [sp, #-64]!
  4053bc:	mov	x29, sp
  4053c0:	str	x23, [sp, #48]
  4053c4:	adrp	x23, 40e000 <ferror@plt+0xc000>
  4053c8:	add	x23, x23, #0x590
  4053cc:	stp	x19, x20, [sp, #16]
  4053d0:	mov	x0, x23
  4053d4:	bl	406248 <ferror@plt+0x4248>
  4053d8:	cbz	x0, 4054d8 <ferror@plt+0x34d8>
  4053dc:	mov	x20, x0
  4053e0:	stp	x21, x22, [sp, #32]
  4053e4:	bl	401fb0 <__errno_location@plt>
  4053e8:	mov	x21, x0
  4053ec:	mov	w22, #0x0                   	// #0
  4053f0:	mov	w19, #0xffffffff            	// #-1
  4053f4:	str	wzr, [x21]
  4053f8:	mov	x0, x20
  4053fc:	bl	401d20 <readdir@plt>
  405400:	mov	x2, x0
  405404:	mov	w1, #0x0                   	// #0
  405408:	add	x0, x0, #0x13
  40540c:	cbz	x2, 40545c <ferror@plt+0x345c>
  405410:	ldrb	w3, [x2, #19]
  405414:	cmp	w3, #0x2e
  405418:	b.ne	405430 <ferror@plt+0x3430>  // b.any
  40541c:	ldrb	w3, [x2, #20]
  405420:	cbz	w3, 4053f4 <ferror@plt+0x33f4>
  405424:	ldrh	w2, [x2, #20]
  405428:	cmp	w2, #0x2e
  40542c:	b.eq	4053f4 <ferror@plt+0x33f4>  // b.none
  405430:	bl	405c00 <ferror@plt+0x3c00>
  405434:	cmp	w19, w0
  405438:	str	wzr, [x21]
  40543c:	csel	w19, w19, w0, ge  // ge = tcont
  405440:	mov	x0, x20
  405444:	mov	w22, #0x1                   	// #1
  405448:	bl	401d20 <readdir@plt>
  40544c:	mov	x2, x0
  405450:	mov	w1, #0x0                   	// #0
  405454:	add	x0, x0, #0x13
  405458:	cbnz	x2, 405410 <ferror@plt+0x3410>
  40545c:	ldr	w21, [x21]
  405460:	cbnz	w21, 405488 <ferror@plt+0x3488>
  405464:	mov	x0, x20
  405468:	bl	401d50 <closedir@plt>
  40546c:	cbz	w22, 4054d4 <ferror@plt+0x34d4>
  405470:	ldp	x21, x22, [sp, #32]
  405474:	mov	w0, w19
  405478:	ldp	x19, x20, [sp, #16]
  40547c:	ldr	x23, [sp, #48]
  405480:	ldp	x29, x30, [sp], #64
  405484:	ret
  405488:	mov	x2, x23
  40548c:	mov	w1, #0x8                   	// #8
  405490:	mov	w0, #0x0                   	// #0
  405494:	bl	409940 <ferror@plt+0x7940>
  405498:	mov	w1, w21
  40549c:	mov	x3, x0
  4054a0:	adrp	x2, 40e000 <ferror@plt+0xc000>
  4054a4:	add	x2, x2, #0x700
  4054a8:	mov	w0, #0x0                   	// #0
  4054ac:	bl	401b60 <error@plt>
  4054b0:	mov	x0, x20
  4054b4:	mov	w19, #0xffffffff            	// #-1
  4054b8:	bl	401d50 <closedir@plt>
  4054bc:	mov	w0, w19
  4054c0:	ldp	x19, x20, [sp, #16]
  4054c4:	ldp	x21, x22, [sp, #32]
  4054c8:	ldr	x23, [sp, #48]
  4054cc:	ldp	x29, x30, [sp], #64
  4054d0:	ret
  4054d4:	ldp	x21, x22, [sp, #32]
  4054d8:	mov	w19, #0xffffffff            	// #-1
  4054dc:	b	405474 <ferror@plt+0x3474>
  4054e0:	stp	x29, x30, [sp, #-48]!
  4054e4:	mov	x29, sp
  4054e8:	stp	x19, x20, [sp, #16]
  4054ec:	mov	x19, x1
  4054f0:	mov	w20, w0
  4054f4:	mov	w1, #0x1                   	// #1
  4054f8:	str	x21, [sp, #32]
  4054fc:	mov	w21, #0x0                   	// #0
  405500:	bl	40bf38 <ferror@plt+0x9f38>
  405504:	tbz	w0, #0, 40551c <ferror@plt+0x351c>
  405508:	mov	w0, w21
  40550c:	ldp	x19, x20, [sp, #16]
  405510:	ldr	x21, [sp, #32]
  405514:	ldp	x29, x30, [sp], #48
  405518:	ret
  40551c:	and	w21, w0, #0x1
  405520:	add	x2, x19, #0x10
  405524:	ldp	x0, x1, [x19]
  405528:	add	x1, x1, #0x1
  40552c:	lsl	x1, x1, #2
  405530:	bl	405db8 <ferror@plt+0x3db8>
  405534:	cbz	x0, 405560 <ferror@plt+0x3560>
  405538:	ldr	x1, [x19, #8]
  40553c:	str	x0, [x19]
  405540:	add	x2, x1, #0x1
  405544:	str	w20, [x0, x1, lsl #2]
  405548:	mov	w0, w21
  40554c:	str	x2, [x19, #8]
  405550:	ldp	x19, x20, [sp, #16]
  405554:	ldr	x21, [sp, #32]
  405558:	ldp	x29, x30, [sp], #48
  40555c:	ret
  405560:	mov	w21, #0xffffffff            	// #-1
  405564:	b	405508 <ferror@plt+0x3508>
  405568:	stp	x29, x30, [sp, #-32]!
  40556c:	mov	x29, sp
  405570:	stp	x19, x20, [sp, #16]
  405574:	mov	x19, x1
  405578:	mov	w20, w0
  40557c:	mov	w1, #0x1                   	// #1
  405580:	bl	40bf38 <ferror@plt+0x9f38>
  405584:	tbnz	w0, #0, 4055bc <ferror@plt+0x35bc>
  405588:	ldp	x0, x2, [x19, #8]
  40558c:	cmp	x2, x0
  405590:	b.cs	4055cc <ferror@plt+0x35cc>  // b.hs, b.nlast
  405594:	ldr	x3, [x19]
  405598:	b	4055a8 <ferror@plt+0x35a8>
  40559c:	str	x2, [x19, #16]
  4055a0:	cmp	x2, x0
  4055a4:	b.eq	4055cc <ferror@plt+0x35cc>  // b.none
  4055a8:	ldr	w1, [x3, x2, lsl #2]
  4055ac:	add	x2, x2, #0x1
  4055b0:	cmp	w20, w1
  4055b4:	b.gt	40559c <ferror@plt+0x359c>
  4055b8:	b.ne	4055cc <ferror@plt+0x35cc>  // b.any
  4055bc:	mov	w0, #0x0                   	// #0
  4055c0:	ldp	x19, x20, [sp, #16]
  4055c4:	ldp	x29, x30, [sp], #32
  4055c8:	ret
  4055cc:	str	w20, [x19, #24]
  4055d0:	mov	w0, #0xffffffff            	// #-1
  4055d4:	ldp	x19, x20, [sp, #16]
  4055d8:	ldp	x29, x30, [sp], #32
  4055dc:	ret
  4055e0:	cmp	w0, #0x0
  4055e4:	b.le	405710 <ferror@plt+0x3710>
  4055e8:	sub	sp, sp, #0x260
  4055ec:	mov	w2, #0x0                   	// #0
  4055f0:	stp	x29, x30, [sp]
  4055f4:	mov	x29, sp
  4055f8:	stp	x21, x22, [sp, #32]
  4055fc:	mov	w22, w0
  405600:	mov	w21, #0x5                   	// #5
  405604:	stp	x23, x24, [sp, #48]
  405608:	add	x24, sp, #0x68
  40560c:	mov	w23, #0x40                  	// #64
  405610:	stp	x25, x26, [sp, #64]
  405614:	mov	x26, x1
  405618:	stp	x19, x20, [sp, #16]
  40561c:	str	x27, [sp, #80]
  405620:	sub	w27, w22, w2
  405624:	add	x19, sp, #0x60
  405628:	cmp	w27, #0x40
  40562c:	mov	x3, x19
  405630:	csel	w27, w27, w23, le
  405634:	add	w25, w2, w27
  405638:	strh	w21, [x3, #4]
  40563c:	strh	wzr, [x3, #6]
  405640:	str	w2, [x3], #8
  405644:	add	w2, w2, #0x1
  405648:	cmp	w2, w25
  40564c:	b.ne	405638 <ferror@plt+0x3638>  // b.any
  405650:	sxtw	x1, w27
  405654:	add	x0, sp, #0x60
  405658:	mov	w2, #0x0                   	// #0
  40565c:	bl	401ca0 <poll@plt>
  405660:	cmn	w0, #0x1
  405664:	b.eq	4056f0 <ferror@plt+0x36f0>  // b.none
  405668:	sub	w27, w27, #0x1
  40566c:	add	x27, x24, w27, uxtw #3
  405670:	ldrsh	w0, [x19, #6]
  405674:	cmp	w0, #0x20
  405678:	b.eq	4056c8 <ferror@plt+0x36c8>  // b.none
  40567c:	ldr	w20, [x19]
  405680:	mov	w1, #0x1                   	// #1
  405684:	mov	w0, w20
  405688:	bl	40bf38 <ferror@plt+0x9f38>
  40568c:	tbnz	w0, #0, 4056c8 <ferror@plt+0x36c8>
  405690:	ldp	x1, x2, [x26, #8]
  405694:	cmp	x1, x2
  405698:	b.ls	4056e8 <ferror@plt+0x36e8>  // b.plast
  40569c:	ldr	x3, [x26]
  4056a0:	b	4056b0 <ferror@plt+0x36b0>
  4056a4:	str	x2, [x26, #16]
  4056a8:	cmp	x2, x1
  4056ac:	b.eq	4056e8 <ferror@plt+0x36e8>  // b.none
  4056b0:	ldr	w0, [x3, x2, lsl #2]
  4056b4:	add	x2, x2, #0x1
  4056b8:	cmp	w20, w0
  4056bc:	b.gt	4056a4 <ferror@plt+0x36a4>
  4056c0:	b.ne	4056e8 <ferror@plt+0x36e8>  // b.any
  4056c4:	nop
  4056c8:	add	x19, x19, #0x8
  4056cc:	cmp	x19, x27
  4056d0:	b.ne	405670 <ferror@plt+0x3670>  // b.any
  4056d4:	mov	w2, w25
  4056d8:	cmp	w22, w25
  4056dc:	b.gt	405620 <ferror@plt+0x3620>
  4056e0:	mov	w0, #0x0                   	// #0
  4056e4:	b	4056f0 <ferror@plt+0x36f0>
  4056e8:	mov	w0, #0xffffffff            	// #-1
  4056ec:	str	w20, [x26, #24]
  4056f0:	ldp	x29, x30, [sp]
  4056f4:	ldp	x19, x20, [sp, #16]
  4056f8:	ldp	x21, x22, [sp, #32]
  4056fc:	ldp	x23, x24, [sp, #48]
  405700:	ldp	x25, x26, [sp, #64]
  405704:	ldr	x27, [sp, #80]
  405708:	add	sp, sp, #0x260
  40570c:	ret
  405710:	mov	w0, #0x0                   	// #0
  405714:	ret
  405718:	cmp	w0, #0x0
  40571c:	b.le	40585c <ferror@plt+0x385c>
  405720:	sub	sp, sp, #0x260
  405724:	mov	w2, #0x0                   	// #0
  405728:	stp	x29, x30, [sp]
  40572c:	mov	x29, sp
  405730:	stp	x21, x22, [sp, #32]
  405734:	mov	w22, w0
  405738:	add	x21, x1, #0x10
  40573c:	stp	x23, x24, [sp, #48]
  405740:	add	x24, sp, #0x68
  405744:	mov	w23, #0x40                  	// #64
  405748:	stp	x27, x28, [sp, #80]
  40574c:	mov	x27, x1
  405750:	stp	x19, x20, [sp, #16]
  405754:	mov	w20, #0x5                   	// #5
  405758:	stp	x25, x26, [sp, #64]
  40575c:	sub	w26, w22, w2
  405760:	cmp	w26, #0x40
  405764:	add	x19, sp, #0x60
  405768:	csel	w26, w26, w23, le
  40576c:	mov	x3, x19
  405770:	add	w25, w2, w26
  405774:	nop
  405778:	strh	w20, [x3, #4]
  40577c:	strh	wzr, [x3, #6]
  405780:	str	w2, [x3], #8
  405784:	add	w2, w2, #0x1
  405788:	cmp	w2, w25
  40578c:	b.ne	405778 <ferror@plt+0x3778>  // b.any
  405790:	sxtw	x1, w26
  405794:	add	x0, sp, #0x60
  405798:	mov	w2, #0x0                   	// #0
  40579c:	bl	401ca0 <poll@plt>
  4057a0:	cmn	w0, #0x1
  4057a4:	b.eq	405838 <ferror@plt+0x3838>  // b.none
  4057a8:	sub	w26, w26, #0x1
  4057ac:	add	x26, x24, w26, uxtw #3
  4057b0:	ldrsh	w2, [x19, #6]
  4057b4:	mov	w1, #0x1                   	// #1
  4057b8:	cmp	w2, #0x20
  4057bc:	b.eq	4057fc <ferror@plt+0x37fc>  // b.none
  4057c0:	ldr	w28, [x19]
  4057c4:	mov	w0, w28
  4057c8:	bl	40bf38 <ferror@plt+0x9f38>
  4057cc:	mov	x2, x21
  4057d0:	tbnz	w0, #0, 4057fc <ferror@plt+0x37fc>
  4057d4:	ldp	x0, x1, [x27]
  4057d8:	add	x1, x1, #0x1
  4057dc:	lsl	x1, x1, #2
  4057e0:	bl	405db8 <ferror@plt+0x3db8>
  4057e4:	cbz	x0, 405838 <ferror@plt+0x3838>
  4057e8:	ldr	x1, [x27, #8]
  4057ec:	str	x0, [x27]
  4057f0:	add	x2, x1, #0x1
  4057f4:	str	w28, [x0, x1, lsl #2]
  4057f8:	str	x2, [x27, #8]
  4057fc:	add	x19, x19, #0x8
  405800:	cmp	x19, x26
  405804:	b.ne	4057b0 <ferror@plt+0x37b0>  // b.any
  405808:	mov	w2, w25
  40580c:	cmp	w22, w25
  405810:	b.gt	40575c <ferror@plt+0x375c>
  405814:	mov	w0, #0x0                   	// #0
  405818:	ldp	x29, x30, [sp]
  40581c:	ldp	x19, x20, [sp, #16]
  405820:	ldp	x21, x22, [sp, #32]
  405824:	ldp	x23, x24, [sp, #48]
  405828:	ldp	x25, x26, [sp, #64]
  40582c:	ldp	x27, x28, [sp, #80]
  405830:	add	sp, sp, #0x260
  405834:	ret
  405838:	mov	w0, #0xffffffff            	// #-1
  40583c:	ldp	x29, x30, [sp]
  405840:	ldp	x19, x20, [sp, #16]
  405844:	ldp	x21, x22, [sp, #32]
  405848:	ldp	x23, x24, [sp, #48]
  40584c:	ldp	x25, x26, [sp, #64]
  405850:	ldp	x27, x28, [sp, #80]
  405854:	add	sp, sp, #0x260
  405858:	ret
  40585c:	mov	w0, #0x0                   	// #0
  405860:	ret
  405864:	nop
  405868:	stp	x29, x30, [sp, #-64]!
  40586c:	mov	x29, sp
  405870:	bl	4053b8 <ferror@plt+0x33b8>
  405874:	mov	w2, w0
  405878:	tbnz	w0, #31, 4058b8 <ferror@plt+0x38b8>
  40587c:	mov	w0, #0x7fffffff            	// #2147483647
  405880:	cmp	w2, w0
  405884:	add	x1, sp, #0x20
  405888:	cinc	w0, w2, ne  // ne = any
  40588c:	str	xzr, [sp, #32]
  405890:	stp	xzr, xzr, [sp, #40]
  405894:	bl	405718 <ferror@plt+0x3718>
  405898:	adrp	x0, 422000 <ferror@plt+0x20000>
  40589c:	add	x1, x0, #0x4a0
  4058a0:	ldr	x2, [sp, #32]
  4058a4:	str	x2, [x0, #1184]
  4058a8:	ldr	x0, [sp, #40]
  4058ac:	str	x0, [x1, #8]
  4058b0:	ldp	x29, x30, [sp], #64
  4058b4:	ret
  4058b8:	mov	w0, #0x4                   	// #4
  4058bc:	str	x19, [sp, #16]
  4058c0:	bl	401f30 <sysconf@plt>
  4058c4:	cmn	x0, #0x1
  4058c8:	mov	x2, #0x14                  	// #20
  4058cc:	mov	x19, x0
  4058d0:	csel	x19, x19, x2, ne  // ne = any
  4058d4:	add	x1, sp, #0x20
  4058d8:	mov	w0, #0x7                   	// #7
  4058dc:	bl	401ee0 <getrlimit@plt>
  4058e0:	mov	w2, w19
  4058e4:	cbnz	w0, 4058fc <ferror@plt+0x38fc>
  4058e8:	ldr	x2, [sp, #32]
  4058ec:	cmn	x2, #0x1
  4058f0:	csel	w2, w2, w19, ne  // ne = any
  4058f4:	ldr	x19, [sp, #16]
  4058f8:	b	40587c <ferror@plt+0x387c>
  4058fc:	ldr	x19, [sp, #16]
  405900:	b	40587c <ferror@plt+0x387c>
  405904:	nop
  405908:	stp	x29, x30, [sp, #-112]!
  40590c:	mov	x29, sp
  405910:	stp	x19, x20, [sp, #16]
  405914:	mov	w20, w1
  405918:	stp	x21, x22, [sp, #32]
  40591c:	mov	x21, x0
  405920:	stp	x23, x24, [sp, #48]
  405924:	mov	w23, #0x0                   	// #0
  405928:	str	x2, [sp, #104]
  40592c:	tbnz	w20, #6, 4059a0 <ferror@plt+0x39a0>
  405930:	adrp	x19, 422000 <ferror@plt+0x20000>
  405934:	add	x19, x19, #0x4a0
  405938:	ldrb	w22, [x19, #16]
  40593c:	cbz	w22, 405978 <ferror@plt+0x3978>
  405940:	orr	w1, w20, #0x80000
  405944:	mov	w2, w23
  405948:	mov	x0, x21
  40594c:	bl	4062f0 <ferror@plt+0x42f0>
  405950:	mov	w20, w0
  405954:	tbnz	w0, #31, 405960 <ferror@plt+0x3960>
  405958:	ldrb	w1, [x19, #17]
  40595c:	cbz	w1, 4059c0 <ferror@plt+0x39c0>
  405960:	mov	w0, w20
  405964:	ldp	x19, x20, [sp, #16]
  405968:	ldp	x21, x22, [sp, #32]
  40596c:	ldp	x23, x24, [sp, #48]
  405970:	ldp	x29, x30, [sp], #112
  405974:	ret
  405978:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40597c:	mov	w1, #0x80000               	// #524288
  405980:	add	x0, x0, #0x5a0
  405984:	bl	4062f0 <ferror@plt+0x42f0>
  405988:	mov	w24, w0
  40598c:	tbz	w0, #31, 4059e0 <ferror@plt+0x39e0>
  405990:	mov	w0, #0x1                   	// #1
  405994:	strb	w0, [x19, #16]
  405998:	strb	w22, [x19, #17]
  40599c:	b	405940 <ferror@plt+0x3940>
  4059a0:	add	x1, sp, #0x60
  4059a4:	add	x2, sp, #0x70
  4059a8:	mov	w0, #0xfffffff8            	// #-8
  4059ac:	ldr	w23, [sp, #104]
  4059b0:	stp	x2, x2, [sp, #64]
  4059b4:	str	x1, [sp, #80]
  4059b8:	stp	w0, wzr, [sp, #88]
  4059bc:	b	405930 <ferror@plt+0x3930>
  4059c0:	mov	w1, #0x1                   	// #1
  4059c4:	bl	405fb8 <ferror@plt+0x3fb8>
  4059c8:	mov	w0, w20
  4059cc:	ldp	x19, x20, [sp, #16]
  4059d0:	ldp	x21, x22, [sp, #32]
  4059d4:	ldp	x23, x24, [sp, #48]
  4059d8:	ldp	x29, x30, [sp], #112
  4059dc:	ret
  4059e0:	mov	w1, #0x1                   	// #1
  4059e4:	bl	40bf38 <ferror@plt+0x9f38>
  4059e8:	mov	w22, w0
  4059ec:	mov	w0, w24
  4059f0:	bl	401d60 <close@plt>
  4059f4:	and	w22, w22, #0x1
  4059f8:	mov	w0, #0x1                   	// #1
  4059fc:	strb	w0, [x19, #16]
  405a00:	strb	w22, [x19, #17]
  405a04:	b	405940 <ferror@plt+0x3940>
  405a08:	stp	x29, x30, [sp, #-32]!
  405a0c:	mov	x29, sp
  405a10:	stp	x19, x20, [sp, #16]
  405a14:	adrp	x19, 422000 <ferror@plt+0x20000>
  405a18:	add	x20, x19, #0x4a0
  405a1c:	ldr	x0, [x19, #1184]
  405a20:	bl	401e60 <free@plt>
  405a24:	str	xzr, [x19, #1184]
  405a28:	str	xzr, [x20, #8]
  405a2c:	ldp	x19, x20, [sp, #16]
  405a30:	ldp	x29, x30, [sp], #32
  405a34:	ret
  405a38:	stp	x29, x30, [sp, #-16]!
  405a3c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405a40:	add	x0, x0, #0x5a8
  405a44:	mov	x29, sp
  405a48:	bl	401fc0 <getenv@plt>
  405a4c:	cmp	x0, #0x0
  405a50:	cset	w0, ne  // ne = any
  405a54:	ldp	x29, x30, [sp], #16
  405a58:	ret
  405a5c:	nop
  405a60:	stp	x29, x30, [sp, #-80]!
  405a64:	adrp	x0, 422000 <ferror@plt+0x20000>
  405a68:	add	x1, x0, #0x4a0
  405a6c:	mov	x29, sp
  405a70:	stp	x19, x20, [sp, #16]
  405a74:	ldr	x20, [x1, #8]
  405a78:	str	x21, [sp, #32]
  405a7c:	ldr	x21, [x0, #1184]
  405a80:	bl	4053b8 <ferror@plt+0x33b8>
  405a84:	mov	w2, w0
  405a88:	tbnz	w0, #31, 405ac8 <ferror@plt+0x3ac8>
  405a8c:	mov	w0, #0x7fffffff            	// #2147483647
  405a90:	cmp	w2, w0
  405a94:	cinc	w0, w2, ne  // ne = any
  405a98:	mov	w2, #0xffffffff            	// #-1
  405a9c:	add	x1, sp, #0x30
  405aa0:	stp	x21, x20, [sp, #48]
  405aa4:	str	xzr, [sp, #64]
  405aa8:	str	w2, [sp, #72]
  405aac:	bl	4055e0 <ferror@plt+0x35e0>
  405ab0:	ldr	w19, [sp, #72]
  405ab4:	tbz	w19, #31, 405b04 <ferror@plt+0x3b04>
  405ab8:	ldp	x19, x20, [sp, #16]
  405abc:	ldr	x21, [sp, #32]
  405ac0:	ldp	x29, x30, [sp], #80
  405ac4:	ret
  405ac8:	mov	w0, #0x4                   	// #4
  405acc:	bl	401f30 <sysconf@plt>
  405ad0:	cmn	x0, #0x1
  405ad4:	mov	x2, #0x14                  	// #20
  405ad8:	mov	x19, x0
  405adc:	add	x1, sp, #0x30
  405ae0:	csel	x19, x19, x2, ne  // ne = any
  405ae4:	mov	w0, #0x7                   	// #7
  405ae8:	bl	401ee0 <getrlimit@plt>
  405aec:	mov	w2, w19
  405af0:	cbnz	w0, 405a8c <ferror@plt+0x3a8c>
  405af4:	ldr	x2, [sp, #48]
  405af8:	cmn	x2, #0x1
  405afc:	csel	w2, w2, w19, ne  // ne = any
  405b00:	b	405a8c <ferror@plt+0x3a8c>
  405b04:	mov	w2, #0x5                   	// #5
  405b08:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405b0c:	mov	x0, #0x0                   	// #0
  405b10:	add	x1, x1, #0x5c8
  405b14:	bl	401f40 <dcgettext@plt>
  405b18:	mov	x2, x0
  405b1c:	mov	w3, w19
  405b20:	mov	w1, #0x0                   	// #0
  405b24:	mov	w0, #0x0                   	// #0
  405b28:	bl	401b60 <error@plt>
  405b2c:	adrp	x3, 40e000 <ferror@plt+0xc000>
  405b30:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405b34:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405b38:	add	x3, x3, #0x680
  405b3c:	add	x1, x1, #0x660
  405b40:	add	x0, x0, #0x670
  405b44:	mov	w2, #0x18c                 	// #396
  405b48:	bl	401fa0 <__assert_fail@plt>
  405b4c:	nop
  405b50:	stp	x29, x30, [sp, #-64]!
  405b54:	adrp	x1, 422000 <ferror@plt+0x20000>
  405b58:	mov	x29, sp
  405b5c:	stp	x19, x20, [sp, #16]
  405b60:	mov	x19, x0
  405b64:	ldr	x0, [x1, #792]
  405b68:	stp	x21, x22, [sp, #32]
  405b6c:	str	x23, [sp, #48]
  405b70:	bl	40c190 <ferror@plt+0xa190>
  405b74:	adrp	x2, 422000 <ferror@plt+0x20000>
  405b78:	adrp	x0, 422000 <ferror@plt+0x20000>
  405b7c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405b80:	add	x1, x1, #0x6a0
  405b84:	ldr	x22, [x2, #816]
  405b88:	mov	w2, #0x5                   	// #5
  405b8c:	ldr	x23, [x0, #680]
  405b90:	mov	x0, #0x0                   	// #0
  405b94:	bl	401f40 <dcgettext@plt>
  405b98:	mov	x20, x0
  405b9c:	mov	w2, #0x5                   	// #5
  405ba0:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405ba4:	mov	x0, #0x0                   	// #0
  405ba8:	add	x1, x1, #0x6b0
  405bac:	bl	401f40 <dcgettext@plt>
  405bb0:	mov	x21, x0
  405bb4:	mov	w2, #0x5                   	// #5
  405bb8:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405bbc:	mov	x0, #0x0                   	// #0
  405bc0:	add	x1, x1, #0x6c0
  405bc4:	bl	401f40 <dcgettext@plt>
  405bc8:	mov	x6, x0
  405bcc:	mov	x5, x21
  405bd0:	mov	x4, x20
  405bd4:	mov	x3, x23
  405bd8:	mov	x1, x19
  405bdc:	mov	x0, x22
  405be0:	adrp	x2, 40e000 <ferror@plt+0xc000>
  405be4:	ldp	x19, x20, [sp, #16]
  405be8:	add	x2, x2, #0x6d0
  405bec:	ldp	x21, x22, [sp, #32]
  405bf0:	mov	x7, #0x0                   	// #0
  405bf4:	ldr	x23, [sp, #48]
  405bf8:	ldp	x29, x30, [sp], #64
  405bfc:	b	40b520 <ferror@plt+0x9520>
  405c00:	stp	x29, x30, [sp, #-80]!
  405c04:	mov	x29, sp
  405c08:	stp	x19, x20, [sp, #16]
  405c0c:	mov	x19, x0
  405c10:	stp	x21, x22, [sp, #32]
  405c14:	mov	w21, w1
  405c18:	bl	401fb0 <__errno_location@plt>
  405c1c:	mov	x20, x0
  405c20:	mov	w2, #0xa                   	// #10
  405c24:	mov	x0, x19
  405c28:	add	x1, sp, #0x48
  405c2c:	str	wzr, [x20]
  405c30:	bl	401e40 <strtol@plt>
  405c34:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  405c38:	add	x2, x0, x2
  405c3c:	cmn	x2, #0x3
  405c40:	b.ls	405c60 <ferror@plt+0x3c60>  // b.plast
  405c44:	ldr	w1, [x20]
  405c48:	adrp	x2, 40e000 <ferror@plt+0xc000>
  405c4c:	mov	x3, x19
  405c50:	add	x2, x2, #0x700
  405c54:	mov	w0, #0x1                   	// #1
  405c58:	str	x23, [sp, #48]
  405c5c:	bl	401b60 <error@plt>
  405c60:	mov	x2, #0x80000000            	// #2147483648
  405c64:	add	x2, x0, x2
  405c68:	mov	x1, #0xffffffff            	// #4294967295
  405c6c:	cmp	x2, x1
  405c70:	b.hi	405c98 <ferror@plt+0x3c98>  // b.pmore
  405c74:	ldr	x22, [sp, #72]
  405c78:	ldrb	w1, [x22]
  405c7c:	cbnz	w1, 405cb8 <ferror@plt+0x3cb8>
  405c80:	cmp	x22, x19
  405c84:	b.eq	405d14 <ferror@plt+0x3d14>  // b.none
  405c88:	ldp	x19, x20, [sp, #16]
  405c8c:	ldp	x21, x22, [sp, #32]
  405c90:	ldp	x29, x30, [sp], #80
  405c94:	ret
  405c98:	str	x23, [sp, #48]
  405c9c:	mov	w1, #0x22                  	// #34
  405ca0:	str	w1, [x20]
  405ca4:	adrp	x2, 40e000 <ferror@plt+0xc000>
  405ca8:	mov	x3, x19
  405cac:	add	x2, x2, #0x700
  405cb0:	mov	w0, #0x1                   	// #1
  405cb4:	bl	401b60 <error@plt>
  405cb8:	mov	w2, #0x5                   	// #5
  405cbc:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405cc0:	mov	x0, #0x0                   	// #0
  405cc4:	add	x1, x1, #0x6e8
  405cc8:	str	x23, [sp, #48]
  405ccc:	ldr	w23, [x20]
  405cd0:	bl	401f40 <dcgettext@plt>
  405cd4:	ldr	x2, [sp, #72]
  405cd8:	mov	w1, w21
  405cdc:	mov	x20, x0
  405ce0:	mov	w0, #0x0                   	// #0
  405ce4:	bl	409940 <ferror@plt+0x7940>
  405ce8:	mov	x22, x0
  405cec:	mov	x2, x19
  405cf0:	mov	w1, w21
  405cf4:	mov	w0, #0x1                   	// #1
  405cf8:	bl	409940 <ferror@plt+0x7940>
  405cfc:	mov	x3, x22
  405d00:	mov	x4, x0
  405d04:	mov	x2, x20
  405d08:	mov	w1, w23
  405d0c:	mov	w0, #0x1                   	// #1
  405d10:	bl	401b60 <error@plt>
  405d14:	ldr	w20, [x20]
  405d18:	mov	w2, #0x5                   	// #5
  405d1c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405d20:	mov	x0, #0x0                   	// #0
  405d24:	add	x1, x1, #0x708
  405d28:	str	x23, [sp, #48]
  405d2c:	bl	401f40 <dcgettext@plt>
  405d30:	mov	x19, x0
  405d34:	mov	x2, x22
  405d38:	mov	w1, w21
  405d3c:	mov	w0, #0x0                   	// #0
  405d40:	bl	409940 <ferror@plt+0x7940>
  405d44:	mov	x2, x19
  405d48:	mov	x3, x0
  405d4c:	mov	w1, w20
  405d50:	mov	w0, #0x1                   	// #1
  405d54:	bl	401b60 <error@plt>
  405d58:	stp	x29, x30, [sp, #-32]!
  405d5c:	mov	w2, #0x5                   	// #5
  405d60:	mov	x29, sp
  405d64:	stp	x19, x20, [sp, #16]
  405d68:	mov	x19, x0
  405d6c:	mov	x20, x1
  405d70:	mov	x0, #0x0                   	// #0
  405d74:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405d78:	add	x1, x1, #0x720
  405d7c:	bl	401f40 <dcgettext@plt>
  405d80:	mov	x3, x20
  405d84:	mov	x1, x0
  405d88:	mov	x0, x19
  405d8c:	adrp	x6, 40e000 <ferror@plt+0xc000>
  405d90:	ldp	x19, x20, [sp, #16]
  405d94:	add	x6, x6, #0x7f0
  405d98:	ldp	x29, x30, [sp], #32
  405d9c:	adrp	x5, 40e000 <ferror@plt+0xc000>
  405da0:	adrp	x4, 40e000 <ferror@plt+0xc000>
  405da4:	add	x5, x5, #0x808
  405da8:	add	x4, x4, #0x6d0
  405dac:	adrp	x2, 40e000 <ferror@plt+0xc000>
  405db0:	add	x2, x2, #0x838
  405db4:	b	401fe0 <fprintf@plt>
  405db8:	stp	x29, x30, [sp, #-64]!
  405dbc:	mov	x29, sp
  405dc0:	stp	x19, x20, [sp, #16]
  405dc4:	mov	x20, x0
  405dc8:	mov	x19, x1
  405dcc:	stp	x21, x22, [sp, #32]
  405dd0:	mov	x21, x2
  405dd4:	str	x23, [sp, #48]
  405dd8:	bl	401fb0 <__errno_location@plt>
  405ddc:	ldr	w23, [x0]
  405de0:	cbz	x19, 405e9c <ferror@plt+0x3e9c>
  405de4:	ldr	x2, [x21]
  405de8:	mov	x3, #0x10                  	// #16
  405dec:	mov	x22, x0
  405df0:	cmp	x2, #0x0
  405df4:	csel	x1, x2, x3, ne  // ne = any
  405df8:	b	405e08 <ferror@plt+0x3e08>
  405dfc:	cmp	x1, x1, lsl #1
  405e00:	lsl	x1, x1, #1
  405e04:	b.hi	405e70 <ferror@plt+0x3e70>  // b.pmore
  405e08:	cmp	x19, x1
  405e0c:	b.hi	405dfc <ferror@plt+0x3dfc>  // b.pmore
  405e10:	cbnz	x2, 405e40 <ferror@plt+0x3e40>
  405e14:	cbnz	x20, 405e7c <ferror@plt+0x3e7c>
  405e18:	str	x1, [x21]
  405e1c:	mov	x0, x1
  405e20:	bl	401c70 <malloc@plt>
  405e24:	cbz	x0, 405e58 <ferror@plt+0x3e58>
  405e28:	str	w23, [x22]
  405e2c:	ldp	x19, x20, [sp, #16]
  405e30:	ldp	x21, x22, [sp, #32]
  405e34:	ldr	x23, [sp, #48]
  405e38:	ldp	x29, x30, [sp], #64
  405e3c:	ret
  405e40:	mov	x0, x20
  405e44:	cmp	x2, x1
  405e48:	b.eq	405e24 <ferror@plt+0x3e24>  // b.none
  405e4c:	str	x1, [x21]
  405e50:	bl	401d30 <realloc@plt>
  405e54:	cbnz	x0, 405e28 <ferror@plt+0x3e28>
  405e58:	mov	x0, #0x0                   	// #0
  405e5c:	ldp	x19, x20, [sp, #16]
  405e60:	ldp	x21, x22, [sp, #32]
  405e64:	ldr	x23, [sp, #48]
  405e68:	ldp	x29, x30, [sp], #64
  405e6c:	ret
  405e70:	mov	x1, x19
  405e74:	cbnz	x2, 405e40 <ferror@plt+0x3e40>
  405e78:	b	405e14 <ferror@plt+0x3e14>
  405e7c:	adrp	x3, 40e000 <ferror@plt+0xc000>
  405e80:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405e84:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405e88:	add	x3, x3, #0x898
  405e8c:	add	x1, x1, #0x860
  405e90:	add	x0, x0, #0x880
  405e94:	mov	w2, #0x4f                  	// #79
  405e98:	bl	401fa0 <__assert_fail@plt>
  405e9c:	adrp	x3, 40e000 <ferror@plt+0xc000>
  405ea0:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405ea4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405ea8:	add	x3, x3, #0x898
  405eac:	add	x1, x1, #0x860
  405eb0:	add	x0, x0, #0x870
  405eb4:	mov	w2, #0x47                  	// #71
  405eb8:	bl	401fa0 <__assert_fail@plt>
  405ebc:	nop
  405ec0:	stp	x29, x30, [sp, #-64]!
  405ec4:	mov	x29, sp
  405ec8:	stp	x19, x20, [sp, #16]
  405ecc:	mov	x19, x1
  405ed0:	stp	x21, x22, [sp, #32]
  405ed4:	mov	x22, x0
  405ed8:	mov	x21, x2
  405edc:	str	x23, [sp, #48]
  405ee0:	bl	401fb0 <__errno_location@plt>
  405ee4:	ldr	w23, [x0]
  405ee8:	cbz	x19, 405f78 <ferror@plt+0x3f78>
  405eec:	mov	x20, x0
  405ef0:	mov	x3, #0x10                  	// #16
  405ef4:	ldr	x0, [x21]
  405ef8:	cmp	x0, #0x0
  405efc:	csel	x1, x0, x3, ne  // ne = any
  405f00:	b	405f10 <ferror@plt+0x3f10>
  405f04:	cmp	x1, x1, lsl #1
  405f08:	lsl	x1, x1, #1
  405f0c:	b.hi	405f6c <ferror@plt+0x3f6c>  // b.pmore
  405f10:	cmp	x19, x1
  405f14:	b.hi	405f04 <ferror@plt+0x3f04>  // b.pmore
  405f18:	cbz	x0, 405f4c <ferror@plt+0x3f4c>
  405f1c:	cmp	x0, x1
  405f20:	mov	x0, x22
  405f24:	b.eq	405f5c <ferror@plt+0x3f5c>  // b.none
  405f28:	str	x1, [x21]
  405f2c:	bl	401d30 <realloc@plt>
  405f30:	cbz	x0, 405f60 <ferror@plt+0x3f60>
  405f34:	ldp	x21, x22, [sp, #32]
  405f38:	str	w23, [x20]
  405f3c:	ldp	x19, x20, [sp, #16]
  405f40:	ldr	x23, [sp, #48]
  405f44:	ldp	x29, x30, [sp], #64
  405f48:	ret
  405f4c:	cbnz	x22, 405f98 <ferror@plt+0x3f98>
  405f50:	str	x1, [x21]
  405f54:	mov	x0, x1
  405f58:	bl	401c70 <malloc@plt>
  405f5c:	cbnz	x0, 405f34 <ferror@plt+0x3f34>
  405f60:	mov	x0, x22
  405f64:	bl	401e60 <free@plt>
  405f68:	bl	40ba40 <ferror@plt+0x9a40>
  405f6c:	mov	x1, x19
  405f70:	cbnz	x0, 405f1c <ferror@plt+0x3f1c>
  405f74:	b	405f4c <ferror@plt+0x3f4c>
  405f78:	adrp	x3, 40e000 <ferror@plt+0xc000>
  405f7c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405f80:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405f84:	add	x3, x3, #0x898
  405f88:	add	x1, x1, #0x860
  405f8c:	add	x0, x0, #0x870
  405f90:	mov	w2, #0x47                  	// #71
  405f94:	bl	401fa0 <__assert_fail@plt>
  405f98:	adrp	x3, 40e000 <ferror@plt+0xc000>
  405f9c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  405fa0:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405fa4:	add	x3, x3, #0x898
  405fa8:	add	x1, x1, #0x860
  405fac:	add	x0, x0, #0x880
  405fb0:	mov	w2, #0x4f                  	// #79
  405fb4:	bl	401fa0 <__assert_fail@plt>
  405fb8:	stp	x29, x30, [sp, #-32]!
  405fbc:	mov	w2, #0x0                   	// #0
  405fc0:	mov	x29, sp
  405fc4:	stp	x19, x20, [sp, #16]
  405fc8:	and	w20, w1, #0xff
  405fcc:	mov	w19, w0
  405fd0:	mov	w1, #0x1                   	// #1
  405fd4:	bl	40bf38 <ferror@plt+0x9f38>
  405fd8:	tbnz	w0, #31, 40601c <ferror@plt+0x401c>
  405fdc:	cmp	w20, #0x0
  405fe0:	orr	w3, w0, #0x1
  405fe4:	and	w2, w0, #0xfffffffe
  405fe8:	mov	w1, w0
  405fec:	csel	w2, w2, w3, eq  // eq = none
  405ff0:	mov	w0, #0x0                   	// #0
  405ff4:	cmp	w2, w1
  405ff8:	b.eq	406010 <ferror@plt+0x4010>  // b.none
  405ffc:	mov	w0, w19
  406000:	mov	w1, #0x2                   	// #2
  406004:	bl	40bf38 <ferror@plt+0x9f38>
  406008:	cmn	w0, #0x1
  40600c:	csetm	w0, eq  // eq = none
  406010:	ldp	x19, x20, [sp, #16]
  406014:	ldp	x29, x30, [sp], #32
  406018:	ret
  40601c:	mov	w0, #0xffffffff            	// #-1
  406020:	b	406010 <ferror@plt+0x4010>
  406024:	nop
  406028:	mov	w2, #0x0                   	// #0
  40602c:	mov	w1, #0x406                 	// #1030
  406030:	b	40bf38 <ferror@plt+0x9f38>
  406034:	nop
  406038:	adrp	x1, 422000 <ferror@plt+0x20000>
  40603c:	str	x0, [x1, #1208]
  406040:	ret
  406044:	nop
  406048:	stp	x29, x30, [sp, #-48]!
  40604c:	mov	x29, sp
  406050:	stp	x19, x20, [sp, #16]
  406054:	adrp	x20, 422000 <ferror@plt+0x20000>
  406058:	ldr	x19, [x20, #824]
  40605c:	mov	x0, x19
  406060:	bl	40c1e8 <ferror@plt+0xa1e8>
  406064:	cbnz	x0, 4060fc <ferror@plt+0x40fc>
  406068:	mov	x0, x19
  40606c:	bl	40c330 <ferror@plt+0xa330>
  406070:	cbnz	w0, 406098 <ferror@plt+0x4098>
  406074:	ldp	x19, x20, [sp, #16]
  406078:	ldp	x29, x30, [sp], #48
  40607c:	b	406168 <ferror@plt+0x4168>
  406080:	ldr	x0, [x20, #824]
  406084:	bl	40c190 <ferror@plt+0xa190>
  406088:	cbz	w0, 406110 <ferror@plt+0x4110>
  40608c:	ldr	x0, [x20, #824]
  406090:	bl	40c330 <ferror@plt+0xa330>
  406094:	nop
  406098:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40609c:	mov	w2, #0x5                   	// #5
  4060a0:	add	x1, x1, #0x8a8
  4060a4:	mov	x0, #0x0                   	// #0
  4060a8:	str	x21, [sp, #32]
  4060ac:	bl	401f40 <dcgettext@plt>
  4060b0:	adrp	x1, 422000 <ferror@plt+0x20000>
  4060b4:	mov	x19, x0
  4060b8:	ldr	x20, [x1, #1208]
  4060bc:	bl	401fb0 <__errno_location@plt>
  4060c0:	cbz	x20, 406128 <ferror@plt+0x4128>
  4060c4:	ldr	w21, [x0]
  4060c8:	mov	x0, x20
  4060cc:	bl	40a040 <ferror@plt+0x8040>
  4060d0:	mov	x3, x0
  4060d4:	adrp	x2, 40e000 <ferror@plt+0xc000>
  4060d8:	mov	w1, w21
  4060dc:	mov	x4, x19
  4060e0:	add	x2, x2, #0x8c0
  4060e4:	mov	w0, #0x0                   	// #0
  4060e8:	bl	401b60 <error@plt>
  4060ec:	bl	406168 <ferror@plt+0x4168>
  4060f0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4060f4:	ldr	w0, [x0, #688]
  4060f8:	bl	401b10 <_exit@plt>
  4060fc:	mov	x0, x19
  406100:	mov	w2, #0x1                   	// #1
  406104:	mov	x1, #0x0                   	// #0
  406108:	bl	40c228 <ferror@plt+0xa228>
  40610c:	cbz	w0, 406080 <ferror@plt+0x4080>
  406110:	ldr	x0, [x20, #824]
  406114:	bl	40c330 <ferror@plt+0xa330>
  406118:	cbnz	w0, 406098 <ferror@plt+0x4098>
  40611c:	ldp	x19, x20, [sp, #16]
  406120:	ldp	x29, x30, [sp], #48
  406124:	b	406168 <ferror@plt+0x4168>
  406128:	ldr	w1, [x0]
  40612c:	mov	x3, x19
  406130:	adrp	x2, 40e000 <ferror@plt+0xc000>
  406134:	mov	w0, #0x0                   	// #0
  406138:	add	x2, x2, #0x700
  40613c:	bl	401b60 <error@plt>
  406140:	b	4060ec <ferror@plt+0x40ec>
  406144:	nop
  406148:	adrp	x1, 422000 <ferror@plt+0x20000>
  40614c:	str	x0, [x1, #1216]
  406150:	ret
  406154:	nop
  406158:	adrp	x1, 422000 <ferror@plt+0x20000>
  40615c:	strb	w0, [x1, #1224]
  406160:	ret
  406164:	nop
  406168:	stp	x29, x30, [sp, #-48]!
  40616c:	adrp	x0, 422000 <ferror@plt+0x20000>
  406170:	mov	x29, sp
  406174:	ldr	x0, [x0, #816]
  406178:	bl	40c330 <ferror@plt+0xa330>
  40617c:	cbz	w0, 4061b4 <ferror@plt+0x41b4>
  406180:	stp	x19, x20, [sp, #16]
  406184:	adrp	x20, 422000 <ferror@plt+0x20000>
  406188:	add	x0, x20, #0x4c0
  40618c:	str	x21, [sp, #32]
  406190:	ldrb	w21, [x0, #8]
  406194:	bl	401fb0 <__errno_location@plt>
  406198:	mov	x19, x0
  40619c:	cbz	w21, 4061cc <ferror@plt+0x41cc>
  4061a0:	ldr	w0, [x0]
  4061a4:	cmp	w0, #0x20
  4061a8:	b.ne	4061cc <ferror@plt+0x41cc>  // b.any
  4061ac:	ldp	x19, x20, [sp, #16]
  4061b0:	ldr	x21, [sp, #32]
  4061b4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4061b8:	ldr	x0, [x0, #792]
  4061bc:	bl	40c330 <ferror@plt+0xa330>
  4061c0:	cbnz	w0, 406220 <ferror@plt+0x4220>
  4061c4:	ldp	x29, x30, [sp], #48
  4061c8:	ret
  4061cc:	mov	w2, #0x5                   	// #5
  4061d0:	adrp	x1, 40e000 <ferror@plt+0xc000>
  4061d4:	mov	x0, #0x0                   	// #0
  4061d8:	add	x1, x1, #0x8c8
  4061dc:	bl	401f40 <dcgettext@plt>
  4061e0:	ldr	x2, [x20, #1216]
  4061e4:	mov	x20, x0
  4061e8:	cbz	x2, 40622c <ferror@plt+0x422c>
  4061ec:	ldr	w19, [x19]
  4061f0:	mov	x0, x2
  4061f4:	bl	40a040 <ferror@plt+0x8040>
  4061f8:	mov	x3, x0
  4061fc:	adrp	x2, 40e000 <ferror@plt+0xc000>
  406200:	mov	w1, w19
  406204:	mov	x4, x20
  406208:	add	x2, x2, #0x8c0
  40620c:	mov	w0, #0x0                   	// #0
  406210:	bl	401b60 <error@plt>
  406214:	adrp	x0, 422000 <ferror@plt+0x20000>
  406218:	ldr	w0, [x0, #688]
  40621c:	bl	401b10 <_exit@plt>
  406220:	stp	x19, x20, [sp, #16]
  406224:	str	x21, [sp, #32]
  406228:	b	406214 <ferror@plt+0x4214>
  40622c:	ldr	w1, [x19]
  406230:	mov	x3, x0
  406234:	adrp	x2, 40e000 <ferror@plt+0xc000>
  406238:	mov	w0, #0x0                   	// #0
  40623c:	add	x2, x2, #0x700
  406240:	bl	401b60 <error@plt>
  406244:	b	406214 <ferror@plt+0x4214>
  406248:	stp	x29, x30, [sp, #-64]!
  40624c:	mov	x29, sp
  406250:	stp	x19, x20, [sp, #16]
  406254:	bl	401bb0 <opendir@plt>
  406258:	mov	x19, x0
  40625c:	cbz	x0, 40626c <ferror@plt+0x426c>
  406260:	bl	401ed0 <dirfd@plt>
  406264:	cmp	w0, #0x2
  406268:	b.ls	40627c <ferror@plt+0x427c>  // b.plast
  40626c:	mov	x0, x19
  406270:	ldp	x19, x20, [sp, #16]
  406274:	ldp	x29, x30, [sp], #64
  406278:	ret
  40627c:	mov	w2, #0x3                   	// #3
  406280:	mov	w1, #0x406                 	// #1030
  406284:	stp	x21, x22, [sp, #32]
  406288:	str	x23, [sp, #48]
  40628c:	bl	40bf38 <ferror@plt+0x9f38>
  406290:	mov	w21, w0
  406294:	bl	401fb0 <__errno_location@plt>
  406298:	mov	x20, x0
  40629c:	tbz	w21, #31, 4062d0 <ferror@plt+0x42d0>
  4062a0:	ldr	w23, [x0]
  4062a4:	mov	x22, #0x0                   	// #0
  4062a8:	mov	x0, x19
  4062ac:	mov	x19, x22
  4062b0:	bl	401d50 <closedir@plt>
  4062b4:	ldp	x21, x22, [sp, #32]
  4062b8:	str	w23, [x20]
  4062bc:	mov	x0, x19
  4062c0:	ldp	x19, x20, [sp, #16]
  4062c4:	ldr	x23, [sp, #48]
  4062c8:	ldp	x29, x30, [sp], #64
  4062cc:	ret
  4062d0:	mov	w0, w21
  4062d4:	bl	401da0 <fdopendir@plt>
  4062d8:	ldr	w23, [x20]
  4062dc:	mov	x22, x0
  4062e0:	cbnz	x0, 4062a8 <ferror@plt+0x42a8>
  4062e4:	mov	w0, w21
  4062e8:	bl	401d60 <close@plt>
  4062ec:	b	4062a8 <ferror@plt+0x42a8>
  4062f0:	stp	x29, x30, [sp, #-64]!
  4062f4:	mov	x29, sp
  4062f8:	str	x2, [sp, #56]
  4062fc:	mov	w2, #0x0                   	// #0
  406300:	tbnz	w1, #6, 406314 <ferror@plt+0x4314>
  406304:	bl	401c90 <open@plt>
  406308:	bl	40ae70 <ferror@plt+0x8e70>
  40630c:	ldp	x29, x30, [sp], #64
  406310:	ret
  406314:	mov	w2, #0xfffffff8            	// #-8
  406318:	stp	w2, wzr, [sp, #40]
  40631c:	ldr	w2, [sp, #56]
  406320:	add	x3, sp, #0x30
  406324:	add	x4, sp, #0x40
  406328:	stp	x4, x4, [sp, #16]
  40632c:	str	x3, [sp, #32]
  406330:	bl	401c90 <open@plt>
  406334:	bl	40ae70 <ferror@plt+0x8e70>
  406338:	ldp	x29, x30, [sp], #64
  40633c:	ret
  406340:	stp	x29, x30, [sp, #-48]!
  406344:	cmp	xzr, x2, lsr #61
  406348:	mov	x29, sp
  40634c:	stp	x19, x20, [sp, #16]
  406350:	mov	x19, x1
  406354:	cset	x1, ne  // ne = any
  406358:	stp	x21, x22, [sp, #32]
  40635c:	tbnz	x2, #60, 406464 <ferror@plt+0x4464>
  406360:	cbnz	x1, 406464 <ferror@plt+0x4464>
  406364:	mov	x20, x0
  406368:	lsl	x0, x2, #3
  40636c:	mov	x21, x2
  406370:	mov	x22, x3
  406374:	cmp	x0, #0xfa0
  406378:	b.hi	40645c <ferror@plt+0x445c>  // b.pmore
  40637c:	add	x0, x0, #0x2e
  406380:	and	x0, x0, #0xfffffffffffffff0
  406384:	sub	sp, sp, x0
  406388:	add	x1, sp, #0x1f
  40638c:	and	x0, x1, #0xffffffffffffffe0
  406390:	cbz	x0, 406464 <ferror@plt+0x4464>
  406394:	mov	x1, #0x1                   	// #1
  406398:	str	x1, [x0, #8]
  40639c:	cmp	x21, #0x2
  4063a0:	b.ls	4063f0 <ferror@plt+0x43f0>  // b.plast
  4063a4:	sub	x7, x19, #0x1
  4063a8:	mov	x4, #0x0                   	// #0
  4063ac:	mov	x6, #0x2                   	// #2
  4063b0:	ldrb	w1, [x7, x6]
  4063b4:	ldrb	w2, [x19, x4]
  4063b8:	cmp	w2, w1
  4063bc:	b.eq	4063d8 <ferror@plt+0x43d8>  // b.none
  4063c0:	cbz	x4, 406488 <ferror@plt+0x4488>
  4063c4:	ldr	x5, [x0, x4, lsl #3]
  4063c8:	sub	x4, x4, x5
  4063cc:	ldrb	w5, [x19, x4]
  4063d0:	cmp	w5, w1
  4063d4:	b.ne	4063c0 <ferror@plt+0x43c0>  // b.any
  4063d8:	add	x4, x4, #0x1
  4063dc:	sub	x1, x6, x4
  4063e0:	str	x1, [x0, x6, lsl #3]
  4063e4:	add	x6, x6, #0x1
  4063e8:	cmp	x21, x6
  4063ec:	b.ne	4063b0 <ferror@plt+0x43b0>  // b.any
  4063f0:	str	xzr, [x22]
  4063f4:	ldrb	w4, [x20]
  4063f8:	cbz	w4, 406440 <ferror@plt+0x4440>
  4063fc:	mov	x5, x20
  406400:	mov	x1, #0x0                   	// #0
  406404:	b	406420 <ferror@plt+0x4420>
  406408:	cbz	x1, 40647c <ferror@plt+0x447c>
  40640c:	ldr	x2, [x0, x1, lsl #3]
  406410:	add	x20, x20, x2
  406414:	sub	x1, x1, x2
  406418:	ldrb	w4, [x5]
  40641c:	cbz	w4, 406440 <ferror@plt+0x4440>
  406420:	ldrb	w6, [x19, x1]
  406424:	cmp	w6, w4
  406428:	b.ne	406408 <ferror@plt+0x4408>  // b.any
  40642c:	add	x1, x1, #0x1
  406430:	add	x5, x5, #0x1
  406434:	cmp	x21, x1
  406438:	b.ne	406418 <ferror@plt+0x4418>  // b.any
  40643c:	str	x20, [x22]
  406440:	bl	40c490 <ferror@plt+0xa490>
  406444:	mov	sp, x29
  406448:	mov	w0, #0x1                   	// #1
  40644c:	ldp	x19, x20, [sp, #16]
  406450:	ldp	x21, x22, [sp, #32]
  406454:	ldp	x29, x30, [sp], #48
  406458:	ret
  40645c:	bl	40c448 <ferror@plt+0xa448>
  406460:	cbnz	x0, 406394 <ferror@plt+0x4394>
  406464:	mov	sp, x29
  406468:	mov	w0, #0x0                   	// #0
  40646c:	ldp	x19, x20, [sp, #16]
  406470:	ldp	x21, x22, [sp, #32]
  406474:	ldp	x29, x30, [sp], #48
  406478:	ret
  40647c:	add	x20, x20, #0x1
  406480:	add	x5, x5, #0x1
  406484:	b	406418 <ferror@plt+0x4418>
  406488:	mov	x4, #0x0                   	// #0
  40648c:	str	x6, [x0, x6, lsl #3]
  406490:	b	4063e4 <ferror@plt+0x43e4>
  406494:	nop
  406498:	stp	x29, x30, [sp, #-16]!
  40649c:	adrp	x3, 40e000 <ferror@plt+0xc000>
  4064a0:	adrp	x1, 40e000 <ferror@plt+0xc000>
  4064a4:	mov	x29, sp
  4064a8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4064ac:	add	x3, x3, #0x930
  4064b0:	add	x1, x1, #0x8d8
  4064b4:	add	x0, x0, #0x8e8
  4064b8:	mov	w2, #0xb3                  	// #179
  4064bc:	bl	401fa0 <__assert_fail@plt>
  4064c0:	stp	x29, x30, [sp, #-304]!
  4064c4:	mov	x29, sp
  4064c8:	stp	x19, x20, [sp, #16]
  4064cc:	mov	x19, x1
  4064d0:	stp	x21, x22, [sp, #32]
  4064d4:	stp	x23, x24, [sp, #48]
  4064d8:	mov	x24, x0
  4064dc:	mov	x0, x1
  4064e0:	stp	x25, x26, [sp, #64]
  4064e4:	stp	x27, x28, [sp, #80]
  4064e8:	str	x2, [x29, #104]
  4064ec:	bl	40c578 <ferror@plt+0xa578>
  4064f0:	mov	x1, #0x38                  	// #56
  4064f4:	mov	x22, x0
  4064f8:	umulh	x0, x0, x1
  4064fc:	mul	x1, x22, x1
  406500:	cmp	x0, #0x0
  406504:	cset	x0, ne  // ne = any
  406508:	tbnz	x1, #63, 4068a0 <ferror@plt+0x48a0>
  40650c:	cbnz	x0, 4068a0 <ferror@plt+0x48a0>
  406510:	lsl	x0, x22, #3
  406514:	sub	x0, x0, x22
  406518:	lsl	x0, x0, #3
  40651c:	cmp	x0, #0xfa0
  406520:	b.hi	4068c4 <ferror@plt+0x48c4>  // b.pmore
  406524:	add	x0, x0, #0x2e
  406528:	and	x0, x0, #0xfffffffffffffff0
  40652c:	sub	sp, sp, x0
  406530:	add	x20, sp, #0x1f
  406534:	and	x20, x20, #0xffffffffffffffe0
  406538:	cbz	x20, 4068a0 <ferror@plt+0x48a0>
  40653c:	strb	wzr, [x29, #112]
  406540:	add	x21, x22, x22, lsl #1
  406544:	stur	xzr, [x29, #116]
  406548:	adrp	x25, 40f000 <ferror@plt+0xd000>
  40654c:	ldrb	w0, [x29, #112]
  406550:	add	x26, x29, #0x74
  406554:	strb	wzr, [x29, #124]
  406558:	add	x21, x20, x21, lsl #4
  40655c:	str	x19, [x29, #128]
  406560:	add	x25, x25, #0x150
  406564:	mov	x27, x20
  406568:	cbnz	w0, 4065ec <ferror@plt+0x45ec>
  40656c:	nop
  406570:	ldrb	w1, [x19]
  406574:	ubfx	x0, x1, #5, #3
  406578:	ldr	w0, [x25, x0, lsl #2]
  40657c:	lsr	w0, w0, w1
  406580:	tbz	w0, #0, 4068d0 <ferror@plt+0x48d0>
  406584:	mov	x0, #0x1                   	// #1
  406588:	str	x0, [x29, #136]
  40658c:	ldrb	w1, [x19]
  406590:	strb	w0, [x29, #124]
  406594:	strb	w0, [x29, #144]
  406598:	mov	w19, w1
  40659c:	str	w1, [x29, #148]
  4065a0:	cbz	w19, 406650 <ferror@plt+0x4650>
  4065a4:	mov	w3, #0x1                   	// #1
  4065a8:	ldp	x1, x2, [x29, #128]
  4065ac:	add	x0, x29, #0x98
  4065b0:	cmp	x1, x0
  4065b4:	b.eq	4068e8 <ferror@plt+0x48e8>  // b.none
  4065b8:	str	x1, [x27]
  4065bc:	str	x2, [x27, #8]
  4065c0:	strb	w3, [x27, #16]
  4065c4:	cbz	w3, 4065d0 <ferror@plt+0x45d0>
  4065c8:	ldr	w0, [x29, #148]
  4065cc:	str	w0, [x27, #20]
  4065d0:	ldr	x19, [x29, #128]
  4065d4:	strb	wzr, [x29, #124]
  4065d8:	ldrb	w0, [x29, #112]
  4065dc:	add	x27, x27, #0x30
  4065e0:	add	x19, x19, x2
  4065e4:	str	x19, [x29, #128]
  4065e8:	cbz	w0, 406570 <ferror@plt+0x4570>
  4065ec:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4065f0:	mov	x1, x0
  4065f4:	mov	x0, x19
  4065f8:	bl	40ae38 <ferror@plt+0x8e38>
  4065fc:	mov	x2, x0
  406600:	add	x0, x29, #0x70
  406604:	mov	x1, x19
  406608:	add	x3, x29, #0x74
  40660c:	add	x0, x0, #0x24
  406610:	bl	40c2b0 <ferror@plt+0xa2b0>
  406614:	str	x0, [x29, #136]
  406618:	cmn	x0, #0x1
  40661c:	b.eq	406904 <ferror@plt+0x4904>  // b.none
  406620:	cmn	x0, #0x2
  406624:	b.eq	40691c <ferror@plt+0x491c>  // b.none
  406628:	cbz	x0, 40693c <ferror@plt+0x493c>
  40662c:	ldr	w19, [x29, #148]
  406630:	mov	w28, #0x1                   	// #1
  406634:	add	x0, x29, #0x74
  406638:	strb	w28, [x29, #144]
  40663c:	bl	401dd0 <mbsinit@plt>
  406640:	cbz	w0, 406648 <ferror@plt+0x4648>
  406644:	strb	wzr, [x29, #112]
  406648:	strb	w28, [x29, #124]
  40664c:	cbnz	w19, 4065a4 <ferror@plt+0x45a4>
  406650:	mov	x0, #0x1                   	// #1
  406654:	str	x0, [x21, #8]
  406658:	cmp	x22, #0x2
  40665c:	add	x25, x20, #0x30
  406660:	mov	x19, #0x0                   	// #0
  406664:	mov	x27, #0x2                   	// #2
  406668:	b.ls	4066ec <ferror@plt+0x46ec>  // b.plast
  40666c:	nop
  406670:	ldrb	w0, [x25, #16]
  406674:	cbnz	w0, 406988 <ferror@plt+0x4988>
  406678:	add	x1, x19, x19, lsl #1
  40667c:	ldr	x26, [x25, #8]
  406680:	lsl	x1, x1, #4
  406684:	add	x0, x20, x1
  406688:	ldr	x0, [x0, #8]
  40668c:	cmp	x26, x0
  406690:	b.eq	4066bc <ferror@plt+0x46bc>  // b.none
  406694:	nop
  406698:	cbz	x19, 4069b0 <ferror@plt+0x49b0>
  40669c:	ldr	x0, [x21, x19, lsl #3]
  4066a0:	sub	x19, x19, x0
  4066a4:	add	x1, x19, x19, lsl #1
  4066a8:	lsl	x1, x1, #4
  4066ac:	add	x0, x20, x1
  4066b0:	ldr	x0, [x0, #8]
  4066b4:	cmp	x26, x0
  4066b8:	b.ne	406698 <ferror@plt+0x4698>  // b.any
  4066bc:	ldr	x1, [x20, x1]
  4066c0:	mov	x2, x26
  4066c4:	ldr	x0, [x25]
  4066c8:	bl	401de0 <memcmp@plt>
  4066cc:	cbnz	w0, 406698 <ferror@plt+0x4698>
  4066d0:	add	x19, x19, #0x1
  4066d4:	sub	x0, x27, x19
  4066d8:	str	x0, [x21, x27, lsl #3]
  4066dc:	add	x27, x27, #0x1
  4066e0:	add	x25, x25, #0x30
  4066e4:	cmp	x22, x27
  4066e8:	b.ne	406670 <ferror@plt+0x4670>  // b.any
  4066ec:	ldr	x1, [x29, #104]
  4066f0:	strb	wzr, [x29, #176]
  4066f4:	stur	xzr, [x29, #180]
  4066f8:	add	x27, x29, #0xf4
  4066fc:	strb	wzr, [x29, #188]
  406700:	add	x26, x29, #0xb4
  406704:	str	xzr, [x1]
  406708:	mov	w0, #0x0                   	// #0
  40670c:	str	x24, [x29, #192]
  406710:	mov	x23, #0x0                   	// #0
  406714:	strb	wzr, [x29, #240]
  406718:	mov	w25, #0x1                   	// #1
  40671c:	stur	xzr, [x29, #244]
  406720:	strb	wzr, [x29, #252]
  406724:	str	x24, [x29, #256]
  406728:	cbz	w0, 406b60 <ferror@plt+0x4b60>
  40672c:	ldrb	w0, [x29, #272]
  406730:	cbnz	w0, 406c74 <ferror@plt+0x4c74>
  406734:	add	x0, x23, x23, lsl #1
  406738:	add	x0, x20, x0, lsl #4
  40673c:	ldr	x1, [x0, #8]
  406740:	ldr	x19, [x29, #264]
  406744:	cmp	x1, x19
  406748:	b.eq	4069bc <ferror@plt+0x49bc>  // b.none
  40674c:	cbnz	x23, 406a44 <ferror@plt+0x4a44>
  406750:	ldrb	w0, [x29, #188]
  406754:	cbnz	w0, 406c60 <ferror@plt+0x4c60>
  406758:	ldrb	w0, [x29, #176]
  40675c:	ldr	x19, [x29, #192]
  406760:	cbnz	w0, 406bc4 <ferror@plt+0x4bc4>
  406764:	ldrb	w1, [x19]
  406768:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40676c:	add	x0, x0, #0x150
  406770:	ubfx	x2, x1, #5, #3
  406774:	ldr	w0, [x0, x2, lsl #2]
  406778:	lsr	w0, w0, w1
  40677c:	tbz	w0, #0, 406bb4 <ferror@plt+0x4bb4>
  406780:	mov	x0, #0x1                   	// #1
  406784:	str	x0, [x29, #200]
  406788:	ldrb	w1, [x19]
  40678c:	strb	w0, [x29, #188]
  406790:	strb	w0, [x29, #208]
  406794:	mov	w19, w1
  406798:	str	w1, [x29, #212]
  40679c:	cbz	w19, 406ac0 <ferror@plt+0x4ac0>
  4067a0:	ldr	x19, [x29, #192]
  4067a4:	strb	wzr, [x29, #188]
  4067a8:	ldr	x0, [x29, #200]
  4067ac:	strb	wzr, [x29, #252]
  4067b0:	ldr	x24, [x29, #256]
  4067b4:	add	x19, x19, x0
  4067b8:	ldr	x0, [x29, #264]
  4067bc:	str	x19, [x29, #192]
  4067c0:	add	x24, x24, x0
  4067c4:	ldrb	w0, [x29, #240]
  4067c8:	str	x24, [x29, #256]
  4067cc:	cbz	w0, 4069f4 <ferror@plt+0x49f4>
  4067d0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4067d4:	mov	x1, x0
  4067d8:	mov	x0, x24
  4067dc:	bl	40ae38 <ferror@plt+0x8e38>
  4067e0:	mov	x2, x0
  4067e4:	add	x0, x29, #0xf0
  4067e8:	mov	x1, x24
  4067ec:	add	x3, x29, #0xf4
  4067f0:	add	x0, x0, #0x24
  4067f4:	bl	40c2b0 <ferror@plt+0xa2b0>
  4067f8:	str	x0, [x29, #264]
  4067fc:	cmn	x0, #0x1
  406800:	b.eq	406ba0 <ferror@plt+0x4ba0>  // b.none
  406804:	cmn	x0, #0x2
  406808:	b.eq	406c28 <ferror@plt+0x4c28>  // b.none
  40680c:	cbz	x0, 406c40 <ferror@plt+0x4c40>
  406810:	ldr	w19, [x29, #276]
  406814:	add	x0, x29, #0xf4
  406818:	strb	w25, [x29, #272]
  40681c:	bl	401dd0 <mbsinit@plt>
  406820:	cbz	w0, 406828 <ferror@plt+0x4828>
  406824:	strb	wzr, [x29, #240]
  406828:	strb	w25, [x29, #252]
  40682c:	cbz	w19, 406874 <ferror@plt+0x4874>
  406830:	add	x0, x23, x23, lsl #1
  406834:	add	x0, x20, x0, lsl #4
  406838:	ldrb	w1, [x0, #16]
  40683c:	cbz	w1, 40673c <ferror@plt+0x473c>
  406840:	ldr	w0, [x0, #20]
  406844:	cmp	w0, w19
  406848:	b.ne	40674c <ferror@plt+0x474c>  // b.any
  40684c:	ldp	x24, x19, [x29, #256]
  406850:	strb	wzr, [x29, #252]
  406854:	add	x23, x23, #0x1
  406858:	cmp	x22, x23
  40685c:	add	x24, x24, x19
  406860:	str	x24, [x29, #256]
  406864:	b.ne	4069ec <ferror@plt+0x49ec>  // b.any
  406868:	ldr	x1, [x29, #104]
  40686c:	ldr	x0, [x29, #192]
  406870:	str	x0, [x1]
  406874:	mov	x0, x20
  406878:	bl	40c490 <ferror@plt+0xa490>
  40687c:	mov	sp, x29
  406880:	mov	w0, #0x1                   	// #1
  406884:	ldp	x19, x20, [sp, #16]
  406888:	ldp	x21, x22, [sp, #32]
  40688c:	ldp	x23, x24, [sp, #48]
  406890:	ldp	x25, x26, [sp, #64]
  406894:	ldp	x27, x28, [sp, #80]
  406898:	ldp	x29, x30, [sp], #304
  40689c:	ret
  4068a0:	mov	sp, x29
  4068a4:	mov	w0, #0x0                   	// #0
  4068a8:	ldp	x19, x20, [sp, #16]
  4068ac:	ldp	x21, x22, [sp, #32]
  4068b0:	ldp	x23, x24, [sp, #48]
  4068b4:	ldp	x25, x26, [sp, #64]
  4068b8:	ldp	x27, x28, [sp, #80]
  4068bc:	ldp	x29, x30, [sp], #304
  4068c0:	ret
  4068c4:	bl	40c448 <ferror@plt+0xa448>
  4068c8:	mov	x20, x0
  4068cc:	b	406538 <ferror@plt+0x4538>
  4068d0:	mov	x0, x26
  4068d4:	bl	401dd0 <mbsinit@plt>
  4068d8:	cbz	w0, 406cd0 <ferror@plt+0x4cd0>
  4068dc:	mov	w0, #0x1                   	// #1
  4068e0:	strb	w0, [x29, #112]
  4068e4:	b	4065ec <ferror@plt+0x45ec>
  4068e8:	add	x4, x27, #0x18
  4068ec:	mov	x0, x4
  4068f0:	bl	401b00 <memcpy@plt>
  4068f4:	ldrb	w3, [x29, #144]
  4068f8:	ldr	x2, [x29, #136]
  4068fc:	str	x0, [x27]
  406900:	b	4065bc <ferror@plt+0x45bc>
  406904:	mov	x0, #0x1                   	// #1
  406908:	mov	w3, #0x0                   	// #0
  40690c:	strb	w0, [x29, #124]
  406910:	str	x0, [x29, #136]
  406914:	strb	wzr, [x29, #144]
  406918:	b	4065a8 <ferror@plt+0x45a8>
  40691c:	ldr	x0, [x29, #128]
  406920:	bl	401b30 <strlen@plt>
  406924:	str	x0, [x29, #136]
  406928:	mov	w1, #0x1                   	// #1
  40692c:	mov	w3, #0x0                   	// #0
  406930:	strb	w1, [x29, #124]
  406934:	strb	wzr, [x29, #144]
  406938:	b	4065a8 <ferror@plt+0x45a8>
  40693c:	ldr	x0, [x29, #128]
  406940:	mov	x1, #0x1                   	// #1
  406944:	str	x1, [x29, #136]
  406948:	ldrb	w0, [x0]
  40694c:	cbnz	w0, 406cf0 <ferror@plt+0x4cf0>
  406950:	ldr	w19, [x29, #148]
  406954:	cbz	w19, 406630 <ferror@plt+0x4630>
  406958:	bl	406498 <ferror@plt+0x4498>
  40695c:	ldr	x0, [x1, #8]
  406960:	ldr	x2, [x25, #8]
  406964:	cmp	x2, x0
  406968:	b.ne	40697c <ferror@plt+0x497c>  // b.any
  40696c:	ldr	x1, [x1]
  406970:	ldr	x0, [x25]
  406974:	bl	401de0 <memcmp@plt>
  406978:	cbz	w0, 4066d0 <ferror@plt+0x46d0>
  40697c:	cbz	x19, 4069b0 <ferror@plt+0x49b0>
  406980:	ldr	x0, [x21, x19, lsl #3]
  406984:	sub	x19, x19, x0
  406988:	add	x1, x19, x19, lsl #1
  40698c:	add	x1, x20, x1, lsl #4
  406990:	ldrb	w0, [x1, #16]
  406994:	cbz	w0, 40695c <ferror@plt+0x495c>
  406998:	ldr	w0, [x1, #20]
  40699c:	ldr	w1, [x25, #20]
  4069a0:	cmp	w1, w0
  4069a4:	b.eq	4066d0 <ferror@plt+0x46d0>  // b.none
  4069a8:	cbnz	x19, 406980 <ferror@plt+0x4980>
  4069ac:	nop
  4069b0:	mov	x19, #0x0                   	// #0
  4069b4:	str	x27, [x21, x27, lsl #3]
  4069b8:	b	4066dc <ferror@plt+0x46dc>
  4069bc:	ldr	x0, [x0]
  4069c0:	mov	x2, x19
  4069c4:	ldr	x24, [x29, #256]
  4069c8:	mov	x1, x24
  4069cc:	bl	401de0 <memcmp@plt>
  4069d0:	cbnz	w0, 40674c <ferror@plt+0x474c>
  4069d4:	add	x24, x24, x19
  4069d8:	strb	wzr, [x29, #252]
  4069dc:	str	x24, [x29, #256]
  4069e0:	add	x23, x23, #0x1
  4069e4:	cmp	x22, x23
  4069e8:	b.eq	406868 <ferror@plt+0x4868>  // b.none
  4069ec:	ldrb	w0, [x29, #240]
  4069f0:	cbnz	w0, 4067d0 <ferror@plt+0x47d0>
  4069f4:	ldrb	w2, [x24]
  4069f8:	adrp	x1, 40f000 <ferror@plt+0xd000>
  4069fc:	add	x1, x1, #0x150
  406a00:	ubfx	x0, x2, #5, #3
  406a04:	ldr	w0, [x1, x0, lsl #2]
  406a08:	lsr	w0, w0, w2
  406a0c:	tbz	w0, #0, 406a30 <ferror@plt+0x4a30>
  406a10:	mov	x0, #0x1                   	// #1
  406a14:	str	x0, [x29, #264]
  406a18:	ldrb	w1, [x24]
  406a1c:	strb	w0, [x29, #252]
  406a20:	mov	w19, w1
  406a24:	strb	w0, [x29, #272]
  406a28:	str	w1, [x29, #276]
  406a2c:	b	40682c <ferror@plt+0x482c>
  406a30:	mov	x0, x27
  406a34:	bl	401dd0 <mbsinit@plt>
  406a38:	cbz	w0, 406cd0 <ferror@plt+0x4cd0>
  406a3c:	strb	w25, [x29, #240]
  406a40:	b	4067d0 <ferror@plt+0x47d0>
  406a44:	ldr	x24, [x21, x23, lsl #3]
  406a48:	sub	x28, x23, x24
  406a4c:	cbz	x24, 406b58 <ferror@plt+0x4b58>
  406a50:	ldrb	w0, [x29, #188]
  406a54:	cbz	w0, 406c7c <ferror@plt+0x4c7c>
  406a58:	ldrb	w0, [x29, #208]
  406a5c:	cbnz	w0, 406ac4 <ferror@plt+0x4ac4>
  406a60:	ldr	x19, [x29, #192]
  406a64:	strb	wzr, [x29, #188]
  406a68:	ldr	x0, [x29, #200]
  406a6c:	subs	x24, x24, #0x1
  406a70:	add	x19, x19, x0
  406a74:	str	x19, [x29, #192]
  406a78:	b.eq	406b54 <ferror@plt+0x4b54>  // b.none
  406a7c:	ldrb	w0, [x29, #176]
  406a80:	cbnz	w0, 406ae0 <ferror@plt+0x4ae0>
  406a84:	ldrb	w2, [x19]
  406a88:	adrp	x1, 40f000 <ferror@plt+0xd000>
  406a8c:	add	x1, x1, #0x150
  406a90:	ubfx	x0, x2, #5, #3
  406a94:	ldr	w0, [x1, x0, lsl #2]
  406a98:	lsr	w0, w0, w2
  406a9c:	tbz	w0, #0, 406ad0 <ferror@plt+0x4ad0>
  406aa0:	mov	x0, #0x1                   	// #1
  406aa4:	str	x0, [x29, #200]
  406aa8:	ldrb	w1, [x19]
  406aac:	strb	w0, [x29, #188]
  406ab0:	strb	w0, [x29, #208]
  406ab4:	mov	w19, w1
  406ab8:	str	w1, [x29, #212]
  406abc:	cbnz	w19, 406a60 <ferror@plt+0x4a60>
  406ac0:	bl	401dc0 <abort@plt>
  406ac4:	ldr	w19, [x29, #212]
  406ac8:	cbnz	w19, 406a60 <ferror@plt+0x4a60>
  406acc:	b	406ac0 <ferror@plt+0x4ac0>
  406ad0:	mov	x0, x26
  406ad4:	bl	401dd0 <mbsinit@plt>
  406ad8:	cbz	w0, 406cd0 <ferror@plt+0x4cd0>
  406adc:	strb	w25, [x29, #176]
  406ae0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406ae4:	mov	x1, x0
  406ae8:	mov	x0, x19
  406aec:	bl	40ae38 <ferror@plt+0x8e38>
  406af0:	mov	x2, x0
  406af4:	add	x0, x29, #0xb0
  406af8:	mov	x1, x19
  406afc:	add	x3, x29, #0xb4
  406b00:	add	x0, x0, #0x24
  406b04:	bl	40c2b0 <ferror@plt+0xa2b0>
  406b08:	str	x0, [x29, #200]
  406b0c:	cmn	x0, #0x1
  406b10:	b.eq	406b44 <ferror@plt+0x4b44>  // b.none
  406b14:	cmn	x0, #0x2
  406b18:	b.eq	406b68 <ferror@plt+0x4b68>  // b.none
  406b1c:	cbz	x0, 406b80 <ferror@plt+0x4b80>
  406b20:	ldr	w19, [x29, #212]
  406b24:	add	x0, x29, #0xb4
  406b28:	strb	w25, [x29, #208]
  406b2c:	bl	401dd0 <mbsinit@plt>
  406b30:	cbz	w0, 406b38 <ferror@plt+0x4b38>
  406b34:	strb	wzr, [x29, #176]
  406b38:	strb	w25, [x29, #188]
  406b3c:	cbnz	w19, 406a60 <ferror@plt+0x4a60>
  406b40:	b	406ac0 <ferror@plt+0x4ac0>
  406b44:	mov	x0, #0x1                   	// #1
  406b48:	str	x0, [x29, #200]
  406b4c:	strb	wzr, [x29, #208]
  406b50:	b	406a60 <ferror@plt+0x4a60>
  406b54:	mov	x23, x28
  406b58:	ldrb	w0, [x29, #252]
  406b5c:	cbnz	w0, 40672c <ferror@plt+0x472c>
  406b60:	ldr	x24, [x29, #256]
  406b64:	b	4069ec <ferror@plt+0x49ec>
  406b68:	ldr	x19, [x29, #192]
  406b6c:	mov	x0, x19
  406b70:	bl	401b30 <strlen@plt>
  406b74:	str	x0, [x29, #200]
  406b78:	strb	wzr, [x29, #208]
  406b7c:	b	406a64 <ferror@plt+0x4a64>
  406b80:	ldr	x19, [x29, #192]
  406b84:	mov	x0, #0x1                   	// #1
  406b88:	str	x0, [x29, #200]
  406b8c:	ldrb	w0, [x19]
  406b90:	cbnz	w0, 406cf0 <ferror@plt+0x4cf0>
  406b94:	ldr	w19, [x29, #212]
  406b98:	cbz	w19, 406b24 <ferror@plt+0x4b24>
  406b9c:	bl	406498 <ferror@plt+0x4498>
  406ba0:	mov	x0, #0x1                   	// #1
  406ba4:	strb	w0, [x29, #252]
  406ba8:	str	x0, [x29, #264]
  406bac:	strb	wzr, [x29, #272]
  406bb0:	b	406734 <ferror@plt+0x4734>
  406bb4:	mov	x0, x26
  406bb8:	bl	401dd0 <mbsinit@plt>
  406bbc:	cbz	w0, 406cd0 <ferror@plt+0x4cd0>
  406bc0:	strb	w25, [x29, #176]
  406bc4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406bc8:	mov	x1, x0
  406bcc:	mov	x0, x19
  406bd0:	bl	40ae38 <ferror@plt+0x8e38>
  406bd4:	mov	x2, x0
  406bd8:	add	x0, x29, #0xb0
  406bdc:	mov	x1, x19
  406be0:	add	x3, x29, #0xb4
  406be4:	add	x0, x0, #0x24
  406be8:	bl	40c2b0 <ferror@plt+0xa2b0>
  406bec:	str	x0, [x29, #200]
  406bf0:	cmn	x0, #0x1
  406bf4:	b.eq	406c84 <ferror@plt+0x4c84>  // b.none
  406bf8:	cmn	x0, #0x2
  406bfc:	b.eq	406c98 <ferror@plt+0x4c98>  // b.none
  406c00:	cbz	x0, 406cb0 <ferror@plt+0x4cb0>
  406c04:	ldr	w19, [x29, #212]
  406c08:	add	x0, x29, #0xb4
  406c0c:	strb	w25, [x29, #208]
  406c10:	bl	401dd0 <mbsinit@plt>
  406c14:	cbz	w0, 406c1c <ferror@plt+0x4c1c>
  406c18:	strb	wzr, [x29, #176]
  406c1c:	strb	w25, [x29, #188]
  406c20:	cbnz	w19, 4067a0 <ferror@plt+0x47a0>
  406c24:	b	406ac0 <ferror@plt+0x4ac0>
  406c28:	ldr	x0, [x29, #256]
  406c2c:	bl	401b30 <strlen@plt>
  406c30:	strb	w25, [x29, #252]
  406c34:	str	x0, [x29, #264]
  406c38:	strb	wzr, [x29, #272]
  406c3c:	b	406734 <ferror@plt+0x4734>
  406c40:	ldr	x24, [x29, #256]
  406c44:	mov	x0, #0x1                   	// #1
  406c48:	str	x0, [x29, #264]
  406c4c:	ldrb	w0, [x24]
  406c50:	cbnz	w0, 406cf0 <ferror@plt+0x4cf0>
  406c54:	ldr	w19, [x29, #276]
  406c58:	cbz	w19, 406814 <ferror@plt+0x4814>
  406c5c:	bl	406498 <ferror@plt+0x4498>
  406c60:	ldrb	w0, [x29, #208]
  406c64:	cbz	w0, 4067a0 <ferror@plt+0x47a0>
  406c68:	ldr	w19, [x29, #212]
  406c6c:	cbnz	w19, 4067a0 <ferror@plt+0x47a0>
  406c70:	b	406ac0 <ferror@plt+0x4ac0>
  406c74:	ldr	w19, [x29, #276]
  406c78:	b	40682c <ferror@plt+0x482c>
  406c7c:	ldr	x19, [x29, #192]
  406c80:	b	406a7c <ferror@plt+0x4a7c>
  406c84:	mov	x0, #0x1                   	// #1
  406c88:	str	x0, [x29, #200]
  406c8c:	strb	wzr, [x29, #208]
  406c90:	ldr	x19, [x29, #192]
  406c94:	b	4067a4 <ferror@plt+0x47a4>
  406c98:	ldr	x19, [x29, #192]
  406c9c:	mov	x0, x19
  406ca0:	bl	401b30 <strlen@plt>
  406ca4:	str	x0, [x29, #200]
  406ca8:	strb	wzr, [x29, #208]
  406cac:	b	4067a4 <ferror@plt+0x47a4>
  406cb0:	ldr	x19, [x29, #192]
  406cb4:	mov	x0, #0x1                   	// #1
  406cb8:	str	x0, [x29, #200]
  406cbc:	ldrb	w0, [x19]
  406cc0:	cbnz	w0, 406cf0 <ferror@plt+0x4cf0>
  406cc4:	ldr	w19, [x29, #212]
  406cc8:	cbz	w19, 406c08 <ferror@plt+0x4c08>
  406ccc:	bl	406498 <ferror@plt+0x4498>
  406cd0:	adrp	x3, 40e000 <ferror@plt+0xc000>
  406cd4:	adrp	x1, 40e000 <ferror@plt+0xc000>
  406cd8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  406cdc:	add	x3, x3, #0x930
  406ce0:	add	x1, x1, #0x8d8
  406ce4:	add	x0, x0, #0x900
  406ce8:	mov	w2, #0x96                  	// #150
  406cec:	bl	401fa0 <__assert_fail@plt>
  406cf0:	adrp	x3, 40e000 <ferror@plt+0xc000>
  406cf4:	adrp	x1, 40e000 <ferror@plt+0xc000>
  406cf8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  406cfc:	add	x3, x3, #0x930
  406d00:	add	x1, x1, #0x8d8
  406d04:	add	x0, x0, #0x918
  406d08:	mov	w2, #0xb2                  	// #178
  406d0c:	bl	401fa0 <__assert_fail@plt>
  406d10:	stp	x29, x30, [sp, #-448]!
  406d14:	mov	x29, sp
  406d18:	stp	x21, x22, [sp, #32]
  406d1c:	mov	x21, x0
  406d20:	stp	x23, x24, [sp, #48]
  406d24:	mov	x24, x1
  406d28:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406d2c:	cmp	x0, #0x1
  406d30:	b.hi	406e64 <ferror@plt+0x4e64>  // b.pmore
  406d34:	ldrb	w23, [x24]
  406d38:	mov	x0, x21
  406d3c:	cbz	w23, 406e08 <ferror@plt+0x4e08>
  406d40:	ldrb	w0, [x21]
  406d44:	cbz	w0, 406e50 <ferror@plt+0x4e50>
  406d48:	mov	x22, #0x0                   	// #0
  406d4c:	mov	x2, #0x0                   	// #0
  406d50:	mov	w0, #0x1                   	// #1
  406d54:	stp	x19, x20, [sp, #16]
  406d58:	stp	x25, x26, [sp, #64]
  406d5c:	mov	x25, x24
  406d60:	mov	x26, #0x0                   	// #0
  406d64:	b	406db8 <ferror@plt+0x4db8>
  406d68:	cbz	x25, 406d88 <ferror@plt+0x4d88>
  406d6c:	mov	x0, x25
  406d70:	sub	x1, x19, x26
  406d74:	bl	401b70 <strnlen@plt>
  406d78:	add	x25, x25, x0
  406d7c:	ldrb	w0, [x25]
  406d80:	cbnz	w0, 407164 <ferror@plt+0x5164>
  406d84:	mov	x26, x19
  406d88:	mov	x0, x24
  406d8c:	bl	401b30 <strlen@plt>
  406d90:	add	x3, sp, #0x180
  406d94:	mov	x2, x0
  406d98:	mov	x1, x24
  406d9c:	mov	x0, x20
  406da0:	bl	406340 <ferror@plt+0x4340>
  406da4:	ands	w0, w0, #0xff
  406da8:	b.ne	4078f8 <ferror@plt+0x58f8>  // b.any
  406dac:	mov	x25, #0x0                   	// #0
  406db0:	mov	x21, x20
  406db4:	mov	x2, x19
  406db8:	mov	x20, x21
  406dbc:	add	x22, x22, #0x1
  406dc0:	add	x19, x2, #0x1
  406dc4:	ldrb	w1, [x20], #1
  406dc8:	cmp	w1, w23
  406dcc:	b.eq	406e18 <ferror@plt+0x4e18>  // b.none
  406dd0:	ldrb	w1, [x20]
  406dd4:	cbz	w1, 406e48 <ferror@plt+0x4e48>
  406dd8:	cmp	x22, #0x9
  406ddc:	cset	w1, hi  // hi = pmore
  406de0:	ands	w21, w0, w1
  406de4:	b.eq	406db0 <ferror@plt+0x4db0>  // b.none
  406de8:	add	x0, x22, x22, lsl #2
  406dec:	cmp	x19, x0
  406df0:	b.cs	406d68 <ferror@plt+0x4d68>  // b.hs, b.nlast
  406df4:	mov	w0, w21
  406df8:	b	406db0 <ferror@plt+0x4db0>
  406dfc:	ldp	x19, x20, [sp, #16]
  406e00:	mov	x0, x21
  406e04:	ldp	x25, x26, [sp, #64]
  406e08:	ldp	x21, x22, [sp, #32]
  406e0c:	ldp	x23, x24, [sp, #48]
  406e10:	ldp	x29, x30, [sp], #448
  406e14:	ret
  406e18:	ldrb	w1, [x24, #1]
  406e1c:	cbz	w1, 406dfc <ferror@plt+0x4dfc>
  406e20:	sub	x4, x21, x2
  406e24:	sub	x3, x24, x2
  406e28:	b	406e40 <ferror@plt+0x4e40>
  406e2c:	add	x19, x19, #0x1
  406e30:	cmp	w2, w1
  406e34:	b.ne	406dd0 <ferror@plt+0x4dd0>  // b.any
  406e38:	ldrb	w1, [x3, x19]
  406e3c:	cbz	w1, 406dfc <ferror@plt+0x4dfc>
  406e40:	ldrb	w2, [x4, x19]
  406e44:	cbnz	w2, 406e2c <ferror@plt+0x4e2c>
  406e48:	ldp	x19, x20, [sp, #16]
  406e4c:	ldp	x25, x26, [sp, #64]
  406e50:	mov	x0, #0x0                   	// #0
  406e54:	ldp	x21, x22, [sp, #32]
  406e58:	ldp	x23, x24, [sp, #48]
  406e5c:	ldp	x29, x30, [sp], #448
  406e60:	ret
  406e64:	stp	x19, x20, [sp, #16]
  406e68:	adrp	x23, 40f000 <ferror@plt+0xd000>
  406e6c:	add	x23, x23, #0x150
  406e70:	ldrb	w1, [x24]
  406e74:	add	x19, sp, #0x84
  406e78:	strb	wzr, [sp, #128]
  406e7c:	stur	xzr, [sp, #132]
  406e80:	ubfx	x0, x1, #5, #3
  406e84:	strb	wzr, [sp, #140]
  406e88:	str	x24, [sp, #144]
  406e8c:	ldr	w0, [x23, x0, lsl #2]
  406e90:	lsr	w0, w0, w1
  406e94:	tbz	w0, #0, 407734 <ferror@plt+0x5734>
  406e98:	mov	x0, #0x1                   	// #1
  406e9c:	strb	w0, [sp, #140]
  406ea0:	str	x0, [sp, #152]
  406ea4:	mov	w19, w1
  406ea8:	strb	w0, [sp, #160]
  406eac:	str	w1, [sp, #164]
  406eb0:	cbz	w19, 407170 <ferror@plt+0x5170>
  406eb4:	stp	x25, x26, [sp, #64]
  406eb8:	stp	x27, x28, [sp, #80]
  406ebc:	mov	w0, #0x1                   	// #1
  406ec0:	str	w0, [sp, #116]
  406ec4:	add	x0, sp, #0x200
  406ec8:	strb	wzr, [sp, #256]
  406ecc:	add	x27, sp, #0x144
  406ed0:	str	xzr, [sp, #120]
  406ed4:	add	x25, sp, #0x184
  406ed8:	stur	xzr, [x0, #-252]
  406edc:	mov	x22, x21
  406ee0:	ldrb	w0, [sp, #256]
  406ee4:	add	x20, sp, #0x100
  406ee8:	strb	wzr, [sp, #192]
  406eec:	mov	x26, #0x0                   	// #0
  406ef0:	stur	xzr, [sp, #196]
  406ef4:	mov	x19, #0x0                   	// #0
  406ef8:	strb	wzr, [sp, #204]
  406efc:	str	x24, [sp, #208]
  406f00:	strb	wzr, [sp, #268]
  406f04:	str	x21, [sp, #272]
  406f08:	cbnz	w0, 4071b8 <ferror@plt+0x51b8>
  406f0c:	nop
  406f10:	ldrb	w1, [x22]
  406f14:	ubfx	x0, x1, #5, #3
  406f18:	ldr	w0, [x23, x0, lsl #2]
  406f1c:	lsr	w0, w0, w1
  406f20:	tbz	w0, #0, 4073dc <ferror@plt+0x53dc>
  406f24:	mov	x0, #0x1                   	// #1
  406f28:	str	x0, [sp, #280]
  406f2c:	ldrb	w1, [x22]
  406f30:	strb	w0, [sp, #268]
  406f34:	mov	w22, w1
  406f38:	strb	w0, [sp, #288]
  406f3c:	str	w1, [sp, #292]
  406f40:	cbz	w22, 40729c <ferror@plt+0x529c>
  406f44:	cmp	x26, #0x9
  406f48:	ldr	w1, [sp, #116]
  406f4c:	cset	w0, hi  // hi = pmore
  406f50:	ands	w0, w1, w0
  406f54:	b.eq	4073d4 <ferror@plt+0x53d4>  // b.none
  406f58:	add	x1, x26, x26, lsl #2
  406f5c:	cmp	x19, x1
  406f60:	b.cs	407400 <ferror@plt+0x5400>  // b.hs, b.nlast
  406f64:	add	x19, x19, #0x1
  406f68:	str	w0, [sp, #116]
  406f6c:	ldrb	w0, [sp, #160]
  406f70:	cbz	w0, 407318 <ferror@plt+0x5318>
  406f74:	ldr	w0, [sp, #164]
  406f78:	ldr	w1, [sp, #292]
  406f7c:	cmp	w1, w0
  406f80:	b.ne	407198 <ferror@plt+0x5198>  // b.any
  406f84:	ldrb	w6, [x24]
  406f88:	ldp	x2, x0, [sp, #272]
  406f8c:	str	x0, [sp, #344]
  406f90:	ldp	x4, x5, [sp, #256]
  406f94:	ubfx	x0, x6, #5, #3
  406f98:	ldr	x1, [sp, #344]
  406f9c:	stp	x4, x5, [sp, #320]
  406fa0:	ldr	w0, [x23, x0, lsl #2]
  406fa4:	add	x1, x1, x2
  406fa8:	strb	wzr, [sp, #384]
  406fac:	strb	wzr, [sp, #396]
  406fb0:	str	x24, [sp, #400]
  406fb4:	lsr	w0, w0, w6
  406fb8:	ldp	x4, x5, [sp, #288]
  406fbc:	str	xzr, [x25]
  406fc0:	ldp	x2, x3, [sp, #304]
  406fc4:	strb	wzr, [sp, #332]
  406fc8:	str	x1, [sp, #336]
  406fcc:	stp	x4, x5, [sp, #352]
  406fd0:	stp	x2, x3, [sp, #368]
  406fd4:	tbz	w0, #0, 4076bc <ferror@plt+0x56bc>
  406fd8:	mov	x0, #0x1                   	// #1
  406fdc:	mov	w28, w6
  406fe0:	mov	x22, x0
  406fe4:	strb	w0, [sp, #396]
  406fe8:	str	x0, [sp, #408]
  406fec:	strb	w0, [sp, #416]
  406ff0:	str	w6, [sp, #420]
  406ff4:	cbz	w28, 407978 <ferror@plt+0x5978>
  406ff8:	ldr	x20, [sp, #400]
  406ffc:	add	x0, sp, #0x1a4
  407000:	str	x0, [sp, #104]
  407004:	add	x28, x20, x22
  407008:	ldrb	w0, [sp, #384]
  40700c:	add	x19, x19, #0x1
  407010:	strb	wzr, [sp, #396]
  407014:	mov	w22, #0x1                   	// #1
  407018:	str	x28, [sp, #400]
  40701c:	mov	x20, #0x1                   	// #1
  407020:	cbnz	w0, 4070e8 <ferror@plt+0x50e8>
  407024:	nop
  407028:	ldrb	w1, [x28]
  40702c:	ubfx	x0, x1, #5, #3
  407030:	ldr	w0, [x23, x0, lsl #2]
  407034:	lsr	w0, w0, w1
  407038:	tbz	w0, #0, 4072cc <ferror@plt+0x52cc>
  40703c:	str	x20, [sp, #408]
  407040:	ldrb	w0, [x28]
  407044:	strb	w20, [sp, #396]
  407048:	strb	w20, [sp, #416]
  40704c:	mov	w28, w0
  407050:	str	w0, [sp, #420]
  407054:	cbz	w28, 407144 <ferror@plt+0x5144>
  407058:	ldrb	w0, [sp, #332]
  40705c:	cbnz	w0, 4072bc <ferror@plt+0x52bc>
  407060:	ldrb	w0, [sp, #320]
  407064:	ldr	x28, [sp, #336]
  407068:	cbnz	w0, 407240 <ferror@plt+0x5240>
  40706c:	ldrb	w1, [x28]
  407070:	ubfx	x0, x1, #5, #3
  407074:	ldr	w0, [x23, x0, lsl #2]
  407078:	lsr	w0, w0, w1
  40707c:	tbz	w0, #0, 407230 <ferror@plt+0x5230>
  407080:	str	x20, [sp, #344]
  407084:	ldrb	w0, [x28]
  407088:	strb	w20, [sp, #332]
  40708c:	mov	w28, w0
  407090:	strb	w20, [sp, #352]
  407094:	str	w0, [sp, #356]
  407098:	cbz	w28, 40729c <ferror@plt+0x529c>
  40709c:	ldrb	w0, [sp, #416]
  4070a0:	cbz	w0, 407188 <ferror@plt+0x5188>
  4070a4:	ldr	w0, [sp, #420]
  4070a8:	cmp	w0, w28
  4070ac:	cset	w0, ne  // ne = any
  4070b0:	add	x1, x19, #0x1
  4070b4:	cbnz	w0, 407198 <ferror@plt+0x5198>
  4070b8:	mov	x19, x1
  4070bc:	strb	wzr, [sp, #332]
  4070c0:	ldp	x0, x1, [sp, #336]
  4070c4:	strb	wzr, [sp, #396]
  4070c8:	ldr	x4, [sp, #400]
  4070cc:	add	x0, x0, x1
  4070d0:	str	x0, [sp, #336]
  4070d4:	ldr	x1, [sp, #408]
  4070d8:	ldrb	w0, [sp, #384]
  4070dc:	add	x28, x4, x1
  4070e0:	str	x28, [sp, #400]
  4070e4:	cbz	w0, 407028 <ferror@plt+0x5028>
  4070e8:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4070ec:	mov	x1, x0
  4070f0:	mov	x0, x28
  4070f4:	bl	40ae38 <ferror@plt+0x8e38>
  4070f8:	mov	x2, x0
  4070fc:	mov	x3, x25
  407100:	ldr	x0, [sp, #104]
  407104:	mov	x1, x28
  407108:	bl	40c2b0 <ferror@plt+0xa2b0>
  40710c:	str	x0, [sp, #408]
  407110:	cmn	x0, #0x1
  407114:	b.eq	407330 <ferror@plt+0x5330>  // b.none
  407118:	cmn	x0, #0x2
  40711c:	b.eq	407340 <ferror@plt+0x5340>  // b.none
  407120:	cbz	x0, 407380 <ferror@plt+0x5380>
  407124:	ldr	w28, [sp, #420]
  407128:	mov	x0, x25
  40712c:	strb	w22, [sp, #416]
  407130:	bl	401dd0 <mbsinit@plt>
  407134:	cbz	w0, 40713c <ferror@plt+0x513c>
  407138:	strb	wzr, [sp, #384]
  40713c:	strb	w22, [sp, #396]
  407140:	cbnz	w28, 407058 <ferror@plt+0x5058>
  407144:	ldp	x19, x20, [sp, #16]
  407148:	ldp	x21, x22, [sp, #32]
  40714c:	ldp	x23, x24, [sp, #48]
  407150:	ldp	x25, x26, [sp, #64]
  407154:	ldp	x27, x28, [sp, #80]
  407158:	ldr	x0, [sp, #272]
  40715c:	ldp	x29, x30, [sp], #448
  407160:	ret
  407164:	mov	w0, w21
  407168:	mov	x26, x19
  40716c:	b	406db0 <ferror@plt+0x4db0>
  407170:	mov	x0, x21
  407174:	ldp	x19, x20, [sp, #16]
  407178:	b	406e08 <ferror@plt+0x4e08>
  40717c:	strb	w20, [sp, #332]
  407180:	str	x20, [sp, #344]
  407184:	strb	wzr, [sp, #352]
  407188:	ldr	x2, [sp, #344]
  40718c:	ldr	x0, [sp, #408]
  407190:	cmp	x2, x0
  407194:	b.eq	407218 <ferror@plt+0x5218>  // b.none
  407198:	ldp	x22, x20, [sp, #272]
  40719c:	add	x22, x22, x20
  4071a0:	ldrb	w0, [sp, #256]
  4071a4:	add	x26, x26, #0x1
  4071a8:	strb	wzr, [sp, #268]
  4071ac:	add	x20, sp, #0x100
  4071b0:	str	x22, [sp, #272]
  4071b4:	cbz	w0, 406f10 <ferror@plt+0x4f10>
  4071b8:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4071bc:	mov	x1, x0
  4071c0:	mov	x0, x22
  4071c4:	bl	40ae38 <ferror@plt+0x8e38>
  4071c8:	mov	x1, x22
  4071cc:	mov	x2, x0
  4071d0:	add	x3, x20, #0x4
  4071d4:	add	x0, x20, #0x24
  4071d8:	bl	40c2b0 <ferror@plt+0xa2b0>
  4071dc:	str	x0, [sp, #280]
  4071e0:	cmn	x0, #0x1
  4071e4:	b.eq	4072e0 <ferror@plt+0x52e0>  // b.none
  4071e8:	cmn	x0, #0x2
  4071ec:	b.eq	407680 <ferror@plt+0x5680>  // b.none
  4071f0:	cbz	x0, 40769c <ferror@plt+0x569c>
  4071f4:	ldr	w22, [sp, #292]
  4071f8:	add	x0, x20, #0x4
  4071fc:	mov	w20, #0x1                   	// #1
  407200:	strb	w20, [sp, #288]
  407204:	bl	401dd0 <mbsinit@plt>
  407208:	cbz	w0, 407210 <ferror@plt+0x5210>
  40720c:	strb	wzr, [sp, #256]
  407210:	strb	w20, [sp, #268]
  407214:	b	406f40 <ferror@plt+0x4f40>
  407218:	ldr	x0, [sp, #336]
  40721c:	ldr	x1, [sp, #400]
  407220:	bl	401de0 <memcmp@plt>
  407224:	cmp	w0, #0x0
  407228:	cset	w0, ne  // ne = any
  40722c:	b	4070b0 <ferror@plt+0x50b0>
  407230:	mov	x0, x27
  407234:	bl	401dd0 <mbsinit@plt>
  407238:	cbz	w0, 407910 <ferror@plt+0x5910>
  40723c:	strb	w22, [sp, #320]
  407240:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407244:	mov	x1, x0
  407248:	mov	x0, x28
  40724c:	bl	40ae38 <ferror@plt+0x8e38>
  407250:	mov	x3, x27
  407254:	mov	x2, x0
  407258:	mov	x1, x28
  40725c:	add	x0, sp, #0x164
  407260:	bl	40c2b0 <ferror@plt+0xa2b0>
  407264:	str	x0, [sp, #344]
  407268:	cmn	x0, #0x1
  40726c:	b.eq	40717c <ferror@plt+0x517c>  // b.none
  407270:	cmn	x0, #0x2
  407274:	b.eq	407358 <ferror@plt+0x5358>  // b.none
  407278:	cbz	x0, 40739c <ferror@plt+0x539c>
  40727c:	ldr	w28, [sp, #356]
  407280:	mov	x0, x27
  407284:	strb	w22, [sp, #352]
  407288:	bl	401dd0 <mbsinit@plt>
  40728c:	cbz	w0, 407294 <ferror@plt+0x5294>
  407290:	strb	wzr, [sp, #320]
  407294:	strb	w22, [sp, #332]
  407298:	cbnz	w28, 40709c <ferror@plt+0x509c>
  40729c:	mov	x0, #0x0                   	// #0
  4072a0:	ldp	x19, x20, [sp, #16]
  4072a4:	ldp	x21, x22, [sp, #32]
  4072a8:	ldp	x23, x24, [sp, #48]
  4072ac:	ldp	x25, x26, [sp, #64]
  4072b0:	ldp	x27, x28, [sp, #80]
  4072b4:	ldp	x29, x30, [sp], #448
  4072b8:	ret
  4072bc:	ldrb	w0, [sp, #352]
  4072c0:	cbz	w0, 407188 <ferror@plt+0x5188>
  4072c4:	ldr	w28, [sp, #356]
  4072c8:	b	407098 <ferror@plt+0x5098>
  4072cc:	mov	x0, x25
  4072d0:	bl	401dd0 <mbsinit@plt>
  4072d4:	cbz	w0, 407910 <ferror@plt+0x5910>
  4072d8:	strb	w22, [sp, #384]
  4072dc:	b	4070e8 <ferror@plt+0x50e8>
  4072e0:	mov	x0, #0x1                   	// #1
  4072e4:	strb	w0, [sp, #268]
  4072e8:	str	x0, [sp, #280]
  4072ec:	strb	wzr, [sp, #288]
  4072f0:	cmp	x26, #0x9
  4072f4:	ldr	w1, [sp, #116]
  4072f8:	cset	w0, hi  // hi = pmore
  4072fc:	ands	w0, w1, w0
  407300:	b.eq	4073f8 <ferror@plt+0x53f8>  // b.none
  407304:	add	x1, x26, x26, lsl #2
  407308:	cmp	x19, x1
  40730c:	b.cs	407400 <ferror@plt+0x5400>  // b.hs, b.nlast
  407310:	add	x19, x19, #0x1
  407314:	str	w0, [sp, #116]
  407318:	ldr	x0, [sp, #152]
  40731c:	ldr	x20, [sp, #280]
  407320:	cmp	x20, x0
  407324:	b.eq	4073b8 <ferror@plt+0x53b8>  // b.none
  407328:	ldr	x22, [sp, #272]
  40732c:	b	40719c <ferror@plt+0x519c>
  407330:	strb	w20, [sp, #396]
  407334:	str	x20, [sp, #408]
  407338:	strb	wzr, [sp, #416]
  40733c:	b	407058 <ferror@plt+0x5058>
  407340:	ldr	x0, [sp, #400]
  407344:	bl	401b30 <strlen@plt>
  407348:	strb	w22, [sp, #396]
  40734c:	str	x0, [sp, #408]
  407350:	strb	wzr, [sp, #416]
  407354:	b	407058 <ferror@plt+0x5058>
  407358:	ldr	x0, [sp, #336]
  40735c:	bl	401b30 <strlen@plt>
  407360:	str	x0, [sp, #344]
  407364:	ldr	x0, [sp, #408]
  407368:	strb	w22, [sp, #332]
  40736c:	ldr	x2, [sp, #344]
  407370:	strb	wzr, [sp, #352]
  407374:	cmp	x2, x0
  407378:	b.ne	407198 <ferror@plt+0x5198>  // b.any
  40737c:	b	407218 <ferror@plt+0x5218>
  407380:	ldr	x0, [sp, #400]
  407384:	str	x20, [sp, #408]
  407388:	ldrb	w0, [x0]
  40738c:	cbnz	w0, 407944 <ferror@plt+0x5944>
  407390:	ldr	w28, [sp, #420]
  407394:	cbz	w28, 407128 <ferror@plt+0x5128>
  407398:	bl	406498 <ferror@plt+0x4498>
  40739c:	ldr	x0, [sp, #336]
  4073a0:	str	x20, [sp, #344]
  4073a4:	ldrb	w0, [x0]
  4073a8:	cbnz	w0, 407944 <ferror@plt+0x5944>
  4073ac:	ldr	w28, [sp, #356]
  4073b0:	cbz	w28, 407280 <ferror@plt+0x5280>
  4073b4:	bl	406498 <ferror@plt+0x4498>
  4073b8:	ldr	x1, [sp, #144]
  4073bc:	mov	x2, x20
  4073c0:	ldr	x22, [sp, #272]
  4073c4:	mov	x0, x22
  4073c8:	bl	401de0 <memcmp@plt>
  4073cc:	cbnz	w0, 40719c <ferror@plt+0x519c>
  4073d0:	b	406f84 <ferror@plt+0x4f84>
  4073d4:	add	x19, x19, #0x1
  4073d8:	b	406f6c <ferror@plt+0x4f6c>
  4073dc:	add	x20, sp, #0x100
  4073e0:	add	x0, x20, #0x4
  4073e4:	bl	401dd0 <mbsinit@plt>
  4073e8:	cbz	w0, 407910 <ferror@plt+0x5910>
  4073ec:	mov	w0, #0x1                   	// #1
  4073f0:	strb	w0, [sp, #256]
  4073f4:	b	4071b8 <ferror@plt+0x51b8>
  4073f8:	add	x19, x19, #0x1
  4073fc:	b	407318 <ferror@plt+0x5318>
  407400:	ldr	x0, [sp, #120]
  407404:	subs	x22, x19, x0
  407408:	ldrb	w0, [sp, #204]
  40740c:	b.eq	4078e4 <ferror@plt+0x58e4>  // b.none
  407410:	cbz	w0, 4077c4 <ferror@plt+0x57c4>
  407414:	ldrb	w0, [sp, #224]
  407418:	cbnz	w0, 407674 <ferror@plt+0x5674>
  40741c:	ldrb	w1, [sp, #192]
  407420:	ldr	x20, [sp, #208]
  407424:	strb	wzr, [sp, #204]
  407428:	ldr	x0, [sp, #216]
  40742c:	subs	x22, x22, #0x1
  407430:	add	x20, x20, x0
  407434:	str	x20, [sp, #208]
  407438:	mov	x3, x20
  40743c:	b.eq	407550 <ferror@plt+0x5550>  // b.none
  407440:	add	x28, sp, #0xc0
  407444:	cbnz	w1, 4074b4 <ferror@plt+0x54b4>
  407448:	ldrb	w2, [x20]
  40744c:	ubfx	x0, x2, #5, #3
  407450:	ldr	w0, [x23, x0, lsl #2]
  407454:	lsr	w0, w0, w2
  407458:	tbz	w0, #0, 40749c <ferror@plt+0x549c>
  40745c:	mov	x0, #0x1                   	// #1
  407460:	str	x0, [sp, #216]
  407464:	ldrb	w2, [x20]
  407468:	strb	w0, [sp, #204]
  40746c:	strb	w0, [sp, #224]
  407470:	str	w2, [sp, #228]
  407474:	cbnz	w2, 407424 <ferror@plt+0x5424>
  407478:	add	x2, sp, #0x180
  40747c:	mov	x1, x24
  407480:	mov	x0, x21
  407484:	bl	4064c0 <ferror@plt+0x44c0>
  407488:	ands	w0, w0, #0xff
  40748c:	str	w0, [sp, #116]
  407490:	b.ne	407964 <ferror@plt+0x5964>  // b.any
  407494:	ldrb	w1, [sp, #288]
  407498:	b	40760c <ferror@plt+0x560c>
  40749c:	add	x28, sp, #0xc0
  4074a0:	add	x0, x28, #0x4
  4074a4:	bl	401dd0 <mbsinit@plt>
  4074a8:	cbz	w0, 407910 <ferror@plt+0x5910>
  4074ac:	mov	w0, #0x1                   	// #1
  4074b0:	strb	w0, [sp, #192]
  4074b4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4074b8:	mov	x1, x0
  4074bc:	mov	x0, x20
  4074c0:	bl	40ae38 <ferror@plt+0x8e38>
  4074c4:	mov	x1, x20
  4074c8:	mov	x2, x0
  4074cc:	add	x3, x28, #0x4
  4074d0:	add	x0, x28, #0x24
  4074d4:	bl	40c2b0 <ferror@plt+0xa2b0>
  4074d8:	str	x0, [sp, #216]
  4074dc:	cmn	x0, #0x1
  4074e0:	b.eq	40751c <ferror@plt+0x551c>  // b.none
  4074e4:	cmn	x0, #0x2
  4074e8:	b.eq	407620 <ferror@plt+0x5620>  // b.none
  4074ec:	cbz	x0, 407654 <ferror@plt+0x5654>
  4074f0:	ldr	w1, [sp, #228]
  4074f4:	add	x0, x28, #0x4
  4074f8:	mov	w20, #0x1                   	// #1
  4074fc:	str	w1, [sp, #104]
  407500:	strb	w20, [sp, #224]
  407504:	bl	401dd0 <mbsinit@plt>
  407508:	ldr	w1, [sp, #104]
  40750c:	cbnz	w0, 40763c <ferror@plt+0x563c>
  407510:	strb	w20, [sp, #204]
  407514:	cbnz	w1, 40741c <ferror@plt+0x541c>
  407518:	b	407478 <ferror@plt+0x5478>
  40751c:	mov	x0, #0x1                   	// #1
  407520:	str	x0, [sp, #216]
  407524:	ldr	x20, [sp, #208]
  407528:	strb	wzr, [sp, #204]
  40752c:	ldr	x0, [sp, #216]
  407530:	strb	wzr, [sp, #224]
  407534:	ldrb	w1, [sp, #192]
  407538:	subs	x22, x22, #0x1
  40753c:	add	x20, x20, x0
  407540:	str	x20, [sp, #208]
  407544:	mov	x3, x20
  407548:	b.ne	407440 <ferror@plt+0x5440>  // b.any
  40754c:	nop
  407550:	add	x28, sp, #0xc0
  407554:	cbnz	w1, 40758c <ferror@plt+0x558c>
  407558:	ldrb	w1, [x3]
  40755c:	ubfx	x0, x1, #5, #3
  407560:	ldr	w0, [x23, x0, lsl #2]
  407564:	lsr	w0, w0, w1
  407568:	tbnz	w0, #0, 40782c <ferror@plt+0x582c>
  40756c:	add	x28, sp, #0xc0
  407570:	str	x3, [sp, #104]
  407574:	add	x0, x28, #0x4
  407578:	bl	401dd0 <mbsinit@plt>
  40757c:	cbz	w0, 407910 <ferror@plt+0x5910>
  407580:	ldr	x3, [sp, #104]
  407584:	mov	w0, #0x1                   	// #1
  407588:	strb	w0, [sp, #192]
  40758c:	str	x3, [sp, #104]
  407590:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407594:	ldr	x3, [sp, #104]
  407598:	mov	x1, x0
  40759c:	mov	x0, x3
  4075a0:	bl	40ae38 <ferror@plt+0x8e38>
  4075a4:	mov	x2, x0
  4075a8:	ldr	x3, [sp, #104]
  4075ac:	add	x0, x28, #0x24
  4075b0:	mov	x1, x3
  4075b4:	add	x3, x28, #0x4
  4075b8:	bl	40c2b0 <ferror@plt+0xa2b0>
  4075bc:	str	x0, [sp, #216]
  4075c0:	cmn	x0, #0x1
  4075c4:	b.eq	4078b0 <ferror@plt+0x58b0>  // b.none
  4075c8:	cmn	x0, #0x2
  4075cc:	b.eq	407874 <ferror@plt+0x5874>  // b.none
  4075d0:	cbz	x0, 4078c4 <ferror@plt+0x58c4>
  4075d4:	ldr	w1, [sp, #228]
  4075d8:	add	x0, x28, #0x4
  4075dc:	mov	w20, #0x1                   	// #1
  4075e0:	str	w1, [sp, #104]
  4075e4:	strb	w20, [sp, #224]
  4075e8:	bl	401dd0 <mbsinit@plt>
  4075ec:	ldr	w1, [sp, #104]
  4075f0:	cbz	w0, 4075f8 <ferror@plt+0x55f8>
  4075f4:	strb	wzr, [sp, #192]
  4075f8:	strb	w20, [sp, #204]
  4075fc:	cbz	w1, 407478 <ferror@plt+0x5478>
  407600:	ldrb	w1, [sp, #288]
  407604:	mov	w0, #0x1                   	// #1
  407608:	str	w0, [sp, #116]
  40760c:	str	x19, [sp, #120]
  407610:	add	x0, x19, #0x1
  407614:	mov	x19, x0
  407618:	cbnz	w1, 406f6c <ferror@plt+0x4f6c>
  40761c:	b	407318 <ferror@plt+0x5318>
  407620:	ldr	x20, [sp, #208]
  407624:	mov	x0, x20
  407628:	bl	401b30 <strlen@plt>
  40762c:	ldrb	w1, [sp, #192]
  407630:	str	x0, [sp, #216]
  407634:	strb	wzr, [sp, #224]
  407638:	b	407424 <ferror@plt+0x5424>
  40763c:	strb	wzr, [sp, #192]
  407640:	strb	w20, [sp, #204]
  407644:	cbz	w1, 407478 <ferror@plt+0x5478>
  407648:	mov	w1, #0x0                   	// #0
  40764c:	ldr	x20, [sp, #208]
  407650:	b	407424 <ferror@plt+0x5424>
  407654:	ldr	x20, [sp, #208]
  407658:	mov	x0, #0x1                   	// #1
  40765c:	str	x0, [sp, #216]
  407660:	ldrb	w0, [x20]
  407664:	cbnz	w0, 407944 <ferror@plt+0x5944>
  407668:	ldr	w1, [sp, #228]
  40766c:	cbz	w1, 4074f4 <ferror@plt+0x54f4>
  407670:	bl	406498 <ferror@plt+0x4498>
  407674:	ldr	w0, [sp, #228]
  407678:	cbnz	w0, 40741c <ferror@plt+0x541c>
  40767c:	b	407478 <ferror@plt+0x5478>
  407680:	ldr	x0, [sp, #272]
  407684:	bl	401b30 <strlen@plt>
  407688:	str	x0, [sp, #280]
  40768c:	mov	w1, #0x1                   	// #1
  407690:	strb	w1, [sp, #268]
  407694:	strb	wzr, [sp, #288]
  407698:	b	4072f0 <ferror@plt+0x52f0>
  40769c:	ldr	x22, [sp, #272]
  4076a0:	mov	x0, #0x1                   	// #1
  4076a4:	str	x0, [sp, #280]
  4076a8:	ldrb	w0, [x22]
  4076ac:	cbnz	w0, 407944 <ferror@plt+0x5944>
  4076b0:	ldr	w22, [sp, #292]
  4076b4:	cbz	w22, 4071f8 <ferror@plt+0x51f8>
  4076b8:	bl	406498 <ferror@plt+0x4498>
  4076bc:	mov	x0, x25
  4076c0:	bl	401dd0 <mbsinit@plt>
  4076c4:	cbz	w0, 407910 <ferror@plt+0x5910>
  4076c8:	mov	w0, #0x1                   	// #1
  4076cc:	strb	w0, [sp, #384]
  4076d0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4076d4:	mov	x1, x0
  4076d8:	mov	x0, x24
  4076dc:	bl	40ae38 <ferror@plt+0x8e38>
  4076e0:	mov	x3, x25
  4076e4:	mov	x2, x0
  4076e8:	mov	x1, x24
  4076ec:	add	x0, sp, #0x1a4
  4076f0:	bl	40c2b0 <ferror@plt+0xa2b0>
  4076f4:	str	x0, [sp, #408]
  4076f8:	mov	x22, x0
  4076fc:	cmn	x0, #0x1
  407700:	b.eq	4077ac <ferror@plt+0x57ac>  // b.none
  407704:	cmn	x0, #0x2
  407708:	b.eq	4077ec <ferror@plt+0x57ec>  // b.none
  40770c:	cbz	x0, 407808 <ferror@plt+0x5808>
  407710:	ldr	w28, [sp, #420]
  407714:	mov	w20, #0x1                   	// #1
  407718:	mov	x0, x25
  40771c:	strb	w20, [sp, #416]
  407720:	bl	401dd0 <mbsinit@plt>
  407724:	cbz	w0, 40772c <ferror@plt+0x572c>
  407728:	strb	wzr, [sp, #384]
  40772c:	strb	w20, [sp, #396]
  407730:	b	406ff4 <ferror@plt+0x4ff4>
  407734:	mov	x0, x19
  407738:	bl	401dd0 <mbsinit@plt>
  40773c:	cbz	w0, 407908 <ferror@plt+0x5908>
  407740:	mov	w20, #0x1                   	// #1
  407744:	strb	w20, [sp, #128]
  407748:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40774c:	mov	x1, x0
  407750:	mov	x0, x24
  407754:	bl	40ae38 <ferror@plt+0x8e38>
  407758:	mov	x3, x19
  40775c:	mov	x2, x0
  407760:	mov	x1, x24
  407764:	add	x0, sp, #0xa4
  407768:	bl	40c2b0 <ferror@plt+0xa2b0>
  40776c:	str	x0, [sp, #152]
  407770:	cmn	x0, #0x1
  407774:	b.eq	4077d0 <ferror@plt+0x57d0>  // b.none
  407778:	cmn	x0, #0x2
  40777c:	b.eq	407890 <ferror@plt+0x5890>  // b.none
  407780:	cbnz	x0, 40784c <ferror@plt+0x584c>
  407784:	ldr	x0, [sp, #144]
  407788:	mov	x1, #0x1                   	// #1
  40778c:	str	x1, [sp, #152]
  407790:	ldrb	w0, [x0]
  407794:	cbnz	w0, 40793c <ferror@plt+0x593c>
  407798:	ldr	w19, [sp, #164]
  40779c:	cbz	w19, 407850 <ferror@plt+0x5850>
  4077a0:	stp	x25, x26, [sp, #64]
  4077a4:	stp	x27, x28, [sp, #80]
  4077a8:	bl	406498 <ferror@plt+0x4498>
  4077ac:	mov	x0, #0x1                   	// #1
  4077b0:	mov	x22, x0
  4077b4:	str	x0, [sp, #408]
  4077b8:	strb	wzr, [sp, #416]
  4077bc:	ldr	x20, [sp, #400]
  4077c0:	b	406ffc <ferror@plt+0x4ffc>
  4077c4:	ldrb	w1, [sp, #192]
  4077c8:	ldr	x20, [sp, #208]
  4077cc:	b	407440 <ferror@plt+0x5440>
  4077d0:	mov	x0, #0x1                   	// #1
  4077d4:	stp	x25, x26, [sp, #64]
  4077d8:	stp	x27, x28, [sp, #80]
  4077dc:	strb	w0, [sp, #140]
  4077e0:	str	x0, [sp, #152]
  4077e4:	strb	wzr, [sp, #160]
  4077e8:	b	406ebc <ferror@plt+0x4ebc>
  4077ec:	ldr	x20, [sp, #400]
  4077f0:	mov	x0, x20
  4077f4:	bl	401b30 <strlen@plt>
  4077f8:	mov	x22, x0
  4077fc:	str	x0, [sp, #408]
  407800:	strb	wzr, [sp, #416]
  407804:	b	406ffc <ferror@plt+0x4ffc>
  407808:	ldr	x20, [sp, #400]
  40780c:	mov	x4, #0x1                   	// #1
  407810:	str	x4, [sp, #408]
  407814:	ldrb	w0, [x20]
  407818:	cbnz	w0, 407944 <ferror@plt+0x5944>
  40781c:	ldr	w28, [sp, #420]
  407820:	cbnz	w28, 407398 <ferror@plt+0x5398>
  407824:	mov	x22, x4
  407828:	b	407714 <ferror@plt+0x5714>
  40782c:	mov	x0, #0x1                   	// #1
  407830:	str	x0, [sp, #216]
  407834:	ldrb	w2, [x3]
  407838:	strb	w0, [sp, #204]
  40783c:	mov	w1, w2
  407840:	strb	w0, [sp, #224]
  407844:	str	w2, [sp, #228]
  407848:	b	4075fc <ferror@plt+0x55fc>
  40784c:	ldr	w19, [sp, #164]
  407850:	mov	w20, #0x1                   	// #1
  407854:	add	x0, sp, #0x84
  407858:	strb	w20, [sp, #160]
  40785c:	bl	401dd0 <mbsinit@plt>
  407860:	cbz	w0, 407868 <ferror@plt+0x5868>
  407864:	strb	wzr, [sp, #128]
  407868:	strb	w20, [sp, #140]
  40786c:	cbnz	w19, 406eb4 <ferror@plt+0x4eb4>
  407870:	b	407170 <ferror@plt+0x5170>
  407874:	ldr	x0, [sp, #208]
  407878:	bl	401b30 <strlen@plt>
  40787c:	str	x0, [sp, #216]
  407880:	mov	w1, #0x1                   	// #1
  407884:	strb	w1, [sp, #204]
  407888:	strb	wzr, [sp, #224]
  40788c:	b	407600 <ferror@plt+0x5600>
  407890:	ldr	x0, [sp, #144]
  407894:	stp	x25, x26, [sp, #64]
  407898:	stp	x27, x28, [sp, #80]
  40789c:	bl	401b30 <strlen@plt>
  4078a0:	strb	w20, [sp, #140]
  4078a4:	str	x0, [sp, #152]
  4078a8:	strb	wzr, [sp, #160]
  4078ac:	b	406ebc <ferror@plt+0x4ebc>
  4078b0:	mov	x0, #0x1                   	// #1
  4078b4:	strb	w0, [sp, #204]
  4078b8:	str	x0, [sp, #216]
  4078bc:	strb	wzr, [sp, #224]
  4078c0:	b	407600 <ferror@plt+0x5600>
  4078c4:	ldr	x20, [sp, #208]
  4078c8:	mov	x0, #0x1                   	// #1
  4078cc:	str	x0, [sp, #216]
  4078d0:	ldrb	w0, [x20]
  4078d4:	cbnz	w0, 407944 <ferror@plt+0x5944>
  4078d8:	ldr	w1, [sp, #228]
  4078dc:	cbz	w1, 4075d8 <ferror@plt+0x55d8>
  4078e0:	bl	406498 <ferror@plt+0x4498>
  4078e4:	cbz	w0, 407930 <ferror@plt+0x5930>
  4078e8:	ldrb	w0, [sp, #224]
  4078ec:	ldr	w1, [sp, #228]
  4078f0:	cbz	w0, 407600 <ferror@plt+0x5600>
  4078f4:	b	4075fc <ferror@plt+0x55fc>
  4078f8:	ldp	x19, x20, [sp, #16]
  4078fc:	ldp	x25, x26, [sp, #64]
  407900:	ldr	x0, [sp, #384]
  407904:	b	406e08 <ferror@plt+0x4e08>
  407908:	stp	x25, x26, [sp, #64]
  40790c:	stp	x27, x28, [sp, #80]
  407910:	adrp	x3, 40e000 <ferror@plt+0xc000>
  407914:	adrp	x1, 40e000 <ferror@plt+0xc000>
  407918:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40791c:	add	x3, x3, #0x930
  407920:	add	x1, x1, #0x8d8
  407924:	add	x0, x0, #0x900
  407928:	mov	w2, #0x96                  	// #150
  40792c:	bl	401fa0 <__assert_fail@plt>
  407930:	ldrb	w1, [sp, #192]
  407934:	ldr	x3, [sp, #208]
  407938:	b	407550 <ferror@plt+0x5550>
  40793c:	stp	x25, x26, [sp, #64]
  407940:	stp	x27, x28, [sp, #80]
  407944:	adrp	x3, 40e000 <ferror@plt+0xc000>
  407948:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40794c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  407950:	add	x3, x3, #0x930
  407954:	add	x1, x1, #0x8d8
  407958:	add	x0, x0, #0x918
  40795c:	mov	w2, #0xb2                  	// #178
  407960:	bl	401fa0 <__assert_fail@plt>
  407964:	ldp	x19, x20, [sp, #16]
  407968:	ldp	x25, x26, [sp, #64]
  40796c:	ldp	x27, x28, [sp, #80]
  407970:	ldr	x0, [sp, #384]
  407974:	b	406e08 <ferror@plt+0x4e08>
  407978:	bl	401dc0 <abort@plt>
  40797c:	nop
  407980:	stp	x29, x30, [sp, #-48]!
  407984:	mov	x29, sp
  407988:	stp	x19, x20, [sp, #16]
  40798c:	cbz	x0, 407a64 <ferror@plt+0x5a64>
  407990:	mov	x19, x0
  407994:	mov	w1, #0x2f                  	// #47
  407998:	bl	401d80 <strrchr@plt>
  40799c:	mov	x20, x0
  4079a0:	cbz	x0, 407a04 <ferror@plt+0x5a04>
  4079a4:	str	x21, [sp, #32]
  4079a8:	add	x21, x0, #0x1
  4079ac:	sub	x0, x21, x19
  4079b0:	cmp	x0, #0x6
  4079b4:	b.le	407a20 <ferror@plt+0x5a20>
  4079b8:	adrp	x1, 40e000 <ferror@plt+0xc000>
  4079bc:	sub	x0, x20, #0x6
  4079c0:	add	x1, x1, #0x980
  4079c4:	mov	x2, #0x7                   	// #7
  4079c8:	bl	401cc0 <strncmp@plt>
  4079cc:	cbnz	w0, 407a20 <ferror@plt+0x5a20>
  4079d0:	ldrb	w0, [x20, #1]
  4079d4:	cmp	w0, #0x6c
  4079d8:	b.ne	407a40 <ferror@plt+0x5a40>  // b.any
  4079dc:	ldrb	w0, [x21, #1]
  4079e0:	cmp	w0, #0x74
  4079e4:	b.ne	407a40 <ferror@plt+0x5a40>  // b.any
  4079e8:	ldrb	w0, [x21, #2]
  4079ec:	cmp	w0, #0x2d
  4079f0:	b.ne	407a40 <ferror@plt+0x5a40>  // b.any
  4079f4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4079f8:	add	x19, x20, #0x4
  4079fc:	ldr	x21, [sp, #32]
  407a00:	str	x19, [x0, #840]
  407a04:	adrp	x1, 422000 <ferror@plt+0x20000>
  407a08:	adrp	x0, 422000 <ferror@plt+0x20000>
  407a0c:	str	x19, [x1, #1232]
  407a10:	str	x19, [x0, #784]
  407a14:	ldp	x19, x20, [sp, #16]
  407a18:	ldp	x29, x30, [sp], #48
  407a1c:	ret
  407a20:	adrp	x1, 422000 <ferror@plt+0x20000>
  407a24:	adrp	x0, 422000 <ferror@plt+0x20000>
  407a28:	ldr	x21, [sp, #32]
  407a2c:	str	x19, [x1, #1232]
  407a30:	str	x19, [x0, #784]
  407a34:	ldp	x19, x20, [sp, #16]
  407a38:	ldp	x29, x30, [sp], #48
  407a3c:	ret
  407a40:	adrp	x1, 422000 <ferror@plt+0x20000>
  407a44:	adrp	x0, 422000 <ferror@plt+0x20000>
  407a48:	mov	x19, x21
  407a4c:	str	x19, [x1, #1232]
  407a50:	str	x19, [x0, #784]
  407a54:	ldp	x19, x20, [sp, #16]
  407a58:	ldr	x21, [sp, #32]
  407a5c:	ldp	x29, x30, [sp], #48
  407a60:	ret
  407a64:	adrp	x3, 422000 <ferror@plt+0x20000>
  407a68:	mov	x2, #0x37                  	// #55
  407a6c:	mov	x1, #0x1                   	// #1
  407a70:	adrp	x0, 40e000 <ferror@plt+0xc000>
  407a74:	ldr	x3, [x3, #792]
  407a78:	add	x0, x0, #0x948
  407a7c:	str	x21, [sp, #32]
  407a80:	bl	401e90 <fwrite@plt>
  407a84:	bl	401dc0 <abort@plt>
  407a88:	stp	x29, x30, [sp, #-48]!
  407a8c:	mov	w2, #0x5                   	// #5
  407a90:	mov	x29, sp
  407a94:	stp	x19, x20, [sp, #16]
  407a98:	mov	x20, x0
  407a9c:	str	x21, [sp, #32]
  407aa0:	mov	w21, w1
  407aa4:	mov	x1, x0
  407aa8:	mov	x0, #0x0                   	// #0
  407aac:	bl	401f40 <dcgettext@plt>
  407ab0:	mov	x19, x0
  407ab4:	cmp	x20, x0
  407ab8:	b.eq	407ad0 <ferror@plt+0x5ad0>  // b.none
  407abc:	mov	x0, x19
  407ac0:	ldp	x19, x20, [sp, #16]
  407ac4:	ldr	x21, [sp, #32]
  407ac8:	ldp	x29, x30, [sp], #48
  407acc:	ret
  407ad0:	bl	40c408 <ferror@plt+0xa408>
  407ad4:	ldrb	w1, [x0]
  407ad8:	and	w1, w1, #0xffffffdf
  407adc:	cmp	w1, #0x55
  407ae0:	b.ne	407b44 <ferror@plt+0x5b44>  // b.any
  407ae4:	ldrb	w1, [x0, #1]
  407ae8:	and	w1, w1, #0xffffffdf
  407aec:	cmp	w1, #0x54
  407af0:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407af4:	ldrb	w1, [x0, #2]
  407af8:	and	w1, w1, #0xffffffdf
  407afc:	cmp	w1, #0x46
  407b00:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b04:	ldrb	w1, [x0, #3]
  407b08:	cmp	w1, #0x2d
  407b0c:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b10:	ldrb	w1, [x0, #4]
  407b14:	cmp	w1, #0x38
  407b18:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b1c:	ldrb	w0, [x0, #5]
  407b20:	cbnz	w0, 407bc0 <ferror@plt+0x5bc0>
  407b24:	ldrb	w1, [x19]
  407b28:	adrp	x0, 40e000 <ferror@plt+0xc000>
  407b2c:	adrp	x19, 40e000 <ferror@plt+0xc000>
  407b30:	add	x0, x0, #0x990
  407b34:	cmp	w1, #0x60
  407b38:	add	x19, x19, #0x9a8
  407b3c:	csel	x19, x19, x0, eq  // eq = none
  407b40:	b	407abc <ferror@plt+0x5abc>
  407b44:	cmp	w1, #0x47
  407b48:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b4c:	ldrb	w1, [x0, #1]
  407b50:	and	w1, w1, #0xffffffdf
  407b54:	cmp	w1, #0x42
  407b58:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b5c:	ldrb	w1, [x0, #2]
  407b60:	cmp	w1, #0x31
  407b64:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b68:	ldrb	w1, [x0, #3]
  407b6c:	cmp	w1, #0x38
  407b70:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b74:	ldrb	w1, [x0, #4]
  407b78:	cmp	w1, #0x30
  407b7c:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b80:	ldrb	w1, [x0, #5]
  407b84:	cmp	w1, #0x33
  407b88:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b8c:	ldrb	w1, [x0, #6]
  407b90:	cmp	w1, #0x30
  407b94:	b.ne	407bc0 <ferror@plt+0x5bc0>  // b.any
  407b98:	ldrb	w0, [x0, #7]
  407b9c:	cbnz	w0, 407bc0 <ferror@plt+0x5bc0>
  407ba0:	ldrb	w1, [x19]
  407ba4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  407ba8:	adrp	x19, 40e000 <ferror@plt+0xc000>
  407bac:	add	x0, x0, #0x998
  407bb0:	cmp	w1, #0x60
  407bb4:	add	x19, x19, #0x9a0
  407bb8:	csel	x19, x19, x0, eq  // eq = none
  407bbc:	b	407abc <ferror@plt+0x5abc>
  407bc0:	cmp	w21, #0x9
  407bc4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  407bc8:	adrp	x19, 40e000 <ferror@plt+0xc000>
  407bcc:	add	x0, x0, #0x9b0
  407bd0:	add	x19, x19, #0x988
  407bd4:	csel	x19, x19, x0, eq  // eq = none
  407bd8:	mov	x0, x19
  407bdc:	ldp	x19, x20, [sp, #16]
  407be0:	ldr	x21, [sp, #32]
  407be4:	ldp	x29, x30, [sp], #48
  407be8:	ret
  407bec:	nop
  407bf0:	sub	sp, sp, #0x100
  407bf4:	stp	x29, x30, [sp, #16]
  407bf8:	add	x29, sp, #0x10
  407bfc:	stp	x19, x20, [sp, #32]
  407c00:	mov	w19, w5
  407c04:	and	w20, w5, #0x2
  407c08:	stp	x21, x22, [sp, #48]
  407c0c:	mov	w21, w4
  407c10:	stp	x23, x24, [sp, #64]
  407c14:	mov	x23, x1
  407c18:	mov	x24, x3
  407c1c:	stp	x25, x26, [sp, #80]
  407c20:	mov	x26, x6
  407c24:	stp	x27, x28, [sp, #96]
  407c28:	mov	x28, x0
  407c2c:	mov	x27, x2
  407c30:	str	w4, [sp, #116]
  407c34:	str	w5, [sp, #184]
  407c38:	str	x7, [sp, #200]
  407c3c:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407c40:	mov	x1, x19
  407c44:	str	x0, [sp, #176]
  407c48:	cmp	w21, #0x4
  407c4c:	ubfx	x10, x1, #1, #1
  407c50:	b.eq	4088e0 <ferror@plt+0x68e0>  // b.none
  407c54:	ldr	w0, [sp, #116]
  407c58:	b.ls	407fe8 <ferror@plt+0x5fe8>  // b.plast
  407c5c:	cmp	w0, #0x7
  407c60:	b.eq	40894c <ferror@plt+0x694c>  // b.none
  407c64:	b.ls	4085f4 <ferror@plt+0x65f4>  // b.plast
  407c68:	ldr	w0, [sp, #116]
  407c6c:	sub	w0, w0, #0x8
  407c70:	cmp	w0, #0x2
  407c74:	b.hi	408d8c <ferror@plt+0x6d8c>  // b.pmore
  407c78:	ldr	w19, [sp, #116]
  407c7c:	cmp	w19, #0xa
  407c80:	b.ne	4087d8 <ferror@plt+0x67d8>  // b.any
  407c84:	mov	x19, #0x0                   	// #0
  407c88:	cbz	w20, 408bcc <ferror@plt+0x6bcc>
  407c8c:	ldr	x0, [sp, #256]
  407c90:	str	w10, [sp, #124]
  407c94:	mov	w25, #0x0                   	// #0
  407c98:	bl	401b30 <strlen@plt>
  407c9c:	cmp	x0, #0x0
  407ca0:	ldr	w10, [sp, #124]
  407ca4:	mov	x12, x0
  407ca8:	mov	w11, #0x1                   	// #1
  407cac:	mov	w5, w11
  407cb0:	csel	w0, w10, wzr, ne  // ne = any
  407cb4:	str	w0, [sp, #208]
  407cb8:	ldr	w0, [sp, #184]
  407cbc:	mov	w7, #0x0                   	// #0
  407cc0:	stp	w11, wzr, [sp, #120]
  407cc4:	and	w1, w0, w11
  407cc8:	and	w0, w0, #0x4
  407ccc:	stp	w1, w0, [sp, #212]
  407cd0:	ldr	x0, [sp, #256]
  407cd4:	str	wzr, [sp, #144]
  407cd8:	str	x0, [sp, #168]
  407cdc:	str	wzr, [sp, #188]
  407ce0:	str	xzr, [sp, #192]
  407ce4:	nop
  407ce8:	mov	x4, x26
  407cec:	mov	w26, w5
  407cf0:	mov	x20, #0x0                   	// #0
  407cf4:	nop
  407cf8:	cmp	x24, x20
  407cfc:	cset	w21, ne  // ne = any
  407d00:	cmn	x24, #0x1
  407d04:	b.eq	408058 <ferror@plt+0x6058>  // b.none
  407d08:	cbz	w21, 408068 <ferror@plt+0x6068>
  407d0c:	add	x3, x27, x20
  407d10:	cbz	w11, 40831c <ferror@plt+0x631c>
  407d14:	cbz	x12, 4084c8 <ferror@plt+0x64c8>
  407d18:	cmp	x12, #0x1
  407d1c:	add	x22, x20, x12
  407d20:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  407d24:	b.ne	407d54 <ferror@plt+0x5d54>  // b.any
  407d28:	mov	x0, x27
  407d2c:	stp	x3, x12, [sp, #128]
  407d30:	stp	w10, w7, [sp, #148]
  407d34:	str	w11, [sp, #156]
  407d38:	str	x4, [sp, #160]
  407d3c:	bl	401b30 <strlen@plt>
  407d40:	ldp	x3, x12, [sp, #128]
  407d44:	mov	x24, x0
  407d48:	ldp	w10, w7, [sp, #148]
  407d4c:	ldr	w11, [sp, #156]
  407d50:	ldr	x4, [sp, #160]
  407d54:	cmp	x22, x24
  407d58:	b.hi	4084c8 <ferror@plt+0x64c8>  // b.pmore
  407d5c:	ldr	x1, [sp, #168]
  407d60:	mov	x2, x12
  407d64:	mov	x0, x3
  407d68:	stp	x3, x12, [sp, #128]
  407d6c:	stp	w10, w7, [sp, #148]
  407d70:	str	w11, [sp, #156]
  407d74:	str	x4, [sp, #160]
  407d78:	bl	401de0 <memcmp@plt>
  407d7c:	ldp	w10, w7, [sp, #148]
  407d80:	ldr	w11, [sp, #156]
  407d84:	ldp	x3, x12, [sp, #128]
  407d88:	ldr	x4, [sp, #160]
  407d8c:	cbnz	w0, 4084c8 <ferror@plt+0x64c8>
  407d90:	cbnz	w10, 4082ac <ferror@plt+0x62ac>
  407d94:	ldrb	w22, [x3]
  407d98:	cmp	w22, #0x7e
  407d9c:	b.ls	408104 <ferror@plt+0x6104>  // b.plast
  407da0:	ldr	x0, [sp, #176]
  407da4:	mov	w5, w11
  407da8:	cmp	x0, #0x1
  407dac:	b.eq	408338 <ferror@plt+0x6338>  // b.none
  407db0:	str	xzr, [sp, #248]
  407db4:	cmn	x24, #0x1
  407db8:	b.ne	407df0 <ferror@plt+0x5df0>  // b.any
  407dbc:	mov	x0, x27
  407dc0:	str	w5, [sp, #128]
  407dc4:	str	x12, [sp, #136]
  407dc8:	stp	w10, w7, [sp, #148]
  407dcc:	str	w11, [sp, #156]
  407dd0:	str	x4, [sp, #160]
  407dd4:	bl	401b30 <strlen@plt>
  407dd8:	ldr	w5, [sp, #128]
  407ddc:	mov	x24, x0
  407de0:	ldp	w10, w7, [sp, #148]
  407de4:	ldr	w11, [sp, #156]
  407de8:	ldr	x12, [sp, #136]
  407dec:	ldr	x4, [sp, #160]
  407df0:	str	w22, [sp, #220]
  407df4:	ldr	w22, [sp, #144]
  407df8:	mov	x8, #0x0                   	// #0
  407dfc:	stp	x19, x4, [sp, #224]
  407e00:	mov	w19, w21
  407e04:	mov	x21, x8
  407e08:	str	x12, [sp, #128]
  407e0c:	str	w10, [sp, #136]
  407e10:	stp	w25, w5, [sp, #148]
  407e14:	stp	w7, w11, [sp, #156]
  407e18:	add	x25, x20, x21
  407e1c:	add	x3, sp, #0xf8
  407e20:	sub	x2, x24, x25
  407e24:	add	x1, x27, x25
  407e28:	add	x0, sp, #0xf4
  407e2c:	bl	40c2b0 <ferror@plt+0xa2b0>
  407e30:	mov	x13, #0x2b                  	// #43
  407e34:	mov	x3, x0
  407e38:	movk	x13, #0x2, lsl #32
  407e3c:	cbz	x0, 407e78 <ferror@plt+0x5e78>
  407e40:	cmn	x0, #0x1
  407e44:	b.eq	408c10 <ferror@plt+0x6c10>  // b.none
  407e48:	cmn	x0, #0x2
  407e4c:	mov	x6, #0x1                   	// #1
  407e50:	b.eq	408c48 <ferror@plt+0x6c48>  // b.none
  407e54:	cbnz	w22, 408744 <ferror@plt+0x6744>
  407e58:	ldr	w0, [sp, #244]
  407e5c:	add	x21, x21, x3
  407e60:	bl	401f80 <iswprint@plt>
  407e64:	cmp	w0, #0x0
  407e68:	csel	w19, w19, wzr, ne  // ne = any
  407e6c:	add	x0, sp, #0xf8
  407e70:	bl	401dd0 <mbsinit@plt>
  407e74:	cbz	w0, 407e18 <ferror@plt+0x5e18>
  407e78:	eor	w1, w19, #0x1
  407e7c:	ldr	w0, [sp, #120]
  407e80:	mov	x8, x21
  407e84:	mov	w21, w19
  407e88:	ldp	x19, x4, [sp, #224]
  407e8c:	and	w1, w0, w1
  407e90:	ldr	w10, [sp, #136]
  407e94:	and	w1, w1, #0xff
  407e98:	ldp	w25, w5, [sp, #148]
  407e9c:	ldp	w7, w11, [sp, #156]
  407ea0:	ldr	w22, [sp, #220]
  407ea4:	ldr	x12, [sp, #128]
  407ea8:	cmp	x8, #0x1
  407eac:	b.hi	407ec0 <ferror@plt+0x5ec0>  // b.pmore
  407eb0:	cbz	w1, 4083ac <ferror@plt+0x63ac>
  407eb4:	nop
  407eb8:	ldr	w1, [sp, #120]
  407ebc:	mov	w21, #0x0                   	// #0
  407ec0:	add	x8, x20, x8
  407ec4:	mov	w9, #0x0                   	// #0
  407ec8:	mov	w2, #0x27                  	// #39
  407ecc:	mov	w3, #0x5c                  	// #92
  407ed0:	mov	w6, #0x24                  	// #36
  407ed4:	cbz	w1, 407f8c <ferror@plt+0x5f8c>
  407ed8:	cbnz	w10, 4087c4 <ferror@plt+0x67c4>
  407edc:	eor	w0, w25, #0x1
  407ee0:	ands	w0, w7, w0
  407ee4:	b.eq	407f1c <ferror@plt+0x5f1c>  // b.none
  407ee8:	cmp	x23, x19
  407eec:	b.ls	407ef4 <ferror@plt+0x5ef4>  // b.plast
  407ef0:	strb	w2, [x28, x19]
  407ef4:	add	x9, x19, #0x1
  407ef8:	cmp	x23, x9
  407efc:	b.ls	407f04 <ferror@plt+0x5f04>  // b.plast
  407f00:	strb	w6, [x28, x9]
  407f04:	add	x9, x19, #0x2
  407f08:	cmp	x23, x9
  407f0c:	b.ls	407f14 <ferror@plt+0x5f14>  // b.plast
  407f10:	strb	w2, [x28, x9]
  407f14:	add	x19, x19, #0x3
  407f18:	mov	w25, w0
  407f1c:	cmp	x23, x19
  407f20:	b.ls	407f28 <ferror@plt+0x5f28>  // b.plast
  407f24:	strb	w3, [x28, x19]
  407f28:	add	x0, x19, #0x1
  407f2c:	cmp	x23, x0
  407f30:	b.ls	407f40 <ferror@plt+0x5f40>  // b.plast
  407f34:	lsr	w9, w22, #6
  407f38:	add	w9, w9, #0x30
  407f3c:	strb	w9, [x28, x0]
  407f40:	add	x0, x19, #0x2
  407f44:	cmp	x23, x0
  407f48:	b.ls	407f58 <ferror@plt+0x5f58>  // b.plast
  407f4c:	ubfx	x9, x22, #3, #3
  407f50:	add	w9, w9, #0x30
  407f54:	strb	w9, [x28, x0]
  407f58:	and	w22, w22, #0x7
  407f5c:	add	x20, x20, #0x1
  407f60:	add	w22, w22, #0x30
  407f64:	cmp	x8, x20
  407f68:	add	x19, x19, #0x3
  407f6c:	b.ls	4081ac <ferror@plt+0x61ac>  // b.plast
  407f70:	mov	w9, w1
  407f74:	cmp	x23, x19
  407f78:	b.ls	407f80 <ferror@plt+0x5f80>  // b.plast
  407f7c:	strb	w22, [x28, x19]
  407f80:	ldrb	w22, [x27, x20]
  407f84:	add	x19, x19, #0x1
  407f88:	cbnz	w1, 407ed8 <ferror@plt+0x5ed8>
  407f8c:	eor	w0, w9, #0x1
  407f90:	and	w0, w25, w0
  407f94:	and	w0, w0, #0xff
  407f98:	cbz	w5, 407fac <ferror@plt+0x5fac>
  407f9c:	cmp	x23, x19
  407fa0:	b.ls	407fa8 <ferror@plt+0x5fa8>  // b.plast
  407fa4:	strb	w3, [x28, x19]
  407fa8:	add	x19, x19, #0x1
  407fac:	add	x20, x20, #0x1
  407fb0:	cmp	x20, x8
  407fb4:	b.cs	408248 <ferror@plt+0x6248>  // b.hs, b.nlast
  407fb8:	cbz	w0, 408994 <ferror@plt+0x6994>
  407fbc:	cmp	x23, x19
  407fc0:	b.ls	407fc8 <ferror@plt+0x5fc8>  // b.plast
  407fc4:	strb	w2, [x28, x19]
  407fc8:	add	x0, x19, #0x1
  407fcc:	cmp	x23, x0
  407fd0:	b.ls	407fd8 <ferror@plt+0x5fd8>  // b.plast
  407fd4:	strb	w2, [x28, x0]
  407fd8:	add	x19, x19, #0x2
  407fdc:	mov	w5, #0x0                   	// #0
  407fe0:	mov	w25, #0x0                   	// #0
  407fe4:	b	407f74 <ferror@plt+0x5f74>
  407fe8:	cmp	w21, #0x1
  407fec:	b.eq	4089e8 <ferror@plt+0x69e8>  // b.none
  407ff0:	b.ls	4085a8 <ferror@plt+0x65a8>  // b.plast
  407ff4:	cmp	w0, #0x2
  407ff8:	b.eq	408a60 <ferror@plt+0x6a60>  // b.none
  407ffc:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408000:	add	x0, x0, #0x9b0
  408004:	str	x0, [sp, #168]
  408008:	mov	w1, #0x1                   	// #1
  40800c:	ldr	w0, [sp, #184]
  408010:	mov	w7, w1
  408014:	mov	w5, w1
  408018:	mov	w10, w1
  40801c:	stp	w1, w1, [sp, #120]
  408020:	mov	w11, #0x0                   	// #0
  408024:	str	w1, [sp, #144]
  408028:	mov	w25, #0x0                   	// #0
  40802c:	str	w1, [sp, #208]
  408030:	and	w1, w0, w1
  408034:	and	w0, w0, #0x4
  408038:	mov	x12, #0x1                   	// #1
  40803c:	mov	x19, #0x0                   	// #0
  408040:	str	wzr, [sp, #188]
  408044:	str	xzr, [sp, #192]
  408048:	stp	w1, w0, [sp, #212]
  40804c:	mov	w0, #0x2                   	// #2
  408050:	str	w0, [sp, #116]
  408054:	b	407ce8 <ferror@plt+0x5ce8>
  408058:	ldrb	w0, [x27, x20]
  40805c:	cmp	w0, #0x0
  408060:	cset	w21, ne  // ne = any
  408064:	cbnz	w21, 407d0c <ferror@plt+0x5d0c>
  408068:	ldr	w0, [sp, #144]
  40806c:	cmp	x19, #0x0
  408070:	mov	w5, w26
  408074:	mov	x26, x4
  408078:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40807c:	b.ne	4083dc <ferror@plt+0x63dc>  // b.any
  408080:	eor	w10, w10, #0x1
  408084:	ands	w7, w10, w7
  408088:	b.eq	408c98 <ferror@plt+0x6c98>  // b.none
  40808c:	ldr	w0, [sp, #188]
  408090:	cbz	w0, 408c9c <ferror@plt+0x6c9c>
  408094:	cbnz	w5, 408cf8 <ferror@plt+0x6cf8>
  408098:	ldr	x2, [sp, #192]
  40809c:	cmp	x23, #0x0
  4080a0:	cset	w0, eq  // eq = none
  4080a4:	cmp	x2, #0x0
  4080a8:	mov	x1, x2
  4080ac:	csel	w0, w0, wzr, ne  // ne = any
  4080b0:	cbz	w0, 408cf0 <ferror@plt+0x6cf0>
  4080b4:	str	w0, [sp, #188]
  4080b8:	mov	w0, #0x27                  	// #39
  4080bc:	ldr	x23, [sp, #192]
  4080c0:	str	x1, [sp, #192]
  4080c4:	mov	w1, #0x1                   	// #1
  4080c8:	mov	x12, #0x1                   	// #1
  4080cc:	mov	w7, w1
  4080d0:	mov	x19, x12
  4080d4:	mov	w11, #0x0                   	// #0
  4080d8:	mov	w10, #0x0                   	// #0
  4080dc:	strb	w0, [x28]
  4080e0:	mov	w0, #0x2                   	// #2
  4080e4:	str	w0, [sp, #116]
  4080e8:	str	w1, [sp, #124]
  4080ec:	adrp	x1, 40e000 <ferror@plt+0xc000>
  4080f0:	add	x1, x1, #0x9b0
  4080f4:	str	wzr, [sp, #144]
  4080f8:	str	x1, [sp, #168]
  4080fc:	str	wzr, [sp, #208]
  408100:	b	407ce8 <ferror@plt+0x5ce8>
  408104:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408108:	add	x0, x0, #0xa30
  40810c:	ldrh	w0, [x0, w22, uxtw #1]
  408110:	adr	x1, 40811c <ferror@plt+0x611c>
  408114:	add	x0, x1, w0, sxth #2
  408118:	br	x0
  40811c:	ldr	w0, [sp, #124]
  408120:	cbnz	w0, 408c38 <ferror@plt+0x6c38>
  408124:	mov	w0, w25
  408128:	mov	w21, w11
  40812c:	mov	w5, w11
  408130:	cbz	x4, 408240 <ferror@plt+0x6240>
  408134:	ubfx	x1, x22, #5, #8
  408138:	ldr	w1, [x4, x1, lsl #2]
  40813c:	lsr	w1, w1, w22
  408140:	tbz	w1, #0, 408240 <ferror@plt+0x6240>
  408144:	cbnz	w10, 40828c <ferror@plt+0x628c>
  408148:	eor	w1, w25, #0x1
  40814c:	ands	w1, w7, w1
  408150:	b.eq	408194 <ferror@plt+0x6194>  // b.none
  408154:	cmp	x23, x19
  408158:	b.ls	408164 <ferror@plt+0x6164>  // b.plast
  40815c:	mov	w0, #0x27                  	// #39
  408160:	strb	w0, [x28, x19]
  408164:	add	x0, x19, #0x1
  408168:	cmp	x23, x0
  40816c:	b.ls	408178 <ferror@plt+0x6178>  // b.plast
  408170:	mov	w2, #0x24                  	// #36
  408174:	strb	w2, [x28, x0]
  408178:	add	x0, x19, #0x2
  40817c:	cmp	x23, x0
  408180:	b.ls	40818c <ferror@plt+0x618c>  // b.plast
  408184:	mov	w2, #0x27                  	// #39
  408188:	strb	w2, [x28, x0]
  40818c:	add	x19, x19, #0x3
  408190:	mov	w25, w1
  408194:	cmp	x23, x19
  408198:	b.ls	4081a4 <ferror@plt+0x61a4>  // b.plast
  40819c:	mov	w0, #0x5c                  	// #92
  4081a0:	strb	w0, [x28, x19]
  4081a4:	add	x19, x19, #0x1
  4081a8:	add	x20, x20, #0x1
  4081ac:	cmp	x19, x23
  4081b0:	b.cs	4081b8 <ferror@plt+0x61b8>  // b.hs, b.nlast
  4081b4:	strb	w22, [x28, x19]
  4081b8:	cmp	w21, #0x0
  4081bc:	add	x19, x19, #0x1
  4081c0:	csel	w26, w26, wzr, ne  // ne = any
  4081c4:	b	407cf8 <ferror@plt+0x5cf8>
  4081c8:	cbnz	w10, 4083e4 <ferror@plt+0x63e4>
  4081cc:	mov	w5, #0x0                   	// #0
  4081d0:	ldr	x1, [sp, #192]
  4081d4:	cmp	x23, #0x0
  4081d8:	mov	x0, #0x0                   	// #0
  4081dc:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  4081e0:	b.eq	408224 <ferror@plt+0x6224>  // b.none
  4081e4:	cmp	x23, x19
  4081e8:	b.ls	4081f4 <ferror@plt+0x61f4>  // b.plast
  4081ec:	mov	w0, #0x27                  	// #39
  4081f0:	strb	w0, [x28, x19]
  4081f4:	add	x0, x19, #0x1
  4081f8:	cmp	x23, x0
  4081fc:	b.ls	408208 <ferror@plt+0x6208>  // b.plast
  408200:	mov	w1, #0x5c                  	// #92
  408204:	strb	w1, [x28, x0]
  408208:	add	x1, x19, #0x2
  40820c:	mov	x0, x23
  408210:	cmp	x23, x1
  408214:	b.ls	408d28 <ferror@plt+0x6d28>  // b.plast
  408218:	ldr	x23, [sp, #192]
  40821c:	mov	w2, #0x27                  	// #39
  408220:	strb	w2, [x28, x1]
  408224:	add	x19, x19, #0x3
  408228:	mov	w22, #0x27                  	// #39
  40822c:	mov	w25, #0x0                   	// #0
  408230:	str	w21, [sp, #188]
  408234:	str	x23, [sp, #192]
  408238:	mov	x23, x0
  40823c:	mov	w0, #0x0                   	// #0
  408240:	cbnz	w5, 408144 <ferror@plt+0x6144>
  408244:	add	x20, x20, #0x1
  408248:	cbz	w0, 4081ac <ferror@plt+0x61ac>
  40824c:	cmp	x23, x19
  408250:	b.ls	40825c <ferror@plt+0x625c>  // b.plast
  408254:	mov	w0, #0x27                  	// #39
  408258:	strb	w0, [x28, x19]
  40825c:	add	x0, x19, #0x1
  408260:	cmp	x23, x0
  408264:	b.ls	408270 <ferror@plt+0x6270>  // b.plast
  408268:	mov	w1, #0x27                  	// #39
  40826c:	strb	w1, [x28, x0]
  408270:	add	x19, x19, #0x2
  408274:	mov	w25, #0x0                   	// #0
  408278:	b	4081ac <ferror@plt+0x61ac>
  40827c:	mov	w22, #0x66                  	// #102
  408280:	mov	w21, #0x0                   	// #0
  408284:	nop
  408288:	cbz	w10, 408148 <ferror@plt+0x6148>
  40828c:	ldr	w0, [sp, #120]
  408290:	and	w0, w0, w7
  408294:	str	w0, [sp, #120]
  408298:	ldp	w1, w0, [sp, #116]
  40829c:	cmp	w0, #0x0
  4082a0:	mov	w0, #0x4                   	// #4
  4082a4:	csel	w0, w1, w0, eq  // eq = none
  4082a8:	str	w0, [sp, #116]
  4082ac:	ldr	w4, [sp, #116]
  4082b0:	mov	x3, x24
  4082b4:	ldr	x7, [sp, #200]
  4082b8:	mov	x2, x27
  4082bc:	ldr	x0, [sp, #256]
  4082c0:	str	x0, [sp]
  4082c4:	ldr	w0, [sp, #184]
  4082c8:	mov	x1, x23
  4082cc:	mov	x6, #0x0                   	// #0
  4082d0:	and	w5, w0, #0xfffffffd
  4082d4:	mov	x0, x28
  4082d8:	bl	407bf0 <ferror@plt+0x5bf0>
  4082dc:	mov	x19, x0
  4082e0:	mov	x0, x19
  4082e4:	ldp	x29, x30, [sp, #16]
  4082e8:	ldp	x19, x20, [sp, #32]
  4082ec:	ldp	x21, x22, [sp, #48]
  4082f0:	ldp	x23, x24, [sp, #64]
  4082f4:	ldp	x25, x26, [sp, #80]
  4082f8:	ldp	x27, x28, [sp, #96]
  4082fc:	add	sp, sp, #0x100
  408300:	ret
  408304:	mov	w22, #0x62                  	// #98
  408308:	mov	w21, #0x0                   	// #0
  40830c:	b	408288 <ferror@plt+0x6288>
  408310:	mov	w22, #0x61                  	// #97
  408314:	mov	w21, #0x0                   	// #0
  408318:	b	408288 <ferror@plt+0x6288>
  40831c:	ldrb	w22, [x27, x20]
  408320:	cmp	w22, #0x7e
  408324:	b.ls	40838c <ferror@plt+0x638c>  // b.plast
  408328:	ldr	x0, [sp, #176]
  40832c:	mov	w5, #0x0                   	// #0
  408330:	cmp	x0, #0x1
  408334:	b.ne	407db0 <ferror@plt+0x5db0>  // b.any
  408338:	str	w5, [sp, #128]
  40833c:	str	x12, [sp, #136]
  408340:	stp	w10, w7, [sp, #148]
  408344:	str	w11, [sp, #156]
  408348:	str	x4, [sp, #160]
  40834c:	bl	401e30 <__ctype_b_loc@plt>
  408350:	ldr	x0, [x0]
  408354:	ldr	w5, [sp, #128]
  408358:	ldp	w10, w7, [sp, #148]
  40835c:	ldrh	w21, [x0, w22, uxtw #1]
  408360:	ldr	w11, [sp, #156]
  408364:	ands	w0, w21, #0x4000
  408368:	ldr	w0, [sp, #120]
  40836c:	cset	w1, eq  // eq = none
  408370:	ubfx	x21, x21, #14, #1
  408374:	and	w1, w0, w1
  408378:	ldr	x12, [sp, #136]
  40837c:	ldr	x4, [sp, #160]
  408380:	ldr	x8, [sp, #176]
  408384:	cbz	w1, 4083ac <ferror@plt+0x63ac>
  408388:	b	407eb8 <ferror@plt+0x5eb8>
  40838c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408390:	add	x0, x0, #0xb30
  408394:	ldrh	w0, [x0, w22, uxtw #1]
  408398:	adr	x1, 4083a4 <ferror@plt+0x63a4>
  40839c:	add	x0, x1, w0, sxth #2
  4083a0:	br	x0
  4083a4:	mov	w21, w11
  4083a8:	mov	w5, #0x0                   	// #0
  4083ac:	ldr	w1, [sp, #124]
  4083b0:	mov	w0, w25
  4083b4:	cbz	w1, 408130 <ferror@plt+0x6130>
  4083b8:	mov	w0, w25
  4083bc:	cbnz	w10, 408130 <ferror@plt+0x6130>
  4083c0:	mov	w0, w25
  4083c4:	cbnz	w5, 408144 <ferror@plt+0x6144>
  4083c8:	b	408244 <ferror@plt+0x6244>
  4083cc:	mov	w5, #0x0                   	// #0
  4083d0:	mov	w21, #0x0                   	// #0
  4083d4:	ldr	w0, [sp, #144]
  4083d8:	cbz	w0, 4083ac <ferror@plt+0x63ac>
  4083dc:	mov	w0, #0x2                   	// #2
  4083e0:	str	w0, [sp, #116]
  4083e4:	ldp	w1, w0, [sp, #116]
  4083e8:	cmp	w0, #0x0
  4083ec:	mov	w0, #0x4                   	// #4
  4083f0:	csel	w0, w1, w0, eq  // eq = none
  4083f4:	str	w0, [sp, #116]
  4083f8:	b	4082ac <ferror@plt+0x62ac>
  4083fc:	ldr	w0, [sp, #116]
  408400:	cmp	w0, #0x2
  408404:	b.eq	408728 <ferror@plt+0x6728>  // b.none
  408408:	mov	w5, #0x0                   	// #0
  40840c:	ldr	w0, [sp, #116]
  408410:	cmp	w0, #0x5
  408414:	b.ne	408438 <ferror@plt+0x6438>  // b.any
  408418:	ldr	w0, [sp, #216]
  40841c:	cbz	w0, 408438 <ferror@plt+0x6438>
  408420:	add	x6, x20, #0x2
  408424:	cmp	x6, x24
  408428:	b.cs	408438 <ferror@plt+0x6438>  // b.hs, b.nlast
  40842c:	ldrb	w22, [x3, #1]
  408430:	cmp	w22, #0x3f
  408434:	b.eq	408a7c <ferror@plt+0x6a7c>  // b.none
  408438:	mov	w21, #0x0                   	// #0
  40843c:	mov	w22, #0x3f                  	// #63
  408440:	b	4083ac <ferror@plt+0x63ac>
  408444:	ldr	w0, [sp, #116]
  408448:	cmp	w0, #0x2
  40844c:	b.eq	4081c8 <ferror@plt+0x61c8>  // b.none
  408450:	mov	w5, #0x0                   	// #0
  408454:	mov	w22, #0x27                  	// #39
  408458:	str	w21, [sp, #188]
  40845c:	b	4083ac <ferror@plt+0x63ac>
  408460:	mov	w5, #0x0                   	// #0
  408464:	mov	w0, #0x74                  	// #116
  408468:	ldr	w1, [sp, #144]
  40846c:	cbnz	w1, 4083dc <ferror@plt+0x63dc>
  408470:	ldr	w1, [sp, #120]
  408474:	cbnz	w1, 408488 <ferror@plt+0x6488>
  408478:	mov	w0, w25
  40847c:	mov	w21, #0x0                   	// #0
  408480:	cbnz	w10, 408130 <ferror@plt+0x6130>
  408484:	b	4083c0 <ferror@plt+0x63c0>
  408488:	mov	w22, w0
  40848c:	mov	w21, #0x0                   	// #0
  408490:	b	408288 <ferror@plt+0x6288>
  408494:	mov	w5, #0x0                   	// #0
  408498:	mov	w0, #0x66                  	// #102
  40849c:	b	408470 <ferror@plt+0x6470>
  4084a0:	mov	w5, #0x0                   	// #0
  4084a4:	mov	w0, #0x62                  	// #98
  4084a8:	b	408470 <ferror@plt+0x6470>
  4084ac:	ldr	w0, [sp, #120]
  4084b0:	cbnz	w0, 4084f8 <ferror@plt+0x64f8>
  4084b4:	ldr	w0, [sp, #212]
  4084b8:	mov	w5, #0x0                   	// #0
  4084bc:	cbz	w0, 408478 <ferror@plt+0x6478>
  4084c0:	add	x20, x20, #0x1
  4084c4:	b	407cf8 <ferror@plt+0x5cf8>
  4084c8:	ldrb	w22, [x3]
  4084cc:	cmp	w22, #0x7e
  4084d0:	b.hi	408328 <ferror@plt+0x6328>  // b.pmore
  4084d4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4084d8:	add	x0, x0, #0xc30
  4084dc:	ldrh	w0, [x0, w22, uxtw #1]
  4084e0:	adr	x1, 4084ec <ferror@plt+0x64ec>
  4084e4:	add	x0, x1, w0, sxth #2
  4084e8:	br	x0
  4084ec:	mov	w5, #0x0                   	// #0
  4084f0:	mov	w21, #0x0                   	// #0
  4084f4:	b	4083ac <ferror@plt+0x63ac>
  4084f8:	cbnz	w10, 4087c4 <ferror@plt+0x67c4>
  4084fc:	mov	w5, #0x0                   	// #0
  408500:	eor	w0, w25, #0x1
  408504:	ands	w0, w7, w0
  408508:	b.eq	4086c4 <ferror@plt+0x66c4>  // b.none
  40850c:	cmp	x23, x19
  408510:	b.ls	40851c <ferror@plt+0x651c>  // b.plast
  408514:	mov	w1, #0x27                  	// #39
  408518:	strb	w1, [x28, x19]
  40851c:	add	x1, x19, #0x1
  408520:	cmp	x23, x1
  408524:	b.ls	408530 <ferror@plt+0x6530>  // b.plast
  408528:	mov	w2, #0x24                  	// #36
  40852c:	strb	w2, [x28, x1]
  408530:	add	x1, x19, #0x2
  408534:	cmp	x23, x1
  408538:	b.ls	408544 <ferror@plt+0x6544>  // b.plast
  40853c:	mov	w2, #0x27                  	// #39
  408540:	strb	w2, [x28, x1]
  408544:	add	x1, x19, #0x3
  408548:	cmp	x23, x1
  40854c:	b.ls	408790 <ferror@plt+0x6790>  // b.plast
  408550:	mov	w25, w0
  408554:	mov	w0, #0x5c                  	// #92
  408558:	strb	w0, [x28, x1]
  40855c:	ldr	w0, [sp, #116]
  408560:	add	x19, x1, #0x1
  408564:	cmp	w0, #0x2
  408568:	b.eq	408798 <ferror@plt+0x6798>  // b.none
  40856c:	add	x0, x20, #0x1
  408570:	cmp	x0, x24
  408574:	b.cs	4087ac <ferror@plt+0x67ac>  // b.hs, b.nlast
  408578:	ldrb	w2, [x27, x0]
  40857c:	mov	w22, #0x30                  	// #48
  408580:	mov	w0, #0x0                   	// #0
  408584:	sub	w2, w2, #0x30
  408588:	and	w2, w2, #0xff
  40858c:	cmp	w2, #0x9
  408590:	b.ls	40880c <ferror@plt+0x680c>  // b.plast
  408594:	ldr	w1, [sp, #124]
  408598:	mov	w21, #0x0                   	// #0
  40859c:	cbz	w1, 408130 <ferror@plt+0x6130>
  4085a0:	cbnz	w5, 408144 <ferror@plt+0x6144>
  4085a4:	b	408244 <ferror@plt+0x6244>
  4085a8:	cbnz	w0, 408d8c <ferror@plt+0x6d8c>
  4085ac:	ldr	w0, [sp, #184]
  4085b0:	mov	w5, #0x1                   	// #1
  4085b4:	mov	w7, #0x0                   	// #0
  4085b8:	mov	w11, #0x0                   	// #0
  4085bc:	and	w1, w0, w5
  4085c0:	mov	w25, #0x0                   	// #0
  4085c4:	and	w0, w0, #0x4
  4085c8:	mov	w10, #0x0                   	// #0
  4085cc:	mov	x12, #0x0                   	// #0
  4085d0:	mov	x19, #0x0                   	// #0
  4085d4:	stp	wzr, w5, [sp, #120]
  4085d8:	str	wzr, [sp, #144]
  4085dc:	str	xzr, [sp, #168]
  4085e0:	str	wzr, [sp, #188]
  4085e4:	str	xzr, [sp, #192]
  4085e8:	stp	wzr, w1, [sp, #208]
  4085ec:	str	w0, [sp, #216]
  4085f0:	b	407ce8 <ferror@plt+0x5ce8>
  4085f4:	cmp	w0, #0x5
  4085f8:	b.ne	40865c <ferror@plt+0x665c>  // b.any
  4085fc:	ldr	w0, [sp, #184]
  408600:	and	w1, w0, #0x1
  408604:	and	w0, w0, #0x4
  408608:	stp	w1, w0, [sp, #212]
  40860c:	cbnz	w20, 408b04 <ferror@plt+0x6b04>
  408610:	cbz	x23, 408a20 <ferror@plt+0x6a20>
  408614:	mov	w11, #0x1                   	// #1
  408618:	mov	w0, #0x22                  	// #34
  40861c:	mov	x12, #0x1                   	// #1
  408620:	adrp	x1, 40e000 <ferror@plt+0xc000>
  408624:	mov	w5, w11
  408628:	add	x1, x1, #0x988
  40862c:	mov	x19, x12
  408630:	mov	w7, #0x0                   	// #0
  408634:	mov	w25, #0x0                   	// #0
  408638:	mov	w10, #0x0                   	// #0
  40863c:	strb	w0, [x28]
  408640:	stp	w11, wzr, [sp, #120]
  408644:	str	wzr, [sp, #144]
  408648:	str	x1, [sp, #168]
  40864c:	str	wzr, [sp, #188]
  408650:	str	xzr, [sp, #192]
  408654:	str	wzr, [sp, #208]
  408658:	b	407ce8 <ferror@plt+0x5ce8>
  40865c:	cmp	w0, #0x6
  408660:	b.ne	408d8c <ferror@plt+0x6d8c>  // b.any
  408664:	mov	w0, #0x1                   	// #1
  408668:	mov	w1, w0
  40866c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408670:	add	x0, x0, #0x988
  408674:	str	x0, [sp, #168]
  408678:	mov	w11, w1
  40867c:	ldr	w0, [sp, #184]
  408680:	mov	w5, w1
  408684:	mov	w10, w1
  408688:	stp	w1, wzr, [sp, #120]
  40868c:	str	w1, [sp, #208]
  408690:	and	w1, w0, w1
  408694:	and	w0, w0, #0x4
  408698:	mov	w7, #0x0                   	// #0
  40869c:	mov	w25, #0x0                   	// #0
  4086a0:	mov	x12, #0x1                   	// #1
  4086a4:	mov	x19, #0x0                   	// #0
  4086a8:	str	wzr, [sp, #144]
  4086ac:	str	wzr, [sp, #188]
  4086b0:	str	xzr, [sp, #192]
  4086b4:	stp	w1, w0, [sp, #212]
  4086b8:	mov	w0, #0x5                   	// #5
  4086bc:	str	w0, [sp, #116]
  4086c0:	b	407ce8 <ferror@plt+0x5ce8>
  4086c4:	mov	x1, x19
  4086c8:	cmp	x23, x19
  4086cc:	b.ls	40855c <ferror@plt+0x655c>  // b.plast
  4086d0:	mov	w0, w25
  4086d4:	mov	w25, w0
  4086d8:	mov	w0, #0x5c                  	// #92
  4086dc:	strb	w0, [x28, x1]
  4086e0:	b	40855c <ferror@plt+0x655c>
  4086e4:	mov	w5, #0x0                   	// #0
  4086e8:	cmp	x24, #0x1
  4086ec:	cset	w0, ne  // ne = any
  4086f0:	cmn	x24, #0x1
  4086f4:	b.eq	408708 <ferror@plt+0x6708>  // b.none
  4086f8:	cbnz	w0, 4084f0 <ferror@plt+0x64f0>
  4086fc:	cbz	x20, 4083d4 <ferror@plt+0x63d4>
  408700:	mov	w21, #0x0                   	// #0
  408704:	b	4083ac <ferror@plt+0x63ac>
  408708:	ldrb	w0, [x27, #1]
  40870c:	cmp	w0, #0x0
  408710:	cset	w0, ne  // ne = any
  408714:	cbnz	w0, 4084f0 <ferror@plt+0x64f0>
  408718:	b	4086fc <ferror@plt+0x66fc>
  40871c:	mov	w5, #0x0                   	// #0
  408720:	cbnz	x20, 408700 <ferror@plt+0x6700>
  408724:	b	4083d4 <ferror@plt+0x63d4>
  408728:	cbnz	w10, 4083e4 <ferror@plt+0x63e4>
  40872c:	mov	w5, #0x0                   	// #0
  408730:	mov	w0, w25
  408734:	mov	w21, #0x0                   	// #0
  408738:	mov	w22, #0x3f                  	// #63
  40873c:	cbnz	w5, 408144 <ferror@plt+0x6144>
  408740:	b	408244 <ferror@plt+0x6244>
  408744:	cmp	x0, #0x1
  408748:	b.eq	407e58 <ferror@plt+0x5e58>  // b.none
  40874c:	add	x2, x25, #0x1
  408750:	add	x0, x27, x0
  408754:	add	x2, x27, x2
  408758:	add	x9, x0, x25
  40875c:	b	40876c <ferror@plt+0x676c>
  408760:	add	x2, x2, #0x1
  408764:	cmp	x9, x2
  408768:	b.eq	407e58 <ferror@plt+0x5e58>  // b.none
  40876c:	ldrb	w0, [x2]
  408770:	sub	w0, w0, #0x5b
  408774:	and	w0, w0, #0xff
  408778:	cmp	w0, #0x21
  40877c:	b.hi	408760 <ferror@plt+0x6760>  // b.pmore
  408780:	lsl	x0, x6, x0
  408784:	tst	x0, x13
  408788:	b.eq	408760 <ferror@plt+0x6760>  // b.none
  40878c:	b	4083dc <ferror@plt+0x63dc>
  408790:	add	x19, x19, #0x4
  408794:	mov	w25, w0
  408798:	mov	w0, #0x0                   	// #0
  40879c:	mov	w21, #0x0                   	// #0
  4087a0:	mov	w22, #0x30                  	// #48
  4087a4:	cbnz	w5, 408144 <ferror@plt+0x6144>
  4087a8:	b	408244 <ferror@plt+0x6244>
  4087ac:	ldr	w1, [sp, #124]
  4087b0:	mov	w0, #0x0                   	// #0
  4087b4:	mov	w22, #0x30                  	// #48
  4087b8:	mov	w21, #0x0                   	// #0
  4087bc:	cbz	w1, 408130 <ferror@plt+0x6130>
  4087c0:	b	4085a0 <ferror@plt+0x65a0>
  4087c4:	str	w7, [sp, #120]
  4087c8:	b	4083e4 <ferror@plt+0x63e4>
  4087cc:	mov	w5, w11
  4087d0:	mov	w21, #0x0                   	// #0
  4087d4:	b	4083ac <ferror@plt+0x63ac>
  4087d8:	mov	w1, w19
  4087dc:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4087e0:	add	x0, x0, #0x9b8
  4087e4:	str	w10, [sp, #120]
  4087e8:	bl	407a88 <ferror@plt+0x5a88>
  4087ec:	str	x0, [sp, #200]
  4087f0:	adrp	x1, 40e000 <ferror@plt+0xc000>
  4087f4:	add	x0, x1, #0x9b0
  4087f8:	mov	w1, w19
  4087fc:	bl	407a88 <ferror@plt+0x5a88>
  408800:	ldr	w10, [sp, #120]
  408804:	str	x0, [sp, #256]
  408808:	b	407c84 <ferror@plt+0x5c84>
  40880c:	cmp	x23, x19
  408810:	b.ls	408818 <ferror@plt+0x6818>  // b.plast
  408814:	strb	w22, [x28, x19]
  408818:	add	x0, x1, #0x2
  40881c:	cmp	x23, x0
  408820:	b.ls	40882c <ferror@plt+0x682c>  // b.plast
  408824:	mov	w2, #0x30                  	// #48
  408828:	strb	w2, [x28, x0]
  40882c:	add	x19, x1, #0x3
  408830:	mov	w0, #0x0                   	// #0
  408834:	mov	w22, #0x30                  	// #48
  408838:	b	408594 <ferror@plt+0x6594>
  40883c:	mov	w5, #0x0                   	// #0
  408840:	ldr	w0, [sp, #116]
  408844:	cmp	w0, #0x2
  408848:	b.eq	4088c8 <ferror@plt+0x68c8>  // b.none
  40884c:	ldr	w1, [sp, #208]
  408850:	mov	w22, #0x5c                  	// #92
  408854:	mov	w0, w22
  408858:	cbz	w1, 408470 <ferror@plt+0x6470>
  40885c:	add	x20, x20, #0x1
  408860:	mov	w0, w25
  408864:	mov	w21, #0x0                   	// #0
  408868:	b	408248 <ferror@plt+0x6248>
  40886c:	mov	w5, #0x0                   	// #0
  408870:	mov	w0, #0x76                  	// #118
  408874:	b	408470 <ferror@plt+0x6470>
  408878:	mov	w21, w11
  40887c:	mov	w5, #0x0                   	// #0
  408880:	b	4083d4 <ferror@plt+0x63d4>
  408884:	mov	w5, #0x0                   	// #0
  408888:	mov	w0, #0x72                  	// #114
  40888c:	b	408468 <ferror@plt+0x6468>
  408890:	mov	w5, #0x0                   	// #0
  408894:	mov	w0, #0x6e                  	// #110
  408898:	b	408468 <ferror@plt+0x6468>
  40889c:	mov	w5, #0x0                   	// #0
  4088a0:	mov	w0, #0x61                  	// #97
  4088a4:	b	408470 <ferror@plt+0x6470>
  4088a8:	mov	w5, #0x0                   	// #0
  4088ac:	mov	w22, #0xa                   	// #10
  4088b0:	mov	w0, #0x6e                  	// #110
  4088b4:	b	408470 <ferror@plt+0x6470>
  4088b8:	mov	w5, #0x0                   	// #0
  4088bc:	mov	w22, #0xd                   	// #13
  4088c0:	mov	w0, #0x72                  	// #114
  4088c4:	b	408470 <ferror@plt+0x6470>
  4088c8:	cbnz	w10, 4083e4 <ferror@plt+0x63e4>
  4088cc:	add	x20, x20, #0x1
  4088d0:	mov	w0, w25
  4088d4:	mov	w21, #0x0                   	// #0
  4088d8:	mov	w22, #0x5c                  	// #92
  4088dc:	b	408248 <ferror@plt+0x6248>
  4088e0:	ldr	w0, [sp, #184]
  4088e4:	and	w1, w0, #0x1
  4088e8:	and	w0, w0, #0x4
  4088ec:	stp	w1, w0, [sp, #212]
  4088f0:	cbnz	w20, 40899c <ferror@plt+0x699c>
  4088f4:	mov	w0, #0x1                   	// #1
  4088f8:	str	w0, [sp, #120]
  4088fc:	cbnz	x23, 408d74 <ferror@plt+0x6d74>
  408900:	mov	w0, #0x1                   	// #1
  408904:	mov	w5, w0
  408908:	mov	w7, w0
  40890c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408910:	add	x0, x0, #0x9b0
  408914:	mov	x12, #0x1                   	// #1
  408918:	mov	w11, #0x0                   	// #0
  40891c:	mov	x19, x12
  408920:	mov	w25, #0x0                   	// #0
  408924:	mov	w10, #0x0                   	// #0
  408928:	str	w5, [sp, #124]
  40892c:	str	wzr, [sp, #144]
  408930:	str	x0, [sp, #168]
  408934:	mov	w0, #0x2                   	// #2
  408938:	str	w0, [sp, #116]
  40893c:	str	wzr, [sp, #188]
  408940:	str	xzr, [sp, #192]
  408944:	str	wzr, [sp, #208]
  408948:	b	407ce8 <ferror@plt+0x5ce8>
  40894c:	ldr	w0, [sp, #184]
  408950:	mov	w11, #0x1                   	// #1
  408954:	mov	w7, #0x0                   	// #0
  408958:	mov	w5, w11
  40895c:	and	w1, w0, w11
  408960:	mov	w25, #0x0                   	// #0
  408964:	and	w0, w0, #0x4
  408968:	mov	w10, #0x0                   	// #0
  40896c:	mov	x12, #0x0                   	// #0
  408970:	mov	x19, #0x0                   	// #0
  408974:	stp	w11, wzr, [sp, #120]
  408978:	str	wzr, [sp, #144]
  40897c:	str	xzr, [sp, #168]
  408980:	str	wzr, [sp, #188]
  408984:	str	xzr, [sp, #192]
  408988:	stp	wzr, w1, [sp, #208]
  40898c:	str	w0, [sp, #216]
  408990:	b	407ce8 <ferror@plt+0x5ce8>
  408994:	mov	w5, #0x0                   	// #0
  408998:	b	407f74 <ferror@plt+0x5f74>
  40899c:	mov	w1, #0x1                   	// #1
  4089a0:	mov	w10, w1
  4089a4:	mov	w7, w1
  4089a8:	mov	w5, w1
  4089ac:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4089b0:	add	x0, x0, #0x9b0
  4089b4:	str	w1, [sp, #124]
  4089b8:	str	w1, [sp, #144]
  4089bc:	str	x0, [sp, #168]
  4089c0:	mov	w0, #0x2                   	// #2
  4089c4:	mov	w11, #0x0                   	// #0
  4089c8:	mov	w25, #0x0                   	// #0
  4089cc:	mov	x12, #0x1                   	// #1
  4089d0:	mov	x19, #0x0                   	// #0
  4089d4:	stp	w0, wzr, [sp, #116]
  4089d8:	str	wzr, [sp, #188]
  4089dc:	str	xzr, [sp, #192]
  4089e0:	str	wzr, [sp, #208]
  4089e4:	b	407ce8 <ferror@plt+0x5ce8>
  4089e8:	ldr	w1, [sp, #184]
  4089ec:	mov	w10, w0
  4089f0:	mov	w7, w0
  4089f4:	mov	w5, w0
  4089f8:	str	w0, [sp, #124]
  4089fc:	and	w2, w1, #0x1
  408a00:	str	w0, [sp, #144]
  408a04:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408a08:	add	x0, x0, #0x9b0
  408a0c:	str	x0, [sp, #168]
  408a10:	and	w0, w1, #0x4
  408a14:	str	w2, [sp, #212]
  408a18:	str	w0, [sp, #216]
  408a1c:	b	4089c0 <ferror@plt+0x69c0>
  408a20:	mov	w11, #0x1                   	// #1
  408a24:	mov	x12, #0x1                   	// #1
  408a28:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408a2c:	mov	w5, w11
  408a30:	add	x0, x0, #0x988
  408a34:	mov	x19, x12
  408a38:	mov	w7, #0x0                   	// #0
  408a3c:	mov	w25, #0x0                   	// #0
  408a40:	mov	w10, #0x0                   	// #0
  408a44:	stp	w11, wzr, [sp, #120]
  408a48:	str	wzr, [sp, #144]
  408a4c:	str	x0, [sp, #168]
  408a50:	str	wzr, [sp, #188]
  408a54:	str	xzr, [sp, #192]
  408a58:	str	wzr, [sp, #208]
  408a5c:	b	407ce8 <ferror@plt+0x5ce8>
  408a60:	ldr	w0, [sp, #184]
  408a64:	and	w1, w0, #0x1
  408a68:	and	w0, w0, #0x4
  408a6c:	stp	w1, w0, [sp, #212]
  408a70:	cbnz	w20, 408d30 <ferror@plt+0x6d30>
  408a74:	str	wzr, [sp, #120]
  408a78:	b	4088fc <ferror@plt+0x68fc>
  408a7c:	ldrb	w2, [x27, x6]
  408a80:	cmp	w2, #0x3e
  408a84:	b.hi	4084f0 <ferror@plt+0x64f0>  // b.pmore
  408a88:	mov	x1, #0x1                   	// #1
  408a8c:	mov	x0, #0xa38200000000        	// #179778741075968
  408a90:	movk	x0, #0x7000, lsl #48
  408a94:	lsl	x1, x1, x2
  408a98:	mov	w21, #0x0                   	// #0
  408a9c:	tst	x1, x0
  408aa0:	b.eq	4083ac <ferror@plt+0x63ac>  // b.none
  408aa4:	cbnz	w10, 4082ac <ferror@plt+0x62ac>
  408aa8:	cmp	x23, x19
  408aac:	b.ls	408ab4 <ferror@plt+0x6ab4>  // b.plast
  408ab0:	strb	w22, [x28, x19]
  408ab4:	add	x0, x19, #0x1
  408ab8:	cmp	x23, x0
  408abc:	b.ls	408ac8 <ferror@plt+0x6ac8>  // b.plast
  408ac0:	mov	w1, #0x22                  	// #34
  408ac4:	strb	w1, [x28, x0]
  408ac8:	add	x0, x19, #0x2
  408acc:	cmp	x23, x0
  408ad0:	b.ls	408adc <ferror@plt+0x6adc>  // b.plast
  408ad4:	mov	w1, #0x22                  	// #34
  408ad8:	strb	w1, [x28, x0]
  408adc:	add	x0, x19, #0x3
  408ae0:	cmp	x23, x0
  408ae4:	b.ls	408af0 <ferror@plt+0x6af0>  // b.plast
  408ae8:	mov	w1, #0x3f                  	// #63
  408aec:	strb	w1, [x28, x0]
  408af0:	add	x19, x19, #0x4
  408af4:	mov	w22, w2
  408af8:	mov	x20, x6
  408afc:	mov	w0, w25
  408b00:	b	408594 <ferror@plt+0x6594>
  408b04:	mov	w0, #0x1                   	// #1
  408b08:	mov	w1, w0
  408b0c:	mov	w11, w1
  408b10:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408b14:	mov	w5, w1
  408b18:	add	x0, x0, #0x988
  408b1c:	mov	w10, w1
  408b20:	mov	w7, #0x0                   	// #0
  408b24:	mov	w25, #0x0                   	// #0
  408b28:	mov	x12, #0x1                   	// #1
  408b2c:	mov	x19, #0x0                   	// #0
  408b30:	stp	w1, wzr, [sp, #120]
  408b34:	str	wzr, [sp, #144]
  408b38:	str	x0, [sp, #168]
  408b3c:	str	wzr, [sp, #188]
  408b40:	str	xzr, [sp, #192]
  408b44:	str	w1, [sp, #208]
  408b48:	b	407ce8 <ferror@plt+0x5ce8>
  408b4c:	mov	w5, w11
  408b50:	cbnz	x20, 408700 <ferror@plt+0x6700>
  408b54:	b	4083d4 <ferror@plt+0x63d4>
  408b58:	mov	w5, w11
  408b5c:	b	4086e8 <ferror@plt+0x66e8>
  408b60:	mov	w5, w11
  408b64:	b	4088bc <ferror@plt+0x68bc>
  408b68:	mov	w5, w11
  408b6c:	mov	w0, #0x76                  	// #118
  408b70:	b	408470 <ferror@plt+0x6470>
  408b74:	mov	w5, w11
  408b78:	b	408840 <ferror@plt+0x6840>
  408b7c:	ldr	w0, [sp, #116]
  408b80:	mov	w5, w11
  408b84:	cmp	w0, #0x2
  408b88:	b.ne	40840c <ferror@plt+0x640c>  // b.any
  408b8c:	b	408730 <ferror@plt+0x6730>
  408b90:	mov	w5, w11
  408b94:	mov	w21, w11
  408b98:	b	4083d4 <ferror@plt+0x63d4>
  408b9c:	mov	w5, w11
  408ba0:	b	4088ac <ferror@plt+0x68ac>
  408ba4:	mov	w5, w11
  408ba8:	mov	w0, #0x74                  	// #116
  408bac:	b	408468 <ferror@plt+0x6468>
  408bb0:	mov	w5, w11
  408bb4:	b	408500 <ferror@plt+0x6500>
  408bb8:	ldr	w0, [sp, #116]
  408bbc:	mov	w5, w11
  408bc0:	cmp	w0, #0x2
  408bc4:	b.ne	408454 <ferror@plt+0x6454>  // b.any
  408bc8:	b	4081d0 <ferror@plt+0x61d0>
  408bcc:	ldr	x0, [sp, #200]
  408bd0:	ldrb	w0, [x0]
  408bd4:	cbz	w0, 407c8c <ferror@plt+0x5c8c>
  408bd8:	cmp	x23, x19
  408bdc:	b.ls	408bfc <ferror@plt+0x6bfc>  // b.plast
  408be0:	strb	w0, [x28, x19]
  408be4:	add	x19, x19, #0x1
  408be8:	ldr	x0, [sp, #200]
  408bec:	ldrb	w0, [x0, x19]
  408bf0:	cbz	w0, 407c8c <ferror@plt+0x5c8c>
  408bf4:	cmp	x23, x19
  408bf8:	b.hi	408be0 <ferror@plt+0x6be0>  // b.pmore
  408bfc:	ldr	x0, [sp, #200]
  408c00:	add	x19, x19, #0x1
  408c04:	ldrb	w0, [x0, x19]
  408c08:	cbnz	w0, 408bd8 <ferror@plt+0x6bd8>
  408c0c:	b	407c8c <ferror@plt+0x5c8c>
  408c10:	mov	x8, x21
  408c14:	ldr	w1, [sp, #120]
  408c18:	ldr	w10, [sp, #136]
  408c1c:	mov	w21, #0x0                   	// #0
  408c20:	ldp	w25, w5, [sp, #148]
  408c24:	ldp	w7, w11, [sp, #156]
  408c28:	ldr	w22, [sp, #220]
  408c2c:	ldr	x12, [sp, #128]
  408c30:	ldp	x19, x4, [sp, #224]
  408c34:	b	407ea8 <ferror@plt+0x5ea8>
  408c38:	ldr	w5, [sp, #124]
  408c3c:	mov	w0, w25
  408c40:	mov	w21, w5
  408c44:	b	4083c4 <ferror@plt+0x63c4>
  408c48:	mov	x9, x25
  408c4c:	cmp	x25, x24
  408c50:	ldr	w10, [sp, #136]
  408c54:	mov	x8, x21
  408c58:	ldp	w25, w5, [sp, #148]
  408c5c:	ldp	w7, w11, [sp, #156]
  408c60:	ldr	w22, [sp, #220]
  408c64:	ldr	x12, [sp, #128]
  408c68:	ldp	x19, x4, [sp, #224]
  408c6c:	b.cc	408c84 <ferror@plt+0x6c84>  // b.lo, b.ul, b.last
  408c70:	b	408c8c <ferror@plt+0x6c8c>
  408c74:	add	x8, x8, #0x1
  408c78:	add	x9, x20, x8
  408c7c:	cmp	x24, x9
  408c80:	b.ls	408c8c <ferror@plt+0x6c8c>  // b.plast
  408c84:	ldrb	w0, [x27, x9]
  408c88:	cbnz	w0, 408c74 <ferror@plt+0x6c74>
  408c8c:	ldr	w1, [sp, #120]
  408c90:	mov	w21, #0x0                   	// #0
  408c94:	b	407ea8 <ferror@plt+0x5ea8>
  408c98:	mov	w7, w10
  408c9c:	ldr	x0, [sp, #168]
  408ca0:	cmp	x0, #0x0
  408ca4:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  408ca8:	b.eq	408cd0 <ferror@plt+0x6cd0>  // b.none
  408cac:	ldrb	w1, [x0]
  408cb0:	cbz	w1, 408cd0 <ferror@plt+0x6cd0>
  408cb4:	sub	x0, x0, x19
  408cb8:	cmp	x23, x19
  408cbc:	b.ls	408ce0 <ferror@plt+0x6ce0>  // b.plast
  408cc0:	strb	w1, [x28, x19]
  408cc4:	add	x19, x19, #0x1
  408cc8:	ldrb	w1, [x0, x19]
  408ccc:	cbnz	w1, 408cb8 <ferror@plt+0x6cb8>
  408cd0:	cmp	x23, x19
  408cd4:	b.ls	4082e0 <ferror@plt+0x62e0>  // b.plast
  408cd8:	strb	wzr, [x28, x19]
  408cdc:	b	4082e0 <ferror@plt+0x62e0>
  408ce0:	add	x19, x19, #0x1
  408ce4:	ldrb	w1, [x0, x19]
  408ce8:	cbnz	w1, 408cb8 <ferror@plt+0x6cb8>
  408cec:	b	408cd0 <ferror@plt+0x6cd0>
  408cf0:	ldr	w7, [sp, #188]
  408cf4:	b	408c9c <ferror@plt+0x6c9c>
  408cf8:	ldp	x1, x7, [sp, #192]
  408cfc:	mov	x6, x4
  408d00:	ldr	w5, [sp, #184]
  408d04:	mov	x3, x24
  408d08:	ldr	x0, [sp, #256]
  408d0c:	str	x0, [sp]
  408d10:	mov	x2, x27
  408d14:	mov	x0, x28
  408d18:	mov	w4, #0x5                   	// #5
  408d1c:	bl	407bf0 <ferror@plt+0x5bf0>
  408d20:	mov	x19, x0
  408d24:	b	4082e0 <ferror@plt+0x62e0>
  408d28:	ldr	x23, [sp, #192]
  408d2c:	b	408224 <ferror@plt+0x6224>
  408d30:	mov	w1, #0x1                   	// #1
  408d34:	adrp	x0, 40e000 <ferror@plt+0xc000>
  408d38:	mov	w10, w1
  408d3c:	add	x0, x0, #0x9b0
  408d40:	mov	w7, w1
  408d44:	mov	w5, w1
  408d48:	mov	w11, #0x0                   	// #0
  408d4c:	mov	w25, #0x0                   	// #0
  408d50:	mov	x12, #0x1                   	// #1
  408d54:	mov	x19, #0x0                   	// #0
  408d58:	stp	wzr, w1, [sp, #120]
  408d5c:	str	w1, [sp, #144]
  408d60:	str	x0, [sp, #168]
  408d64:	str	wzr, [sp, #188]
  408d68:	str	xzr, [sp, #192]
  408d6c:	str	wzr, [sp, #208]
  408d70:	b	407ce8 <ferror@plt+0x5ce8>
  408d74:	mov	x1, #0x0                   	// #0
  408d78:	mov	w0, #0x0                   	// #0
  408d7c:	mov	w25, #0x0                   	// #0
  408d80:	mov	w5, #0x1                   	// #1
  408d84:	str	x23, [sp, #192]
  408d88:	b	4080b4 <ferror@plt+0x60b4>
  408d8c:	bl	401dc0 <abort@plt>
  408d90:	sub	sp, sp, #0x80
  408d94:	stp	x29, x30, [sp, #16]
  408d98:	add	x29, sp, #0x10
  408d9c:	stp	x19, x20, [sp, #32]
  408da0:	mov	w19, w0
  408da4:	mov	x20, x3
  408da8:	stp	x21, x22, [sp, #48]
  408dac:	stp	x23, x24, [sp, #64]
  408db0:	mov	x23, x1
  408db4:	mov	x24, x2
  408db8:	stp	x25, x26, [sp, #80]
  408dbc:	stp	x27, x28, [sp, #96]
  408dc0:	bl	401fb0 <__errno_location@plt>
  408dc4:	mov	x22, x0
  408dc8:	ldr	w0, [x0]
  408dcc:	adrp	x27, 422000 <ferror@plt+0x20000>
  408dd0:	str	w0, [sp, #116]
  408dd4:	ldr	x21, [x27, #696]
  408dd8:	tbnz	w19, #31, 408f30 <ferror@plt+0x6f30>
  408ddc:	add	x26, x27, #0x2b8
  408de0:	ldr	w0, [x26, #8]
  408de4:	cmp	w0, w19
  408de8:	b.gt	408e38 <ferror@plt+0x6e38>
  408dec:	mov	w0, #0x7fffffff            	// #2147483647
  408df0:	cmp	w19, w0
  408df4:	b.eq	408f2c <ferror@plt+0x6f2c>  // b.none
  408df8:	add	w28, w19, #0x1
  408dfc:	add	x0, x26, #0x10
  408e00:	cmp	x21, x0
  408e04:	sbfiz	x1, x28, #4, #32
  408e08:	b.eq	408f10 <ferror@plt+0x6f10>  // b.none
  408e0c:	mov	x0, x21
  408e10:	bl	40b8a8 <ferror@plt+0x98a8>
  408e14:	mov	x21, x0
  408e18:	str	x0, [x27, #696]
  408e1c:	ldr	w0, [x26, #8]
  408e20:	mov	w1, #0x0                   	// #0
  408e24:	sub	w2, w28, w0
  408e28:	add	x0, x21, w0, sxtw #4
  408e2c:	sbfiz	x2, x2, #4, #32
  408e30:	bl	401cf0 <memset@plt>
  408e34:	str	w28, [x26, #8]
  408e38:	sbfiz	x19, x19, #4, #32
  408e3c:	add	x26, x20, #0x8
  408e40:	add	x0, x21, x19
  408e44:	str	x0, [sp, #120]
  408e48:	ldp	w4, w5, [x20]
  408e4c:	mov	x6, x26
  408e50:	ldr	x7, [x20, #40]
  408e54:	orr	w25, w5, #0x1
  408e58:	ldr	x27, [x21, x19]
  408e5c:	mov	x3, x24
  408e60:	ldr	x28, [x0, #8]
  408e64:	mov	x1, x27
  408e68:	ldr	x0, [x20, #48]
  408e6c:	str	x0, [sp]
  408e70:	mov	x2, x23
  408e74:	mov	w5, w25
  408e78:	mov	x0, x28
  408e7c:	bl	407bf0 <ferror@plt+0x5bf0>
  408e80:	cmp	x27, x0
  408e84:	b.hi	408ee4 <ferror@plt+0x6ee4>  // b.pmore
  408e88:	add	x27, x0, #0x1
  408e8c:	str	x27, [x21, x19]
  408e90:	adrp	x0, 422000 <ferror@plt+0x20000>
  408e94:	add	x0, x0, #0x4e0
  408e98:	cmp	x28, x0
  408e9c:	b.eq	408ea8 <ferror@plt+0x6ea8>  // b.none
  408ea0:	mov	x0, x28
  408ea4:	bl	401e60 <free@plt>
  408ea8:	mov	x0, x27
  408eac:	bl	40b878 <ferror@plt+0x9878>
  408eb0:	ldr	x1, [sp, #120]
  408eb4:	mov	x28, x0
  408eb8:	ldr	w4, [x20]
  408ebc:	mov	x6, x26
  408ec0:	ldr	x7, [x20, #40]
  408ec4:	str	x0, [x1, #8]
  408ec8:	ldr	x1, [x20, #48]
  408ecc:	str	x1, [sp]
  408ed0:	mov	w5, w25
  408ed4:	mov	x3, x24
  408ed8:	mov	x2, x23
  408edc:	mov	x1, x27
  408ee0:	bl	407bf0 <ferror@plt+0x5bf0>
  408ee4:	ldr	w0, [sp, #116]
  408ee8:	ldp	x29, x30, [sp, #16]
  408eec:	ldp	x19, x20, [sp, #32]
  408ef0:	ldp	x23, x24, [sp, #64]
  408ef4:	ldp	x25, x26, [sp, #80]
  408ef8:	str	w0, [x22]
  408efc:	mov	x0, x28
  408f00:	ldp	x21, x22, [sp, #48]
  408f04:	ldp	x27, x28, [sp, #96]
  408f08:	add	sp, sp, #0x80
  408f0c:	ret
  408f10:	mov	x0, #0x0                   	// #0
  408f14:	bl	40b8a8 <ferror@plt+0x98a8>
  408f18:	mov	x21, x0
  408f1c:	str	x0, [x27, #696]
  408f20:	ldp	x0, x1, [x26, #16]
  408f24:	stp	x0, x1, [x21]
  408f28:	b	408e1c <ferror@plt+0x6e1c>
  408f2c:	bl	40ba40 <ferror@plt+0x9a40>
  408f30:	bl	401dc0 <abort@plt>
  408f34:	nop
  408f38:	stp	x29, x30, [sp, #-48]!
  408f3c:	mov	x29, sp
  408f40:	stp	x19, x20, [sp, #16]
  408f44:	mov	x20, x0
  408f48:	str	x21, [sp, #32]
  408f4c:	bl	401fb0 <__errno_location@plt>
  408f50:	adrp	x2, 422000 <ferror@plt+0x20000>
  408f54:	mov	x19, x0
  408f58:	add	x2, x2, #0x4e0
  408f5c:	cmp	x20, #0x0
  408f60:	add	x2, x2, #0x100
  408f64:	mov	x1, #0x38                  	// #56
  408f68:	ldr	w21, [x19]
  408f6c:	csel	x0, x2, x20, eq  // eq = none
  408f70:	bl	40b9c0 <ferror@plt+0x99c0>
  408f74:	str	w21, [x19]
  408f78:	ldp	x19, x20, [sp, #16]
  408f7c:	ldr	x21, [sp, #32]
  408f80:	ldp	x29, x30, [sp], #48
  408f84:	ret
  408f88:	adrp	x1, 422000 <ferror@plt+0x20000>
  408f8c:	add	x1, x1, #0x4e0
  408f90:	cmp	x0, #0x0
  408f94:	add	x1, x1, #0x100
  408f98:	csel	x0, x1, x0, eq  // eq = none
  408f9c:	ldr	w0, [x0]
  408fa0:	ret
  408fa4:	nop
  408fa8:	adrp	x2, 422000 <ferror@plt+0x20000>
  408fac:	add	x2, x2, #0x4e0
  408fb0:	cmp	x0, #0x0
  408fb4:	add	x2, x2, #0x100
  408fb8:	csel	x0, x2, x0, eq  // eq = none
  408fbc:	str	w1, [x0]
  408fc0:	ret
  408fc4:	nop
  408fc8:	adrp	x3, 422000 <ferror@plt+0x20000>
  408fcc:	add	x3, x3, #0x4e0
  408fd0:	cmp	x0, #0x0
  408fd4:	add	x3, x3, #0x100
  408fd8:	csel	x0, x3, x0, eq  // eq = none
  408fdc:	ubfx	x4, x1, #5, #3
  408fe0:	add	x3, x0, #0x8
  408fe4:	and	w1, w1, #0x1f
  408fe8:	ldr	w5, [x3, x4, lsl #2]
  408fec:	lsr	w0, w5, w1
  408ff0:	eor	w2, w0, w2
  408ff4:	and	w2, w2, #0x1
  408ff8:	and	w0, w0, #0x1
  408ffc:	lsl	w2, w2, w1
  409000:	eor	w2, w2, w5
  409004:	str	w2, [x3, x4, lsl #2]
  409008:	ret
  40900c:	nop
  409010:	adrp	x3, 422000 <ferror@plt+0x20000>
  409014:	add	x3, x3, #0x4e0
  409018:	cmp	x0, #0x0
  40901c:	add	x3, x3, #0x100
  409020:	csel	x2, x3, x0, eq  // eq = none
  409024:	ldr	w0, [x2, #4]
  409028:	str	w1, [x2, #4]
  40902c:	ret
  409030:	adrp	x3, 422000 <ferror@plt+0x20000>
  409034:	add	x3, x3, #0x4e0
  409038:	cmp	x0, #0x0
  40903c:	add	x3, x3, #0x100
  409040:	csel	x0, x3, x0, eq  // eq = none
  409044:	mov	w3, #0xa                   	// #10
  409048:	cmp	x1, #0x0
  40904c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  409050:	str	w3, [x0]
  409054:	b.eq	409060 <ferror@plt+0x7060>  // b.none
  409058:	stp	x1, x2, [x0, #40]
  40905c:	ret
  409060:	stp	x29, x30, [sp, #-16]!
  409064:	mov	x29, sp
  409068:	bl	401dc0 <abort@plt>
  40906c:	nop
  409070:	sub	sp, sp, #0x50
  409074:	adrp	x5, 422000 <ferror@plt+0x20000>
  409078:	stp	x29, x30, [sp, #16]
  40907c:	add	x29, sp, #0x10
  409080:	stp	x19, x20, [sp, #32]
  409084:	mov	x19, x4
  409088:	add	x4, x5, #0x4e0
  40908c:	cmp	x19, #0x0
  409090:	add	x4, x4, #0x100
  409094:	csel	x19, x4, x19, eq  // eq = none
  409098:	mov	x20, x3
  40909c:	stp	x21, x22, [sp, #48]
  4090a0:	mov	x21, x0
  4090a4:	mov	x22, x1
  4090a8:	str	x23, [sp, #64]
  4090ac:	mov	x23, x2
  4090b0:	bl	401fb0 <__errno_location@plt>
  4090b4:	ldp	x7, x8, [x19, #40]
  4090b8:	mov	x3, x20
  4090bc:	mov	x20, x0
  4090c0:	mov	x0, x21
  4090c4:	ldp	w4, w5, [x19]
  4090c8:	mov	x2, x23
  4090cc:	ldr	w21, [x20]
  4090d0:	mov	x1, x22
  4090d4:	str	x8, [sp]
  4090d8:	add	x6, x19, #0x8
  4090dc:	bl	407bf0 <ferror@plt+0x5bf0>
  4090e0:	ldp	x29, x30, [sp, #16]
  4090e4:	ldr	x23, [sp, #64]
  4090e8:	str	w21, [x20]
  4090ec:	ldp	x19, x20, [sp, #32]
  4090f0:	ldp	x21, x22, [sp, #48]
  4090f4:	add	sp, sp, #0x50
  4090f8:	ret
  4090fc:	nop
  409100:	sub	sp, sp, #0x60
  409104:	adrp	x4, 422000 <ferror@plt+0x20000>
  409108:	add	x4, x4, #0x4e0
  40910c:	cmp	x2, #0x0
  409110:	add	x4, x4, #0x100
  409114:	stp	x29, x30, [sp, #16]
  409118:	add	x29, sp, #0x10
  40911c:	stp	x19, x20, [sp, #32]
  409120:	csel	x19, x4, x2, eq  // eq = none
  409124:	stp	x21, x22, [sp, #48]
  409128:	mov	x22, x0
  40912c:	stp	x23, x24, [sp, #64]
  409130:	mov	x23, x1
  409134:	stp	x25, x26, [sp, #80]
  409138:	bl	401fb0 <__errno_location@plt>
  40913c:	ldr	w26, [x0]
  409140:	ldp	w4, w24, [x19]
  409144:	mov	x20, x0
  409148:	ldp	x7, x0, [x19, #40]
  40914c:	add	x25, x19, #0x8
  409150:	orr	w24, w24, #0x1
  409154:	mov	x6, x25
  409158:	mov	x3, x23
  40915c:	mov	x2, x22
  409160:	mov	w5, w24
  409164:	str	x0, [sp]
  409168:	mov	x1, #0x0                   	// #0
  40916c:	mov	x0, #0x0                   	// #0
  409170:	bl	407bf0 <ferror@plt+0x5bf0>
  409174:	add	x21, x0, #0x1
  409178:	mov	x0, x21
  40917c:	bl	40b878 <ferror@plt+0x9878>
  409180:	ldp	x7, x1, [x19, #40]
  409184:	mov	w5, w24
  409188:	ldr	w4, [x19]
  40918c:	mov	x6, x25
  409190:	str	x1, [sp]
  409194:	mov	x3, x23
  409198:	mov	x2, x22
  40919c:	mov	x19, x0
  4091a0:	mov	x1, x21
  4091a4:	bl	407bf0 <ferror@plt+0x5bf0>
  4091a8:	mov	x0, x19
  4091ac:	ldp	x29, x30, [sp, #16]
  4091b0:	ldp	x21, x22, [sp, #48]
  4091b4:	ldp	x23, x24, [sp, #64]
  4091b8:	str	w26, [x20]
  4091bc:	ldp	x19, x20, [sp, #32]
  4091c0:	ldp	x25, x26, [sp, #80]
  4091c4:	add	sp, sp, #0x60
  4091c8:	ret
  4091cc:	nop
  4091d0:	sub	sp, sp, #0x70
  4091d4:	adrp	x4, 422000 <ferror@plt+0x20000>
  4091d8:	add	x4, x4, #0x4e0
  4091dc:	cmp	x3, #0x0
  4091e0:	add	x4, x4, #0x100
  4091e4:	stp	x29, x30, [sp, #16]
  4091e8:	add	x29, sp, #0x10
  4091ec:	stp	x19, x20, [sp, #32]
  4091f0:	csel	x19, x4, x3, eq  // eq = none
  4091f4:	mov	x20, x2
  4091f8:	stp	x21, x22, [sp, #48]
  4091fc:	mov	x22, x0
  409200:	stp	x23, x24, [sp, #64]
  409204:	mov	x23, x1
  409208:	stp	x25, x26, [sp, #80]
  40920c:	stp	x27, x28, [sp, #96]
  409210:	bl	401fb0 <__errno_location@plt>
  409214:	ldr	w28, [x0]
  409218:	ldp	w4, w5, [x19]
  40921c:	mov	x21, x0
  409220:	ldp	x7, x0, [x19, #40]
  409224:	cmp	x20, #0x0
  409228:	cset	w24, eq  // eq = none
  40922c:	add	x27, x19, #0x8
  409230:	orr	w24, w24, w5
  409234:	mov	x6, x27
  409238:	mov	x3, x23
  40923c:	mov	x2, x22
  409240:	mov	w5, w24
  409244:	str	x0, [sp]
  409248:	mov	x1, #0x0                   	// #0
  40924c:	mov	x0, #0x0                   	// #0
  409250:	bl	407bf0 <ferror@plt+0x5bf0>
  409254:	add	x26, x0, #0x1
  409258:	mov	x25, x0
  40925c:	mov	x0, x26
  409260:	bl	40b878 <ferror@plt+0x9878>
  409264:	ldp	x7, x1, [x19, #40]
  409268:	mov	w5, w24
  40926c:	ldr	w4, [x19]
  409270:	mov	x6, x27
  409274:	str	x1, [sp]
  409278:	mov	x3, x23
  40927c:	mov	x2, x22
  409280:	mov	x19, x0
  409284:	mov	x1, x26
  409288:	bl	407bf0 <ferror@plt+0x5bf0>
  40928c:	str	w28, [x21]
  409290:	cbz	x20, 409298 <ferror@plt+0x7298>
  409294:	str	x25, [x20]
  409298:	mov	x0, x19
  40929c:	ldp	x29, x30, [sp, #16]
  4092a0:	ldp	x19, x20, [sp, #32]
  4092a4:	ldp	x21, x22, [sp, #48]
  4092a8:	ldp	x23, x24, [sp, #64]
  4092ac:	ldp	x25, x26, [sp, #80]
  4092b0:	ldp	x27, x28, [sp, #96]
  4092b4:	add	sp, sp, #0x70
  4092b8:	ret
  4092bc:	nop
  4092c0:	stp	x29, x30, [sp, #-64]!
  4092c4:	mov	x29, sp
  4092c8:	stp	x21, x22, [sp, #32]
  4092cc:	str	x23, [sp, #48]
  4092d0:	adrp	x23, 422000 <ferror@plt+0x20000>
  4092d4:	add	x22, x23, #0x2b8
  4092d8:	stp	x19, x20, [sp, #16]
  4092dc:	ldr	x21, [x23, #696]
  4092e0:	ldr	w20, [x22, #8]
  4092e4:	cmp	w20, #0x1
  4092e8:	b.le	409310 <ferror@plt+0x7310>
  4092ec:	sub	w0, w20, #0x2
  4092f0:	add	x20, x21, #0x28
  4092f4:	add	x19, x21, #0x18
  4092f8:	add	x20, x20, w0, uxtw #4
  4092fc:	nop
  409300:	ldr	x0, [x19], #16
  409304:	bl	401e60 <free@plt>
  409308:	cmp	x19, x20
  40930c:	b.ne	409300 <ferror@plt+0x7300>  // b.any
  409310:	ldr	x0, [x21, #8]
  409314:	adrp	x19, 422000 <ferror@plt+0x20000>
  409318:	add	x19, x19, #0x4e0
  40931c:	cmp	x0, x19
  409320:	b.eq	409330 <ferror@plt+0x7330>  // b.none
  409324:	bl	401e60 <free@plt>
  409328:	mov	x0, #0x100                 	// #256
  40932c:	stp	x0, x19, [x22, #16]
  409330:	add	x19, x22, #0x10
  409334:	cmp	x21, x19
  409338:	b.eq	409348 <ferror@plt+0x7348>  // b.none
  40933c:	mov	x0, x21
  409340:	bl	401e60 <free@plt>
  409344:	str	x19, [x23, #696]
  409348:	mov	w0, #0x1                   	// #1
  40934c:	str	w0, [x22, #8]
  409350:	ldp	x19, x20, [sp, #16]
  409354:	ldp	x21, x22, [sp, #32]
  409358:	ldr	x23, [sp, #48]
  40935c:	ldp	x29, x30, [sp], #64
  409360:	ret
  409364:	nop
  409368:	sub	sp, sp, #0x70
  40936c:	stp	x29, x30, [sp, #16]
  409370:	add	x29, sp, #0x10
  409374:	stp	x21, x22, [sp, #48]
  409378:	adrp	x22, 422000 <ferror@plt+0x20000>
  40937c:	stp	x19, x20, [sp, #32]
  409380:	mov	w19, w0
  409384:	stp	x23, x24, [sp, #64]
  409388:	mov	x24, x1
  40938c:	stp	x25, x26, [sp, #80]
  409390:	stp	x27, x28, [sp, #96]
  409394:	bl	401fb0 <__errno_location@plt>
  409398:	ldr	w25, [x0]
  40939c:	ldr	x20, [x22, #696]
  4093a0:	tbnz	w19, #31, 4094e8 <ferror@plt+0x74e8>
  4093a4:	add	x21, x22, #0x2b8
  4093a8:	mov	x23, x0
  4093ac:	ldr	w0, [x21, #8]
  4093b0:	cmp	w19, w0
  4093b4:	b.lt	409404 <ferror@plt+0x7404>  // b.tstop
  4093b8:	mov	w0, #0x7fffffff            	// #2147483647
  4093bc:	cmp	w19, w0
  4093c0:	b.eq	4094e4 <ferror@plt+0x74e4>  // b.none
  4093c4:	add	w26, w19, #0x1
  4093c8:	add	x0, x21, #0x10
  4093cc:	cmp	x20, x0
  4093d0:	sbfiz	x1, x26, #4, #32
  4093d4:	b.eq	4094c8 <ferror@plt+0x74c8>  // b.none
  4093d8:	mov	x0, x20
  4093dc:	bl	40b8a8 <ferror@plt+0x98a8>
  4093e0:	mov	x20, x0
  4093e4:	str	x0, [x22, #696]
  4093e8:	ldr	w0, [x21, #8]
  4093ec:	mov	w1, #0x0                   	// #0
  4093f0:	sub	w2, w26, w0
  4093f4:	add	x0, x20, w0, sxtw #4
  4093f8:	sbfiz	x2, x2, #4, #32
  4093fc:	bl	401cf0 <memset@plt>
  409400:	str	w26, [x21, #8]
  409404:	adrp	x21, 422000 <ferror@plt+0x20000>
  409408:	add	x21, x21, #0x4e0
  40940c:	sbfiz	x19, x19, #4, #32
  409410:	add	x6, x21, #0x108
  409414:	add	x26, x20, x19
  409418:	mov	x2, x24
  40941c:	ldp	x7, x0, [x21, #296]
  409420:	mov	x3, #0xffffffffffffffff    	// #-1
  409424:	ldr	w4, [x21, #256]
  409428:	ldr	w28, [x21, #260]
  40942c:	ldr	x22, [x20, x19]
  409430:	orr	w28, w28, #0x1
  409434:	ldr	x27, [x26, #8]
  409438:	str	x0, [sp]
  40943c:	mov	x1, x22
  409440:	mov	w5, w28
  409444:	mov	x0, x27
  409448:	bl	407bf0 <ferror@plt+0x5bf0>
  40944c:	cmp	x22, x0
  409450:	b.hi	4094a0 <ferror@plt+0x74a0>  // b.pmore
  409454:	add	x22, x0, #0x1
  409458:	str	x22, [x20, x19]
  40945c:	cmp	x27, x21
  409460:	b.eq	40946c <ferror@plt+0x746c>  // b.none
  409464:	mov	x0, x27
  409468:	bl	401e60 <free@plt>
  40946c:	mov	x0, x22
  409470:	bl	40b878 <ferror@plt+0x9878>
  409474:	ldp	x7, x1, [x21, #296]
  409478:	str	x0, [x26, #8]
  40947c:	ldr	w4, [x21, #256]
  409480:	mov	x27, x0
  409484:	str	x1, [sp]
  409488:	mov	w5, w28
  40948c:	mov	x2, x24
  409490:	add	x6, x21, #0x108
  409494:	mov	x1, x22
  409498:	mov	x3, #0xffffffffffffffff    	// #-1
  40949c:	bl	407bf0 <ferror@plt+0x5bf0>
  4094a0:	mov	x0, x27
  4094a4:	ldp	x29, x30, [sp, #16]
  4094a8:	ldp	x19, x20, [sp, #32]
  4094ac:	ldp	x21, x22, [sp, #48]
  4094b0:	ldp	x27, x28, [sp, #96]
  4094b4:	str	w25, [x23]
  4094b8:	ldp	x23, x24, [sp, #64]
  4094bc:	ldp	x25, x26, [sp, #80]
  4094c0:	add	sp, sp, #0x70
  4094c4:	ret
  4094c8:	mov	x0, #0x0                   	// #0
  4094cc:	bl	40b8a8 <ferror@plt+0x98a8>
  4094d0:	mov	x20, x0
  4094d4:	str	x0, [x22, #696]
  4094d8:	ldp	x0, x1, [x21, #16]
  4094dc:	stp	x0, x1, [x20]
  4094e0:	b	4093e8 <ferror@plt+0x73e8>
  4094e4:	bl	40ba40 <ferror@plt+0x9a40>
  4094e8:	bl	401dc0 <abort@plt>
  4094ec:	nop
  4094f0:	sub	sp, sp, #0x80
  4094f4:	stp	x29, x30, [sp, #16]
  4094f8:	add	x29, sp, #0x10
  4094fc:	stp	x19, x20, [sp, #32]
  409500:	mov	w19, w0
  409504:	stp	x21, x22, [sp, #48]
  409508:	stp	x23, x24, [sp, #64]
  40950c:	mov	x23, x1
  409510:	mov	x24, x2
  409514:	stp	x25, x26, [sp, #80]
  409518:	adrp	x26, 422000 <ferror@plt+0x20000>
  40951c:	stp	x27, x28, [sp, #96]
  409520:	bl	401fb0 <__errno_location@plt>
  409524:	mov	x22, x0
  409528:	ldr	w0, [x0]
  40952c:	str	w0, [sp, #124]
  409530:	ldr	x20, [x26, #696]
  409534:	tbnz	w19, #31, 40967c <ferror@plt+0x767c>
  409538:	add	x21, x26, #0x2b8
  40953c:	ldr	w0, [x21, #8]
  409540:	cmp	w19, w0
  409544:	b.lt	409594 <ferror@plt+0x7594>  // b.tstop
  409548:	mov	w0, #0x7fffffff            	// #2147483647
  40954c:	cmp	w19, w0
  409550:	b.eq	409678 <ferror@plt+0x7678>  // b.none
  409554:	add	w27, w19, #0x1
  409558:	add	x0, x21, #0x10
  40955c:	cmp	x20, x0
  409560:	sbfiz	x1, x27, #4, #32
  409564:	b.eq	40965c <ferror@plt+0x765c>  // b.none
  409568:	mov	x0, x20
  40956c:	bl	40b8a8 <ferror@plt+0x98a8>
  409570:	mov	x20, x0
  409574:	str	x0, [x26, #696]
  409578:	ldr	w0, [x21, #8]
  40957c:	mov	w1, #0x0                   	// #0
  409580:	sub	w2, w27, w0
  409584:	add	x0, x20, w0, sxtw #4
  409588:	sbfiz	x2, x2, #4, #32
  40958c:	bl	401cf0 <memset@plt>
  409590:	str	w27, [x21, #8]
  409594:	adrp	x21, 422000 <ferror@plt+0x20000>
  409598:	add	x21, x21, #0x4e0
  40959c:	sbfiz	x19, x19, #4, #32
  4095a0:	add	x6, x21, #0x108
  4095a4:	add	x26, x20, x19
  4095a8:	mov	x3, x24
  4095ac:	ldp	x7, x0, [x21, #296]
  4095b0:	mov	x2, x23
  4095b4:	ldr	w4, [x21, #256]
  4095b8:	ldr	w5, [x21, #260]
  4095bc:	ldr	x27, [x20, x19]
  4095c0:	orr	w25, w5, #0x1
  4095c4:	ldr	x28, [x26, #8]
  4095c8:	str	x0, [sp]
  4095cc:	mov	x1, x27
  4095d0:	mov	w5, w25
  4095d4:	mov	x0, x28
  4095d8:	bl	407bf0 <ferror@plt+0x5bf0>
  4095dc:	cmp	x27, x0
  4095e0:	b.hi	409630 <ferror@plt+0x7630>  // b.pmore
  4095e4:	add	x27, x0, #0x1
  4095e8:	str	x27, [x20, x19]
  4095ec:	cmp	x28, x21
  4095f0:	b.eq	4095fc <ferror@plt+0x75fc>  // b.none
  4095f4:	mov	x0, x28
  4095f8:	bl	401e60 <free@plt>
  4095fc:	mov	x0, x27
  409600:	bl	40b878 <ferror@plt+0x9878>
  409604:	ldp	x7, x1, [x21, #296]
  409608:	str	x0, [x26, #8]
  40960c:	ldr	w4, [x21, #256]
  409610:	mov	x28, x0
  409614:	str	x1, [sp]
  409618:	mov	w5, w25
  40961c:	mov	x3, x24
  409620:	mov	x2, x23
  409624:	add	x6, x21, #0x108
  409628:	mov	x1, x27
  40962c:	bl	407bf0 <ferror@plt+0x5bf0>
  409630:	ldr	w0, [sp, #124]
  409634:	ldp	x29, x30, [sp, #16]
  409638:	ldp	x19, x20, [sp, #32]
  40963c:	ldp	x23, x24, [sp, #64]
  409640:	ldp	x25, x26, [sp, #80]
  409644:	str	w0, [x22]
  409648:	mov	x0, x28
  40964c:	ldp	x21, x22, [sp, #48]
  409650:	ldp	x27, x28, [sp, #96]
  409654:	add	sp, sp, #0x80
  409658:	ret
  40965c:	mov	x0, #0x0                   	// #0
  409660:	bl	40b8a8 <ferror@plt+0x98a8>
  409664:	mov	x20, x0
  409668:	str	x0, [x26, #696]
  40966c:	ldp	x0, x1, [x21, #16]
  409670:	stp	x0, x1, [x20]
  409674:	b	409578 <ferror@plt+0x7578>
  409678:	bl	40ba40 <ferror@plt+0x9a40>
  40967c:	bl	401dc0 <abort@plt>
  409680:	sub	sp, sp, #0x60
  409684:	stp	x29, x30, [sp, #16]
  409688:	add	x29, sp, #0x10
  40968c:	stp	x19, x20, [sp, #32]
  409690:	stp	x21, x22, [sp, #48]
  409694:	adrp	x21, 422000 <ferror@plt+0x20000>
  409698:	add	x20, x21, #0x2b8
  40969c:	stp	x23, x24, [sp, #64]
  4096a0:	mov	x24, x0
  4096a4:	stp	x25, x26, [sp, #80]
  4096a8:	bl	401fb0 <__errno_location@plt>
  4096ac:	mov	x23, x0
  4096b0:	ldr	w0, [x20, #8]
  4096b4:	ldr	x19, [x21, #696]
  4096b8:	cmp	w0, #0x0
  4096bc:	ldr	w25, [x23]
  4096c0:	b.gt	409704 <ferror@plt+0x7704>
  4096c4:	add	x0, x20, #0x10
  4096c8:	cmp	x19, x0
  4096cc:	b.eq	4097b8 <ferror@plt+0x77b8>  // b.none
  4096d0:	mov	x0, x19
  4096d4:	mov	x1, #0x10                  	// #16
  4096d8:	bl	40b8a8 <ferror@plt+0x98a8>
  4096dc:	mov	x19, x0
  4096e0:	str	x0, [x21, #696]
  4096e4:	ldr	w0, [x20, #8]
  4096e8:	mov	w21, #0x1                   	// #1
  4096ec:	mov	w1, #0x0                   	// #0
  4096f0:	sub	w2, w21, w0
  4096f4:	add	x0, x19, w0, sxtw #4
  4096f8:	sbfiz	x2, x2, #4, #32
  4096fc:	bl	401cf0 <memset@plt>
  409700:	str	w21, [x20, #8]
  409704:	adrp	x20, 422000 <ferror@plt+0x20000>
  409708:	add	x20, x20, #0x4e0
  40970c:	ldp	x21, x22, [x19]
  409710:	add	x6, x20, #0x108
  409714:	ldp	x7, x0, [x20, #296]
  409718:	mov	x2, x24
  40971c:	ldr	w4, [x20, #256]
  409720:	mov	x3, #0xffffffffffffffff    	// #-1
  409724:	ldr	w26, [x20, #260]
  409728:	str	x0, [sp]
  40972c:	mov	x1, x21
  409730:	orr	w26, w26, #0x1
  409734:	mov	x0, x22
  409738:	mov	w5, w26
  40973c:	bl	407bf0 <ferror@plt+0x5bf0>
  409740:	cmp	x21, x0
  409744:	b.hi	409794 <ferror@plt+0x7794>  // b.pmore
  409748:	add	x21, x0, #0x1
  40974c:	str	x21, [x19]
  409750:	cmp	x22, x20
  409754:	b.eq	409760 <ferror@plt+0x7760>  // b.none
  409758:	mov	x0, x22
  40975c:	bl	401e60 <free@plt>
  409760:	mov	x0, x21
  409764:	bl	40b878 <ferror@plt+0x9878>
  409768:	ldp	x7, x1, [x20, #296]
  40976c:	str	x0, [x19, #8]
  409770:	ldr	w4, [x20, #256]
  409774:	mov	x22, x0
  409778:	str	x1, [sp]
  40977c:	mov	w5, w26
  409780:	mov	x2, x24
  409784:	add	x6, x20, #0x108
  409788:	mov	x1, x21
  40978c:	mov	x3, #0xffffffffffffffff    	// #-1
  409790:	bl	407bf0 <ferror@plt+0x5bf0>
  409794:	mov	x0, x22
  409798:	ldp	x29, x30, [sp, #16]
  40979c:	ldp	x19, x20, [sp, #32]
  4097a0:	ldp	x21, x22, [sp, #48]
  4097a4:	str	w25, [x23]
  4097a8:	ldp	x23, x24, [sp, #64]
  4097ac:	ldp	x25, x26, [sp, #80]
  4097b0:	add	sp, sp, #0x60
  4097b4:	ret
  4097b8:	mov	x1, #0x10                  	// #16
  4097bc:	mov	x0, #0x0                   	// #0
  4097c0:	bl	40b8a8 <ferror@plt+0x98a8>
  4097c4:	mov	x19, x0
  4097c8:	str	x0, [x21, #696]
  4097cc:	ldp	x0, x1, [x20, #16]
  4097d0:	stp	x0, x1, [x19]
  4097d4:	b	4096e4 <ferror@plt+0x76e4>
  4097d8:	sub	sp, sp, #0x70
  4097dc:	stp	x29, x30, [sp, #16]
  4097e0:	add	x29, sp, #0x10
  4097e4:	stp	x19, x20, [sp, #32]
  4097e8:	stp	x21, x22, [sp, #48]
  4097ec:	adrp	x21, 422000 <ferror@plt+0x20000>
  4097f0:	add	x20, x21, #0x2b8
  4097f4:	stp	x23, x24, [sp, #64]
  4097f8:	mov	x23, x0
  4097fc:	mov	x24, x1
  409800:	stp	x25, x26, [sp, #80]
  409804:	str	x27, [sp, #96]
  409808:	bl	401fb0 <__errno_location@plt>
  40980c:	mov	x22, x0
  409810:	ldr	w0, [x20, #8]
  409814:	ldr	x19, [x21, #696]
  409818:	cmp	w0, #0x0
  40981c:	ldr	w25, [x22]
  409820:	b.gt	409864 <ferror@plt+0x7864>
  409824:	add	x0, x20, #0x10
  409828:	cmp	x19, x0
  40982c:	b.eq	40991c <ferror@plt+0x791c>  // b.none
  409830:	mov	x0, x19
  409834:	mov	x1, #0x10                  	// #16
  409838:	bl	40b8a8 <ferror@plt+0x98a8>
  40983c:	mov	x19, x0
  409840:	str	x0, [x21, #696]
  409844:	ldr	w0, [x20, #8]
  409848:	mov	w21, #0x1                   	// #1
  40984c:	mov	w1, #0x0                   	// #0
  409850:	sub	w2, w21, w0
  409854:	add	x0, x19, w0, sxtw #4
  409858:	sbfiz	x2, x2, #4, #32
  40985c:	bl	401cf0 <memset@plt>
  409860:	str	w21, [x20, #8]
  409864:	adrp	x20, 422000 <ferror@plt+0x20000>
  409868:	add	x20, x20, #0x4e0
  40986c:	ldp	x21, x26, [x19]
  409870:	add	x6, x20, #0x108
  409874:	ldp	x7, x0, [x20, #296]
  409878:	mov	x3, x24
  40987c:	ldr	w4, [x20, #256]
  409880:	mov	x2, x23
  409884:	ldr	w27, [x20, #260]
  409888:	str	x0, [sp]
  40988c:	mov	x1, x21
  409890:	orr	w27, w27, #0x1
  409894:	mov	x0, x26
  409898:	mov	w5, w27
  40989c:	bl	407bf0 <ferror@plt+0x5bf0>
  4098a0:	cmp	x21, x0
  4098a4:	b.hi	4098f4 <ferror@plt+0x78f4>  // b.pmore
  4098a8:	add	x21, x0, #0x1
  4098ac:	str	x21, [x19]
  4098b0:	cmp	x26, x20
  4098b4:	b.eq	4098c0 <ferror@plt+0x78c0>  // b.none
  4098b8:	mov	x0, x26
  4098bc:	bl	401e60 <free@plt>
  4098c0:	mov	x0, x21
  4098c4:	bl	40b878 <ferror@plt+0x9878>
  4098c8:	ldp	x7, x1, [x20, #296]
  4098cc:	str	x0, [x19, #8]
  4098d0:	ldr	w4, [x20, #256]
  4098d4:	mov	x26, x0
  4098d8:	str	x1, [sp]
  4098dc:	mov	w5, w27
  4098e0:	mov	x3, x24
  4098e4:	mov	x2, x23
  4098e8:	add	x6, x20, #0x108
  4098ec:	mov	x1, x21
  4098f0:	bl	407bf0 <ferror@plt+0x5bf0>
  4098f4:	mov	x0, x26
  4098f8:	ldp	x29, x30, [sp, #16]
  4098fc:	ldp	x19, x20, [sp, #32]
  409900:	ldp	x23, x24, [sp, #64]
  409904:	ldr	x27, [sp, #96]
  409908:	str	w25, [x22]
  40990c:	ldp	x21, x22, [sp, #48]
  409910:	ldp	x25, x26, [sp, #80]
  409914:	add	sp, sp, #0x70
  409918:	ret
  40991c:	mov	x1, #0x10                  	// #16
  409920:	mov	x0, #0x0                   	// #0
  409924:	bl	40b8a8 <ferror@plt+0x98a8>
  409928:	mov	x19, x0
  40992c:	str	x0, [x21, #696]
  409930:	ldp	x0, x1, [x20, #16]
  409934:	stp	x0, x1, [x19]
  409938:	b	409844 <ferror@plt+0x7844>
  40993c:	nop
  409940:	stp	x29, x30, [sp, #-128]!
  409944:	cmp	w1, #0xa
  409948:	mov	x29, sp
  40994c:	stp	xzr, xzr, [sp, #72]
  409950:	b.eq	409988 <ferror@plt+0x7988>  // b.none
  409954:	mov	w3, w1
  409958:	str	w3, [sp, #72]
  40995c:	mov	x1, x2
  409960:	add	x3, sp, #0x10
  409964:	ldp	x4, x5, [sp, #72]
  409968:	mov	x2, #0xffffffffffffffff    	// #-1
  40996c:	stp	x4, x5, [sp, #16]
  409970:	stp	xzr, xzr, [sp, #32]
  409974:	stp	xzr, xzr, [sp, #48]
  409978:	str	xzr, [sp, #64]
  40997c:	bl	408d90 <ferror@plt+0x6d90>
  409980:	ldp	x29, x30, [sp], #128
  409984:	ret
  409988:	bl	401dc0 <abort@plt>
  40998c:	nop
  409990:	stp	x29, x30, [sp, #-128]!
  409994:	cmp	w1, #0xa
  409998:	mov	x29, sp
  40999c:	stp	xzr, xzr, [sp, #72]
  4099a0:	b.eq	4099d8 <ferror@plt+0x79d8>  // b.none
  4099a4:	mov	w4, w1
  4099a8:	str	w4, [sp, #72]
  4099ac:	mov	x1, x2
  4099b0:	mov	x2, x3
  4099b4:	ldp	x4, x5, [sp, #72]
  4099b8:	add	x3, sp, #0x10
  4099bc:	stp	x4, x5, [sp, #16]
  4099c0:	stp	xzr, xzr, [sp, #32]
  4099c4:	stp	xzr, xzr, [sp, #48]
  4099c8:	str	xzr, [sp, #64]
  4099cc:	bl	408d90 <ferror@plt+0x6d90>
  4099d0:	ldp	x29, x30, [sp], #128
  4099d4:	ret
  4099d8:	bl	401dc0 <abort@plt>
  4099dc:	nop
  4099e0:	sub	sp, sp, #0xd0
  4099e4:	cmp	w0, #0xa
  4099e8:	stp	x29, x30, [sp, #16]
  4099ec:	add	x29, sp, #0x10
  4099f0:	stp	x19, x20, [sp, #32]
  4099f4:	stp	x21, x22, [sp, #48]
  4099f8:	stp	x23, x24, [sp, #64]
  4099fc:	str	x25, [sp, #80]
  409a00:	stp	xzr, xzr, [sp, #152]
  409a04:	stp	xzr, xzr, [sp, #168]
  409a08:	stp	xzr, xzr, [sp, #184]
  409a0c:	str	xzr, [sp, #200]
  409a10:	b.eq	409b64 <ferror@plt+0x7b64>  // b.none
  409a14:	str	w0, [sp, #152]
  409a18:	mov	x23, x1
  409a1c:	adrp	x21, 422000 <ferror@plt+0x20000>
  409a20:	add	x20, x21, #0x2b8
  409a24:	ldp	x0, x1, [sp, #152]
  409a28:	stp	x0, x1, [sp, #96]
  409a2c:	stp	xzr, xzr, [sp, #112]
  409a30:	stp	xzr, xzr, [sp, #128]
  409a34:	str	xzr, [sp, #144]
  409a38:	bl	401fb0 <__errno_location@plt>
  409a3c:	ldr	w1, [x20, #8]
  409a40:	mov	x22, x0
  409a44:	ldr	x19, [x21, #696]
  409a48:	cmp	w1, #0x0
  409a4c:	ldr	w25, [x0]
  409a50:	b.gt	409a94 <ferror@plt+0x7a94>
  409a54:	add	x0, x20, #0x10
  409a58:	cmp	x19, x0
  409a5c:	b.eq	409b44 <ferror@plt+0x7b44>  // b.none
  409a60:	mov	x0, x19
  409a64:	mov	x1, #0x10                  	// #16
  409a68:	bl	40b8a8 <ferror@plt+0x98a8>
  409a6c:	mov	x19, x0
  409a70:	str	x0, [x21, #696]
  409a74:	ldr	w0, [x20, #8]
  409a78:	mov	w21, #0x1                   	// #1
  409a7c:	mov	w1, #0x0                   	// #0
  409a80:	sub	w2, w21, w0
  409a84:	add	x0, x19, w0, sxtw #4
  409a88:	sbfiz	x2, x2, #4, #32
  409a8c:	bl	401cf0 <memset@plt>
  409a90:	str	w21, [x20, #8]
  409a94:	ldp	x20, x21, [x19]
  409a98:	add	x6, sp, #0x68
  409a9c:	ldp	x7, x0, [sp, #136]
  409aa0:	str	x0, [sp]
  409aa4:	ldp	w4, w24, [sp, #96]
  409aa8:	mov	x2, x23
  409aac:	mov	x1, x20
  409ab0:	mov	x0, x21
  409ab4:	orr	w24, w24, #0x1
  409ab8:	mov	x3, #0xffffffffffffffff    	// #-1
  409abc:	mov	w5, w24
  409ac0:	bl	407bf0 <ferror@plt+0x5bf0>
  409ac4:	cmp	x20, x0
  409ac8:	b.hi	409b20 <ferror@plt+0x7b20>  // b.pmore
  409acc:	add	x20, x0, #0x1
  409ad0:	str	x20, [x19]
  409ad4:	adrp	x0, 422000 <ferror@plt+0x20000>
  409ad8:	add	x0, x0, #0x4e0
  409adc:	cmp	x21, x0
  409ae0:	b.eq	409aec <ferror@plt+0x7aec>  // b.none
  409ae4:	mov	x0, x21
  409ae8:	bl	401e60 <free@plt>
  409aec:	mov	x0, x20
  409af0:	bl	40b878 <ferror@plt+0x9878>
  409af4:	ldp	x7, x1, [sp, #136]
  409af8:	str	x0, [x19, #8]
  409afc:	ldr	w4, [sp, #96]
  409b00:	mov	x21, x0
  409b04:	str	x1, [sp]
  409b08:	add	x6, sp, #0x68
  409b0c:	mov	w5, w24
  409b10:	mov	x2, x23
  409b14:	mov	x1, x20
  409b18:	mov	x3, #0xffffffffffffffff    	// #-1
  409b1c:	bl	407bf0 <ferror@plt+0x5bf0>
  409b20:	ldp	x29, x30, [sp, #16]
  409b24:	mov	x0, x21
  409b28:	ldp	x19, x20, [sp, #32]
  409b2c:	ldp	x23, x24, [sp, #64]
  409b30:	str	w25, [x22]
  409b34:	ldp	x21, x22, [sp, #48]
  409b38:	ldr	x25, [sp, #80]
  409b3c:	add	sp, sp, #0xd0
  409b40:	ret
  409b44:	mov	x1, #0x10                  	// #16
  409b48:	mov	x0, #0x0                   	// #0
  409b4c:	bl	40b8a8 <ferror@plt+0x98a8>
  409b50:	mov	x19, x0
  409b54:	str	x0, [x21, #696]
  409b58:	ldp	x0, x1, [x20, #16]
  409b5c:	stp	x0, x1, [x19]
  409b60:	b	409a74 <ferror@plt+0x7a74>
  409b64:	bl	401dc0 <abort@plt>
  409b68:	sub	sp, sp, #0xd0
  409b6c:	cmp	w0, #0xa
  409b70:	stp	x29, x30, [sp, #16]
  409b74:	add	x29, sp, #0x10
  409b78:	stp	x19, x20, [sp, #32]
  409b7c:	stp	x21, x22, [sp, #48]
  409b80:	stp	x23, x24, [sp, #64]
  409b84:	stp	x25, x26, [sp, #80]
  409b88:	stp	xzr, xzr, [sp, #152]
  409b8c:	stp	xzr, xzr, [sp, #168]
  409b90:	stp	xzr, xzr, [sp, #184]
  409b94:	str	xzr, [sp, #200]
  409b98:	b.eq	409cf0 <ferror@plt+0x7cf0>  // b.none
  409b9c:	str	w0, [sp, #152]
  409ba0:	mov	x23, x1
  409ba4:	adrp	x21, 422000 <ferror@plt+0x20000>
  409ba8:	add	x20, x21, #0x2b8
  409bac:	ldp	x0, x1, [sp, #152]
  409bb0:	mov	x24, x2
  409bb4:	stp	x0, x1, [sp, #96]
  409bb8:	stp	xzr, xzr, [sp, #112]
  409bbc:	stp	xzr, xzr, [sp, #128]
  409bc0:	str	xzr, [sp, #144]
  409bc4:	bl	401fb0 <__errno_location@plt>
  409bc8:	ldr	w1, [x20, #8]
  409bcc:	mov	x22, x0
  409bd0:	ldr	x19, [x21, #696]
  409bd4:	cmp	w1, #0x0
  409bd8:	ldr	w25, [x0]
  409bdc:	b.gt	409c20 <ferror@plt+0x7c20>
  409be0:	add	x0, x20, #0x10
  409be4:	cmp	x19, x0
  409be8:	b.eq	409cd0 <ferror@plt+0x7cd0>  // b.none
  409bec:	mov	x0, x19
  409bf0:	mov	x1, #0x10                  	// #16
  409bf4:	bl	40b8a8 <ferror@plt+0x98a8>
  409bf8:	mov	x19, x0
  409bfc:	str	x0, [x21, #696]
  409c00:	ldr	w0, [x20, #8]
  409c04:	mov	w21, #0x1                   	// #1
  409c08:	mov	w1, #0x0                   	// #0
  409c0c:	sub	w2, w21, w0
  409c10:	add	x0, x19, w0, sxtw #4
  409c14:	sbfiz	x2, x2, #4, #32
  409c18:	bl	401cf0 <memset@plt>
  409c1c:	str	w21, [x20, #8]
  409c20:	ldp	x20, x21, [x19]
  409c24:	add	x6, sp, #0x68
  409c28:	ldp	x7, x0, [sp, #136]
  409c2c:	str	x0, [sp]
  409c30:	ldp	w4, w26, [sp, #96]
  409c34:	mov	x3, x24
  409c38:	mov	x2, x23
  409c3c:	mov	x1, x20
  409c40:	orr	w26, w26, #0x1
  409c44:	mov	x0, x21
  409c48:	mov	w5, w26
  409c4c:	bl	407bf0 <ferror@plt+0x5bf0>
  409c50:	cmp	x20, x0
  409c54:	b.hi	409cac <ferror@plt+0x7cac>  // b.pmore
  409c58:	add	x20, x0, #0x1
  409c5c:	str	x20, [x19]
  409c60:	adrp	x0, 422000 <ferror@plt+0x20000>
  409c64:	add	x0, x0, #0x4e0
  409c68:	cmp	x21, x0
  409c6c:	b.eq	409c78 <ferror@plt+0x7c78>  // b.none
  409c70:	mov	x0, x21
  409c74:	bl	401e60 <free@plt>
  409c78:	mov	x0, x20
  409c7c:	bl	40b878 <ferror@plt+0x9878>
  409c80:	ldp	x7, x1, [sp, #136]
  409c84:	str	x0, [x19, #8]
  409c88:	ldr	w4, [sp, #96]
  409c8c:	mov	x21, x0
  409c90:	str	x1, [sp]
  409c94:	add	x6, sp, #0x68
  409c98:	mov	w5, w26
  409c9c:	mov	x3, x24
  409ca0:	mov	x2, x23
  409ca4:	mov	x1, x20
  409ca8:	bl	407bf0 <ferror@plt+0x5bf0>
  409cac:	ldp	x29, x30, [sp, #16]
  409cb0:	mov	x0, x21
  409cb4:	ldp	x19, x20, [sp, #32]
  409cb8:	ldp	x23, x24, [sp, #64]
  409cbc:	str	w25, [x22]
  409cc0:	ldp	x21, x22, [sp, #48]
  409cc4:	ldp	x25, x26, [sp, #80]
  409cc8:	add	sp, sp, #0xd0
  409ccc:	ret
  409cd0:	mov	x1, #0x10                  	// #16
  409cd4:	mov	x0, #0x0                   	// #0
  409cd8:	bl	40b8a8 <ferror@plt+0x98a8>
  409cdc:	mov	x19, x0
  409ce0:	str	x0, [x21, #696]
  409ce4:	ldp	x0, x1, [x20, #16]
  409ce8:	stp	x0, x1, [x19]
  409cec:	b	409c00 <ferror@plt+0x7c00>
  409cf0:	bl	401dc0 <abort@plt>
  409cf4:	nop
  409cf8:	sub	sp, sp, #0xb0
  409cfc:	ubfx	x6, x2, #5, #3
  409d00:	add	x5, sp, #0x80
  409d04:	and	w2, w2, #0x1f
  409d08:	stp	x29, x30, [sp, #16]
  409d0c:	add	x29, sp, #0x10
  409d10:	stp	x19, x20, [sp, #32]
  409d14:	adrp	x20, 422000 <ferror@plt+0x20000>
  409d18:	add	x20, x20, #0x4e0
  409d1c:	stp	x21, x22, [sp, #48]
  409d20:	mov	x22, x1
  409d24:	mov	x21, x0
  409d28:	ldp	x8, x9, [x20, #256]
  409d2c:	stp	x8, x9, [sp, #120]
  409d30:	ldp	x8, x9, [x20, #272]
  409d34:	stp	x8, x9, [sp, #136]
  409d38:	ldp	x8, x9, [x20, #288]
  409d3c:	stp	x8, x9, [sp, #152]
  409d40:	ldr	x3, [x20, #304]
  409d44:	str	x3, [sp, #168]
  409d48:	stp	x23, x24, [sp, #64]
  409d4c:	adrp	x24, 422000 <ferror@plt+0x20000>
  409d50:	ldr	w4, [x5, x6, lsl #2]
  409d54:	stp	x25, x26, [sp, #80]
  409d58:	add	x23, x24, #0x2b8
  409d5c:	lsr	w3, w4, w2
  409d60:	mvn	w3, w3
  409d64:	and	w3, w3, #0x1
  409d68:	str	x27, [sp, #96]
  409d6c:	lsl	w3, w3, w2
  409d70:	eor	w3, w3, w4
  409d74:	str	w3, [x5, x6, lsl #2]
  409d78:	bl	401fb0 <__errno_location@plt>
  409d7c:	ldr	w26, [x0]
  409d80:	ldr	w1, [x23, #8]
  409d84:	mov	x25, x0
  409d88:	ldr	x19, [x24, #696]
  409d8c:	cmp	w1, #0x0
  409d90:	b.gt	409dd4 <ferror@plt+0x7dd4>
  409d94:	add	x0, x23, #0x10
  409d98:	cmp	x19, x0
  409d9c:	b.eq	409e80 <ferror@plt+0x7e80>  // b.none
  409da0:	mov	x0, x19
  409da4:	mov	x1, #0x10                  	// #16
  409da8:	bl	40b8a8 <ferror@plt+0x98a8>
  409dac:	mov	x19, x0
  409db0:	str	x0, [x24, #696]
  409db4:	ldr	w0, [x23, #8]
  409db8:	mov	w24, #0x1                   	// #1
  409dbc:	mov	w1, #0x0                   	// #0
  409dc0:	sub	w2, w24, w0
  409dc4:	add	x0, x19, w0, sxtw #4
  409dc8:	sbfiz	x2, x2, #4, #32
  409dcc:	bl	401cf0 <memset@plt>
  409dd0:	str	w24, [x23, #8]
  409dd4:	ldp	x23, x24, [x19]
  409dd8:	add	x6, sp, #0x80
  409ddc:	ldp	x7, x0, [sp, #160]
  409de0:	str	x0, [sp]
  409de4:	ldp	w4, w27, [sp, #120]
  409de8:	mov	x3, x22
  409dec:	mov	x2, x21
  409df0:	mov	x1, x23
  409df4:	orr	w27, w27, #0x1
  409df8:	mov	x0, x24
  409dfc:	mov	w5, w27
  409e00:	bl	407bf0 <ferror@plt+0x5bf0>
  409e04:	cmp	x23, x0
  409e08:	b.hi	409e58 <ferror@plt+0x7e58>  // b.pmore
  409e0c:	add	x23, x0, #0x1
  409e10:	str	x23, [x19]
  409e14:	cmp	x24, x20
  409e18:	b.eq	409e24 <ferror@plt+0x7e24>  // b.none
  409e1c:	mov	x0, x24
  409e20:	bl	401e60 <free@plt>
  409e24:	mov	x0, x23
  409e28:	bl	40b878 <ferror@plt+0x9878>
  409e2c:	ldp	x7, x1, [sp, #160]
  409e30:	str	x0, [x19, #8]
  409e34:	ldr	w4, [sp, #120]
  409e38:	mov	x24, x0
  409e3c:	str	x1, [sp]
  409e40:	add	x6, sp, #0x80
  409e44:	mov	w5, w27
  409e48:	mov	x3, x22
  409e4c:	mov	x2, x21
  409e50:	mov	x1, x23
  409e54:	bl	407bf0 <ferror@plt+0x5bf0>
  409e58:	mov	x0, x24
  409e5c:	ldp	x29, x30, [sp, #16]
  409e60:	ldp	x19, x20, [sp, #32]
  409e64:	ldp	x21, x22, [sp, #48]
  409e68:	ldp	x23, x24, [sp, #64]
  409e6c:	ldr	x27, [sp, #96]
  409e70:	str	w26, [x25]
  409e74:	ldp	x25, x26, [sp, #80]
  409e78:	add	sp, sp, #0xb0
  409e7c:	ret
  409e80:	mov	x1, #0x10                  	// #16
  409e84:	mov	x0, #0x0                   	// #0
  409e88:	bl	40b8a8 <ferror@plt+0x98a8>
  409e8c:	mov	x19, x0
  409e90:	str	x0, [x24, #696]
  409e94:	ldp	x0, x1, [x23, #16]
  409e98:	stp	x0, x1, [x19]
  409e9c:	b	409db4 <ferror@plt+0x7db4>
  409ea0:	sub	sp, sp, #0xa0
  409ea4:	ubfx	x5, x1, #5, #3
  409ea8:	add	x4, sp, #0x70
  409eac:	and	w1, w1, #0x1f
  409eb0:	stp	x29, x30, [sp, #16]
  409eb4:	add	x29, sp, #0x10
  409eb8:	stp	x21, x22, [sp, #48]
  409ebc:	adrp	x21, 422000 <ferror@plt+0x20000>
  409ec0:	add	x21, x21, #0x4e0
  409ec4:	mov	x22, x0
  409ec8:	stp	x19, x20, [sp, #32]
  409ecc:	ldp	x6, x7, [x21, #256]
  409ed0:	stp	x6, x7, [sp, #104]
  409ed4:	ldp	x6, x7, [x21, #272]
  409ed8:	stp	x6, x7, [sp, #120]
  409edc:	ldp	x6, x7, [x21, #288]
  409ee0:	stp	x6, x7, [sp, #136]
  409ee4:	ldr	x2, [x21, #304]
  409ee8:	str	x2, [sp, #152]
  409eec:	stp	x23, x24, [sp, #64]
  409ef0:	adrp	x23, 422000 <ferror@plt+0x20000>
  409ef4:	ldr	w0, [x4, x5, lsl #2]
  409ef8:	stp	x25, x26, [sp, #80]
  409efc:	add	x20, x23, #0x2b8
  409f00:	lsr	w2, w0, w1
  409f04:	mvn	w2, w2
  409f08:	and	w2, w2, #0x1
  409f0c:	lsl	w2, w2, w1
  409f10:	eor	w2, w2, w0
  409f14:	str	w2, [x4, x5, lsl #2]
  409f18:	bl	401fb0 <__errno_location@plt>
  409f1c:	ldr	w25, [x0]
  409f20:	ldr	w1, [x20, #8]
  409f24:	mov	x24, x0
  409f28:	ldr	x19, [x23, #696]
  409f2c:	cmp	w1, #0x0
  409f30:	b.gt	409f74 <ferror@plt+0x7f74>
  409f34:	add	x0, x20, #0x10
  409f38:	cmp	x19, x0
  409f3c:	b.eq	40a01c <ferror@plt+0x801c>  // b.none
  409f40:	mov	x0, x19
  409f44:	mov	x1, #0x10                  	// #16
  409f48:	bl	40b8a8 <ferror@plt+0x98a8>
  409f4c:	mov	x19, x0
  409f50:	str	x0, [x23, #696]
  409f54:	ldr	w0, [x20, #8]
  409f58:	mov	w23, #0x1                   	// #1
  409f5c:	mov	w1, #0x0                   	// #0
  409f60:	sub	w2, w23, w0
  409f64:	add	x0, x19, w0, sxtw #4
  409f68:	sbfiz	x2, x2, #4, #32
  409f6c:	bl	401cf0 <memset@plt>
  409f70:	str	w23, [x20, #8]
  409f74:	ldp	x20, x23, [x19]
  409f78:	add	x6, sp, #0x70
  409f7c:	ldp	x7, x0, [sp, #144]
  409f80:	str	x0, [sp]
  409f84:	ldp	w4, w26, [sp, #104]
  409f88:	mov	x2, x22
  409f8c:	mov	x1, x20
  409f90:	mov	x0, x23
  409f94:	orr	w26, w26, #0x1
  409f98:	mov	x3, #0xffffffffffffffff    	// #-1
  409f9c:	mov	w5, w26
  409fa0:	bl	407bf0 <ferror@plt+0x5bf0>
  409fa4:	cmp	x20, x0
  409fa8:	b.hi	409ff8 <ferror@plt+0x7ff8>  // b.pmore
  409fac:	add	x20, x0, #0x1
  409fb0:	str	x20, [x19]
  409fb4:	cmp	x23, x21
  409fb8:	b.eq	409fc4 <ferror@plt+0x7fc4>  // b.none
  409fbc:	mov	x0, x23
  409fc0:	bl	401e60 <free@plt>
  409fc4:	mov	x0, x20
  409fc8:	bl	40b878 <ferror@plt+0x9878>
  409fcc:	ldp	x7, x1, [sp, #144]
  409fd0:	str	x0, [x19, #8]
  409fd4:	ldr	w4, [sp, #104]
  409fd8:	mov	x23, x0
  409fdc:	str	x1, [sp]
  409fe0:	add	x6, sp, #0x70
  409fe4:	mov	w5, w26
  409fe8:	mov	x2, x22
  409fec:	mov	x1, x20
  409ff0:	mov	x3, #0xffffffffffffffff    	// #-1
  409ff4:	bl	407bf0 <ferror@plt+0x5bf0>
  409ff8:	ldp	x29, x30, [sp, #16]
  409ffc:	mov	x0, x23
  40a000:	ldp	x19, x20, [sp, #32]
  40a004:	ldp	x21, x22, [sp, #48]
  40a008:	str	w25, [x24]
  40a00c:	ldp	x23, x24, [sp, #64]
  40a010:	ldp	x25, x26, [sp, #80]
  40a014:	add	sp, sp, #0xa0
  40a018:	ret
  40a01c:	mov	x1, #0x10                  	// #16
  40a020:	mov	x0, #0x0                   	// #0
  40a024:	bl	40b8a8 <ferror@plt+0x98a8>
  40a028:	mov	x19, x0
  40a02c:	str	x0, [x23, #696]
  40a030:	ldp	x0, x1, [x20, #16]
  40a034:	stp	x0, x1, [x19]
  40a038:	b	409f54 <ferror@plt+0x7f54>
  40a03c:	nop
  40a040:	sub	sp, sp, #0xa0
  40a044:	stp	x29, x30, [sp, #16]
  40a048:	add	x29, sp, #0x10
  40a04c:	stp	x23, x24, [sp, #64]
  40a050:	adrp	x23, 422000 <ferror@plt+0x20000>
  40a054:	add	x23, x23, #0x4e0
  40a058:	stp	x21, x22, [sp, #48]
  40a05c:	mov	x22, x0
  40a060:	adrp	x21, 422000 <ferror@plt+0x20000>
  40a064:	ldp	x4, x5, [x23, #256]
  40a068:	stp	x4, x5, [sp, #104]
  40a06c:	ldr	w0, [sp, #116]
  40a070:	ldp	x4, x5, [x23, #272]
  40a074:	stp	x4, x5, [sp, #120]
  40a078:	mvn	w1, w0, lsr #26
  40a07c:	ldp	x4, x5, [x23, #288]
  40a080:	ubfiz	w1, w1, #26, #1
  40a084:	ldr	x2, [x23, #304]
  40a088:	eor	w1, w1, w0
  40a08c:	stp	x19, x20, [sp, #32]
  40a090:	add	x20, x21, #0x2b8
  40a094:	stp	x25, x26, [sp, #80]
  40a098:	str	w1, [sp, #116]
  40a09c:	stp	x4, x5, [sp, #136]
  40a0a0:	str	x2, [sp, #152]
  40a0a4:	bl	401fb0 <__errno_location@plt>
  40a0a8:	ldr	w1, [x20, #8]
  40a0ac:	mov	x24, x0
  40a0b0:	ldr	x19, [x21, #696]
  40a0b4:	cmp	w1, #0x0
  40a0b8:	ldr	w25, [x0]
  40a0bc:	b.gt	40a100 <ferror@plt+0x8100>
  40a0c0:	add	x0, x20, #0x10
  40a0c4:	cmp	x19, x0
  40a0c8:	b.eq	40a1a8 <ferror@plt+0x81a8>  // b.none
  40a0cc:	mov	x0, x19
  40a0d0:	mov	x1, #0x10                  	// #16
  40a0d4:	bl	40b8a8 <ferror@plt+0x98a8>
  40a0d8:	mov	x19, x0
  40a0dc:	str	x0, [x21, #696]
  40a0e0:	ldr	w0, [x20, #8]
  40a0e4:	mov	w21, #0x1                   	// #1
  40a0e8:	mov	w1, #0x0                   	// #0
  40a0ec:	sub	w2, w21, w0
  40a0f0:	add	x0, x19, w0, sxtw #4
  40a0f4:	sbfiz	x2, x2, #4, #32
  40a0f8:	bl	401cf0 <memset@plt>
  40a0fc:	str	w21, [x20, #8]
  40a100:	ldp	x20, x21, [x19]
  40a104:	add	x6, sp, #0x70
  40a108:	ldp	x7, x0, [sp, #144]
  40a10c:	str	x0, [sp]
  40a110:	ldp	w4, w26, [sp, #104]
  40a114:	mov	x2, x22
  40a118:	mov	x1, x20
  40a11c:	mov	x0, x21
  40a120:	orr	w26, w26, #0x1
  40a124:	mov	x3, #0xffffffffffffffff    	// #-1
  40a128:	mov	w5, w26
  40a12c:	bl	407bf0 <ferror@plt+0x5bf0>
  40a130:	cmp	x20, x0
  40a134:	b.hi	40a184 <ferror@plt+0x8184>  // b.pmore
  40a138:	add	x20, x0, #0x1
  40a13c:	str	x20, [x19]
  40a140:	cmp	x21, x23
  40a144:	b.eq	40a150 <ferror@plt+0x8150>  // b.none
  40a148:	mov	x0, x21
  40a14c:	bl	401e60 <free@plt>
  40a150:	mov	x0, x20
  40a154:	bl	40b878 <ferror@plt+0x9878>
  40a158:	ldp	x7, x1, [sp, #144]
  40a15c:	str	x0, [x19, #8]
  40a160:	ldr	w4, [sp, #104]
  40a164:	mov	x21, x0
  40a168:	str	x1, [sp]
  40a16c:	add	x6, sp, #0x70
  40a170:	mov	w5, w26
  40a174:	mov	x2, x22
  40a178:	mov	x1, x20
  40a17c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a180:	bl	407bf0 <ferror@plt+0x5bf0>
  40a184:	mov	x0, x21
  40a188:	ldp	x29, x30, [sp, #16]
  40a18c:	ldp	x19, x20, [sp, #32]
  40a190:	ldp	x21, x22, [sp, #48]
  40a194:	str	w25, [x24]
  40a198:	ldp	x23, x24, [sp, #64]
  40a19c:	ldp	x25, x26, [sp, #80]
  40a1a0:	add	sp, sp, #0xa0
  40a1a4:	ret
  40a1a8:	mov	x1, #0x10                  	// #16
  40a1ac:	mov	x0, #0x0                   	// #0
  40a1b0:	bl	40b8a8 <ferror@plt+0x98a8>
  40a1b4:	mov	x19, x0
  40a1b8:	str	x0, [x21, #696]
  40a1bc:	ldp	x0, x1, [x20, #16]
  40a1c0:	stp	x0, x1, [x19]
  40a1c4:	b	40a0e0 <ferror@plt+0x80e0>
  40a1c8:	sub	sp, sp, #0xb0
  40a1cc:	stp	x29, x30, [sp, #16]
  40a1d0:	add	x29, sp, #0x10
  40a1d4:	stp	x21, x22, [sp, #48]
  40a1d8:	adrp	x21, 422000 <ferror@plt+0x20000>
  40a1dc:	add	x21, x21, #0x4e0
  40a1e0:	mov	x22, x0
  40a1e4:	stp	x19, x20, [sp, #32]
  40a1e8:	ldp	x4, x5, [x21, #256]
  40a1ec:	stp	x4, x5, [sp, #120]
  40a1f0:	ldr	w4, [sp, #132]
  40a1f4:	ldp	x6, x7, [x21, #272]
  40a1f8:	stp	x6, x7, [sp, #136]
  40a1fc:	mvn	w2, w4, lsr #26
  40a200:	ldp	x6, x7, [x21, #288]
  40a204:	ubfiz	w2, w2, #26, #1
  40a208:	ldr	x0, [x21, #304]
  40a20c:	eor	w2, w2, w4
  40a210:	stp	x23, x24, [sp, #64]
  40a214:	adrp	x24, 422000 <ferror@plt+0x20000>
  40a218:	add	x20, x24, #0x2b8
  40a21c:	mov	x23, x1
  40a220:	stp	x25, x26, [sp, #80]
  40a224:	str	x27, [sp, #96]
  40a228:	str	w2, [sp, #132]
  40a22c:	stp	x6, x7, [sp, #152]
  40a230:	str	x0, [sp, #168]
  40a234:	bl	401fb0 <__errno_location@plt>
  40a238:	ldr	w1, [x20, #8]
  40a23c:	mov	x25, x0
  40a240:	ldr	x19, [x24, #696]
  40a244:	cmp	w1, #0x0
  40a248:	ldr	w26, [x0]
  40a24c:	b.gt	40a290 <ferror@plt+0x8290>
  40a250:	add	x0, x20, #0x10
  40a254:	cmp	x19, x0
  40a258:	b.eq	40a33c <ferror@plt+0x833c>  // b.none
  40a25c:	mov	x0, x19
  40a260:	mov	x1, #0x10                  	// #16
  40a264:	bl	40b8a8 <ferror@plt+0x98a8>
  40a268:	mov	x19, x0
  40a26c:	str	x0, [x24, #696]
  40a270:	ldr	w0, [x20, #8]
  40a274:	mov	w24, #0x1                   	// #1
  40a278:	mov	w1, #0x0                   	// #0
  40a27c:	sub	w2, w24, w0
  40a280:	add	x0, x19, w0, sxtw #4
  40a284:	sbfiz	x2, x2, #4, #32
  40a288:	bl	401cf0 <memset@plt>
  40a28c:	str	w24, [x20, #8]
  40a290:	ldp	x20, x24, [x19]
  40a294:	add	x6, sp, #0x80
  40a298:	ldp	x7, x0, [sp, #160]
  40a29c:	str	x0, [sp]
  40a2a0:	ldp	w4, w27, [sp, #120]
  40a2a4:	mov	x3, x23
  40a2a8:	mov	x2, x22
  40a2ac:	mov	x1, x20
  40a2b0:	orr	w27, w27, #0x1
  40a2b4:	mov	x0, x24
  40a2b8:	mov	w5, w27
  40a2bc:	bl	407bf0 <ferror@plt+0x5bf0>
  40a2c0:	cmp	x20, x0
  40a2c4:	b.hi	40a314 <ferror@plt+0x8314>  // b.pmore
  40a2c8:	add	x20, x0, #0x1
  40a2cc:	str	x20, [x19]
  40a2d0:	cmp	x24, x21
  40a2d4:	b.eq	40a2e0 <ferror@plt+0x82e0>  // b.none
  40a2d8:	mov	x0, x24
  40a2dc:	bl	401e60 <free@plt>
  40a2e0:	mov	x0, x20
  40a2e4:	bl	40b878 <ferror@plt+0x9878>
  40a2e8:	ldp	x7, x1, [sp, #160]
  40a2ec:	str	x0, [x19, #8]
  40a2f0:	ldr	w4, [sp, #120]
  40a2f4:	mov	x24, x0
  40a2f8:	str	x1, [sp]
  40a2fc:	add	x6, sp, #0x80
  40a300:	mov	w5, w27
  40a304:	mov	x3, x23
  40a308:	mov	x2, x22
  40a30c:	mov	x1, x20
  40a310:	bl	407bf0 <ferror@plt+0x5bf0>
  40a314:	mov	x0, x24
  40a318:	ldp	x29, x30, [sp, #16]
  40a31c:	ldp	x19, x20, [sp, #32]
  40a320:	ldp	x21, x22, [sp, #48]
  40a324:	ldp	x23, x24, [sp, #64]
  40a328:	ldr	x27, [sp, #96]
  40a32c:	str	w26, [x25]
  40a330:	ldp	x25, x26, [sp, #80]
  40a334:	add	sp, sp, #0xb0
  40a338:	ret
  40a33c:	mov	x1, #0x10                  	// #16
  40a340:	mov	x0, #0x0                   	// #0
  40a344:	bl	40b8a8 <ferror@plt+0x98a8>
  40a348:	mov	x19, x0
  40a34c:	str	x0, [x24, #696]
  40a350:	ldp	x0, x1, [x20, #16]
  40a354:	stp	x0, x1, [x19]
  40a358:	b	40a270 <ferror@plt+0x8270>
  40a35c:	nop
  40a360:	stp	x29, x30, [sp, #-128]!
  40a364:	cmp	w1, #0xa
  40a368:	mov	x29, sp
  40a36c:	stp	xzr, xzr, [sp, #16]
  40a370:	stp	xzr, xzr, [sp, #32]
  40a374:	stp	xzr, xzr, [sp, #48]
  40a378:	str	xzr, [sp, #64]
  40a37c:	b.eq	40a3a8 <ferror@plt+0x83a8>  // b.none
  40a380:	mov	w4, w1
  40a384:	mov	w5, #0x4000000             	// #67108864
  40a388:	mov	x1, x2
  40a38c:	add	x3, sp, #0x10
  40a390:	mov	x2, #0xffffffffffffffff    	// #-1
  40a394:	str	w4, [sp, #16]
  40a398:	str	w5, [sp, #28]
  40a39c:	bl	408d90 <ferror@plt+0x6d90>
  40a3a0:	ldp	x29, x30, [sp], #128
  40a3a4:	ret
  40a3a8:	bl	401dc0 <abort@plt>
  40a3ac:	nop
  40a3b0:	adrp	x4, 422000 <ferror@plt+0x20000>
  40a3b4:	add	x4, x4, #0x4e0
  40a3b8:	stp	x29, x30, [sp, #-80]!
  40a3bc:	mov	x5, x1
  40a3c0:	mov	w1, #0xa                   	// #10
  40a3c4:	mov	x29, sp
  40a3c8:	ldp	x8, x9, [x4, #256]
  40a3cc:	stp	x8, x9, [sp, #24]
  40a3d0:	cmp	x5, #0x0
  40a3d4:	str	w1, [sp, #24]
  40a3d8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40a3dc:	ldp	x10, x11, [x4, #272]
  40a3e0:	stp	x10, x11, [sp, #40]
  40a3e4:	ldp	x8, x9, [x4, #288]
  40a3e8:	stp	x8, x9, [sp, #56]
  40a3ec:	ldr	x1, [x4, #304]
  40a3f0:	str	x1, [sp, #72]
  40a3f4:	b.eq	40a418 <ferror@plt+0x8418>  // b.none
  40a3f8:	mov	x4, x2
  40a3fc:	mov	x1, x3
  40a400:	mov	x2, #0xffffffffffffffff    	// #-1
  40a404:	add	x3, sp, #0x18
  40a408:	stp	x5, x4, [sp, #64]
  40a40c:	bl	408d90 <ferror@plt+0x6d90>
  40a410:	ldp	x29, x30, [sp], #80
  40a414:	ret
  40a418:	bl	401dc0 <abort@plt>
  40a41c:	nop
  40a420:	adrp	x5, 422000 <ferror@plt+0x20000>
  40a424:	add	x5, x5, #0x4e0
  40a428:	stp	x29, x30, [sp, #-80]!
  40a42c:	mov	x6, x1
  40a430:	mov	w1, #0xa                   	// #10
  40a434:	mov	x29, sp
  40a438:	ldp	x8, x9, [x5, #256]
  40a43c:	stp	x8, x9, [sp, #24]
  40a440:	cmp	x6, #0x0
  40a444:	str	w1, [sp, #24]
  40a448:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40a44c:	ldp	x10, x11, [x5, #272]
  40a450:	stp	x10, x11, [sp, #40]
  40a454:	ldp	x8, x9, [x5, #288]
  40a458:	stp	x8, x9, [sp, #56]
  40a45c:	ldr	x1, [x5, #304]
  40a460:	str	x1, [sp, #72]
  40a464:	b.eq	40a488 <ferror@plt+0x8488>  // b.none
  40a468:	mov	x5, x2
  40a46c:	mov	x1, x3
  40a470:	mov	x2, x4
  40a474:	add	x3, sp, #0x18
  40a478:	stp	x6, x5, [sp, #64]
  40a47c:	bl	408d90 <ferror@plt+0x6d90>
  40a480:	ldp	x29, x30, [sp], #80
  40a484:	ret
  40a488:	bl	401dc0 <abort@plt>
  40a48c:	nop
  40a490:	sub	sp, sp, #0xb0
  40a494:	cmp	x0, #0x0
  40a498:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40a49c:	stp	x29, x30, [sp, #16]
  40a4a0:	add	x29, sp, #0x10
  40a4a4:	stp	x21, x22, [sp, #48]
  40a4a8:	adrp	x22, 422000 <ferror@plt+0x20000>
  40a4ac:	add	x22, x22, #0x4e0
  40a4b0:	mov	x21, x0
  40a4b4:	stp	x19, x20, [sp, #32]
  40a4b8:	mov	w19, #0xa                   	// #10
  40a4bc:	ldp	x4, x5, [x22, #256]
  40a4c0:	stp	x4, x5, [sp, #120]
  40a4c4:	ldp	x4, x5, [x22, #272]
  40a4c8:	stp	x23, x24, [sp, #64]
  40a4cc:	ldp	x6, x7, [x22, #288]
  40a4d0:	stp	x25, x26, [sp, #80]
  40a4d4:	ldr	x0, [x22, #304]
  40a4d8:	str	x27, [sp, #96]
  40a4dc:	str	w19, [sp, #120]
  40a4e0:	stp	x4, x5, [sp, #136]
  40a4e4:	stp	x6, x7, [sp, #152]
  40a4e8:	str	x0, [sp, #168]
  40a4ec:	b.eq	40a63c <ferror@plt+0x863c>  // b.none
  40a4f0:	adrp	x27, 422000 <ferror@plt+0x20000>
  40a4f4:	add	x26, x27, #0x2b8
  40a4f8:	mov	x20, x1
  40a4fc:	mov	x24, x2
  40a500:	stp	x21, x1, [sp, #160]
  40a504:	bl	401fb0 <__errno_location@plt>
  40a508:	ldr	w1, [x26, #8]
  40a50c:	mov	w4, w19
  40a510:	ldr	w25, [x0]
  40a514:	ldr	x19, [x27, #696]
  40a518:	mov	x23, x0
  40a51c:	cmp	w1, #0x0
  40a520:	b.gt	40a570 <ferror@plt+0x8570>
  40a524:	add	x0, x26, #0x10
  40a528:	cmp	x19, x0
  40a52c:	b.eq	40a61c <ferror@plt+0x861c>  // b.none
  40a530:	mov	x0, x19
  40a534:	mov	x1, #0x10                  	// #16
  40a538:	bl	40b8a8 <ferror@plt+0x98a8>
  40a53c:	mov	x19, x0
  40a540:	str	x0, [x27, #696]
  40a544:	ldr	w0, [x26, #8]
  40a548:	mov	w20, #0x1                   	// #1
  40a54c:	mov	w1, #0x0                   	// #0
  40a550:	sub	w2, w20, w0
  40a554:	add	x0, x19, w0, sxtw #4
  40a558:	sbfiz	x2, x2, #4, #32
  40a55c:	bl	401cf0 <memset@plt>
  40a560:	ldr	w4, [sp, #120]
  40a564:	str	w20, [x26, #8]
  40a568:	ldr	x21, [sp, #160]
  40a56c:	ldr	x20, [sp, #168]
  40a570:	mov	x7, x21
  40a574:	ldp	x27, x21, [x19]
  40a578:	str	x20, [sp]
  40a57c:	ldr	w26, [sp, #124]
  40a580:	add	x6, sp, #0x80
  40a584:	mov	x2, x24
  40a588:	mov	x3, #0xffffffffffffffff    	// #-1
  40a58c:	orr	w26, w26, #0x1
  40a590:	mov	w5, w26
  40a594:	mov	x1, x27
  40a598:	mov	x0, x21
  40a59c:	bl	407bf0 <ferror@plt+0x5bf0>
  40a5a0:	cmp	x27, x0
  40a5a4:	b.hi	40a5f4 <ferror@plt+0x85f4>  // b.pmore
  40a5a8:	add	x20, x0, #0x1
  40a5ac:	str	x20, [x19]
  40a5b0:	cmp	x21, x22
  40a5b4:	b.eq	40a5c0 <ferror@plt+0x85c0>  // b.none
  40a5b8:	mov	x0, x21
  40a5bc:	bl	401e60 <free@plt>
  40a5c0:	mov	x0, x20
  40a5c4:	bl	40b878 <ferror@plt+0x9878>
  40a5c8:	ldp	x7, x1, [sp, #160]
  40a5cc:	str	x0, [x19, #8]
  40a5d0:	ldr	w4, [sp, #120]
  40a5d4:	mov	x21, x0
  40a5d8:	str	x1, [sp]
  40a5dc:	add	x6, sp, #0x80
  40a5e0:	mov	w5, w26
  40a5e4:	mov	x2, x24
  40a5e8:	mov	x1, x20
  40a5ec:	mov	x3, #0xffffffffffffffff    	// #-1
  40a5f0:	bl	407bf0 <ferror@plt+0x5bf0>
  40a5f4:	mov	x0, x21
  40a5f8:	ldp	x29, x30, [sp, #16]
  40a5fc:	ldp	x19, x20, [sp, #32]
  40a600:	ldp	x21, x22, [sp, #48]
  40a604:	ldr	x27, [sp, #96]
  40a608:	str	w25, [x23]
  40a60c:	ldp	x23, x24, [sp, #64]
  40a610:	ldp	x25, x26, [sp, #80]
  40a614:	add	sp, sp, #0xb0
  40a618:	ret
  40a61c:	mov	x1, #0x10                  	// #16
  40a620:	mov	x0, #0x0                   	// #0
  40a624:	bl	40b8a8 <ferror@plt+0x98a8>
  40a628:	mov	x19, x0
  40a62c:	str	x0, [x27, #696]
  40a630:	ldp	x0, x1, [x26, #16]
  40a634:	stp	x0, x1, [x19]
  40a638:	b	40a544 <ferror@plt+0x8544>
  40a63c:	bl	401dc0 <abort@plt>
  40a640:	sub	sp, sp, #0xb0
  40a644:	cmp	x0, #0x0
  40a648:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40a64c:	stp	x29, x30, [sp, #16]
  40a650:	add	x29, sp, #0x10
  40a654:	stp	x21, x22, [sp, #48]
  40a658:	adrp	x22, 422000 <ferror@plt+0x20000>
  40a65c:	add	x22, x22, #0x4e0
  40a660:	mov	x21, x0
  40a664:	stp	x19, x20, [sp, #32]
  40a668:	mov	w19, #0xa                   	// #10
  40a66c:	ldp	x6, x7, [x22, #256]
  40a670:	stp	x6, x7, [sp, #120]
  40a674:	add	x4, x22, #0x100
  40a678:	ldp	x6, x7, [x4, #16]
  40a67c:	stp	x23, x24, [sp, #64]
  40a680:	ldp	x8, x9, [x4, #32]
  40a684:	stp	x25, x26, [sp, #80]
  40a688:	ldr	x0, [x4, #48]
  40a68c:	stp	x27, x28, [sp, #96]
  40a690:	str	w19, [sp, #120]
  40a694:	stp	x6, x7, [sp, #136]
  40a698:	stp	x8, x9, [sp, #152]
  40a69c:	str	x0, [sp, #168]
  40a6a0:	b.eq	40a7f4 <ferror@plt+0x87f4>  // b.none
  40a6a4:	adrp	x28, 422000 <ferror@plt+0x20000>
  40a6a8:	add	x27, x28, #0x2b8
  40a6ac:	mov	x20, x1
  40a6b0:	mov	x24, x2
  40a6b4:	mov	x25, x3
  40a6b8:	stp	x21, x1, [sp, #160]
  40a6bc:	bl	401fb0 <__errno_location@plt>
  40a6c0:	ldr	w1, [x27, #8]
  40a6c4:	mov	w4, w19
  40a6c8:	ldr	w26, [x0]
  40a6cc:	mov	x23, x0
  40a6d0:	ldr	x19, [x28, #696]
  40a6d4:	cmp	w1, #0x0
  40a6d8:	b.gt	40a728 <ferror@plt+0x8728>
  40a6dc:	add	x0, x27, #0x10
  40a6e0:	cmp	x19, x0
  40a6e4:	b.eq	40a7d4 <ferror@plt+0x87d4>  // b.none
  40a6e8:	mov	x0, x19
  40a6ec:	mov	x1, #0x10                  	// #16
  40a6f0:	bl	40b8a8 <ferror@plt+0x98a8>
  40a6f4:	mov	x19, x0
  40a6f8:	str	x0, [x28, #696]
  40a6fc:	ldr	w0, [x27, #8]
  40a700:	mov	w20, #0x1                   	// #1
  40a704:	mov	w1, #0x0                   	// #0
  40a708:	sub	w2, w20, w0
  40a70c:	add	x0, x19, w0, sxtw #4
  40a710:	sbfiz	x2, x2, #4, #32
  40a714:	bl	401cf0 <memset@plt>
  40a718:	ldr	w4, [sp, #120]
  40a71c:	str	w20, [x27, #8]
  40a720:	ldr	x21, [sp, #160]
  40a724:	ldr	x20, [sp, #168]
  40a728:	mov	x7, x21
  40a72c:	ldp	x28, x21, [x19]
  40a730:	str	x20, [sp]
  40a734:	ldr	w27, [sp, #124]
  40a738:	add	x6, sp, #0x80
  40a73c:	mov	x3, x25
  40a740:	mov	x2, x24
  40a744:	orr	w27, w27, #0x1
  40a748:	mov	w5, w27
  40a74c:	mov	x1, x28
  40a750:	mov	x0, x21
  40a754:	bl	407bf0 <ferror@plt+0x5bf0>
  40a758:	cmp	x28, x0
  40a75c:	b.hi	40a7ac <ferror@plt+0x87ac>  // b.pmore
  40a760:	add	x20, x0, #0x1
  40a764:	str	x20, [x19]
  40a768:	cmp	x21, x22
  40a76c:	b.eq	40a778 <ferror@plt+0x8778>  // b.none
  40a770:	mov	x0, x21
  40a774:	bl	401e60 <free@plt>
  40a778:	mov	x0, x20
  40a77c:	bl	40b878 <ferror@plt+0x9878>
  40a780:	ldp	x7, x1, [sp, #160]
  40a784:	str	x0, [x19, #8]
  40a788:	ldr	w4, [sp, #120]
  40a78c:	mov	x21, x0
  40a790:	str	x1, [sp]
  40a794:	add	x6, sp, #0x80
  40a798:	mov	w5, w27
  40a79c:	mov	x3, x25
  40a7a0:	mov	x2, x24
  40a7a4:	mov	x1, x20
  40a7a8:	bl	407bf0 <ferror@plt+0x5bf0>
  40a7ac:	mov	x0, x21
  40a7b0:	ldp	x29, x30, [sp, #16]
  40a7b4:	ldp	x19, x20, [sp, #32]
  40a7b8:	ldp	x21, x22, [sp, #48]
  40a7bc:	ldp	x27, x28, [sp, #96]
  40a7c0:	str	w26, [x23]
  40a7c4:	ldp	x23, x24, [sp, #64]
  40a7c8:	ldp	x25, x26, [sp, #80]
  40a7cc:	add	sp, sp, #0xb0
  40a7d0:	ret
  40a7d4:	mov	x1, #0x10                  	// #16
  40a7d8:	mov	x0, #0x0                   	// #0
  40a7dc:	bl	40b8a8 <ferror@plt+0x98a8>
  40a7e0:	mov	x19, x0
  40a7e4:	str	x0, [x28, #696]
  40a7e8:	ldp	x0, x1, [x27, #16]
  40a7ec:	stp	x0, x1, [x19]
  40a7f0:	b	40a6fc <ferror@plt+0x86fc>
  40a7f4:	bl	401dc0 <abort@plt>
  40a7f8:	sub	sp, sp, #0x80
  40a7fc:	stp	x29, x30, [sp, #16]
  40a800:	add	x29, sp, #0x10
  40a804:	stp	x19, x20, [sp, #32]
  40a808:	mov	w19, w0
  40a80c:	stp	x21, x22, [sp, #48]
  40a810:	stp	x23, x24, [sp, #64]
  40a814:	mov	x23, x1
  40a818:	mov	x24, x2
  40a81c:	stp	x25, x26, [sp, #80]
  40a820:	adrp	x26, 422000 <ferror@plt+0x20000>
  40a824:	stp	x27, x28, [sp, #96]
  40a828:	bl	401fb0 <__errno_location@plt>
  40a82c:	mov	x22, x0
  40a830:	ldr	w0, [x0]
  40a834:	str	w0, [sp, #124]
  40a838:	ldr	x21, [x26, #696]
  40a83c:	tbnz	w19, #31, 40a980 <ferror@plt+0x8980>
  40a840:	add	x20, x26, #0x2b8
  40a844:	ldr	w0, [x20, #8]
  40a848:	cmp	w19, w0
  40a84c:	b.lt	40a89c <ferror@plt+0x889c>  // b.tstop
  40a850:	mov	w0, #0x7fffffff            	// #2147483647
  40a854:	cmp	w19, w0
  40a858:	b.eq	40a97c <ferror@plt+0x897c>  // b.none
  40a85c:	add	w27, w19, #0x1
  40a860:	add	x0, x20, #0x10
  40a864:	cmp	x21, x0
  40a868:	sbfiz	x1, x27, #4, #32
  40a86c:	b.eq	40a960 <ferror@plt+0x8960>  // b.none
  40a870:	mov	x0, x21
  40a874:	bl	40b8a8 <ferror@plt+0x98a8>
  40a878:	mov	x21, x0
  40a87c:	str	x0, [x26, #696]
  40a880:	ldr	w0, [x20, #8]
  40a884:	mov	w1, #0x0                   	// #0
  40a888:	sub	w2, w27, w0
  40a88c:	add	x0, x21, w0, sxtw #4
  40a890:	sbfiz	x2, x2, #4, #32
  40a894:	bl	401cf0 <memset@plt>
  40a898:	str	w27, [x20, #8]
  40a89c:	sbfiz	x19, x19, #4, #32
  40a8a0:	add	x6, x20, #0x28
  40a8a4:	add	x26, x21, x19
  40a8a8:	mov	x3, x24
  40a8ac:	ldp	x7, x0, [x20, #72]
  40a8b0:	mov	x2, x23
  40a8b4:	ldp	w4, w5, [x20, #32]
  40a8b8:	ldr	x27, [x21, x19]
  40a8bc:	orr	w25, w5, #0x1
  40a8c0:	ldr	x28, [x26, #8]
  40a8c4:	str	x0, [sp]
  40a8c8:	mov	x1, x27
  40a8cc:	mov	w5, w25
  40a8d0:	mov	x0, x28
  40a8d4:	bl	407bf0 <ferror@plt+0x5bf0>
  40a8d8:	cmp	x27, x0
  40a8dc:	b.hi	40a934 <ferror@plt+0x8934>  // b.pmore
  40a8e0:	add	x27, x0, #0x1
  40a8e4:	str	x27, [x21, x19]
  40a8e8:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a8ec:	add	x0, x0, #0x4e0
  40a8f0:	cmp	x28, x0
  40a8f4:	b.eq	40a900 <ferror@plt+0x8900>  // b.none
  40a8f8:	mov	x0, x28
  40a8fc:	bl	401e60 <free@plt>
  40a900:	mov	x0, x27
  40a904:	bl	40b878 <ferror@plt+0x9878>
  40a908:	ldp	x7, x1, [x20, #72]
  40a90c:	str	x0, [x26, #8]
  40a910:	ldr	w4, [x20, #32]
  40a914:	mov	x28, x0
  40a918:	str	x1, [sp]
  40a91c:	mov	w5, w25
  40a920:	mov	x3, x24
  40a924:	mov	x2, x23
  40a928:	add	x6, x20, #0x28
  40a92c:	mov	x1, x27
  40a930:	bl	407bf0 <ferror@plt+0x5bf0>
  40a934:	ldr	w0, [sp, #124]
  40a938:	ldp	x29, x30, [sp, #16]
  40a93c:	ldp	x19, x20, [sp, #32]
  40a940:	ldp	x23, x24, [sp, #64]
  40a944:	ldp	x25, x26, [sp, #80]
  40a948:	str	w0, [x22]
  40a94c:	mov	x0, x28
  40a950:	ldp	x21, x22, [sp, #48]
  40a954:	ldp	x27, x28, [sp, #96]
  40a958:	add	sp, sp, #0x80
  40a95c:	ret
  40a960:	mov	x0, #0x0                   	// #0
  40a964:	bl	40b8a8 <ferror@plt+0x98a8>
  40a968:	mov	x21, x0
  40a96c:	str	x0, [x26, #696]
  40a970:	ldp	x0, x1, [x20, #16]
  40a974:	stp	x0, x1, [x21]
  40a978:	b	40a880 <ferror@plt+0x8880>
  40a97c:	bl	40ba40 <ferror@plt+0x9a40>
  40a980:	bl	401dc0 <abort@plt>
  40a984:	nop
  40a988:	sub	sp, sp, #0x70
  40a98c:	stp	x29, x30, [sp, #16]
  40a990:	add	x29, sp, #0x10
  40a994:	stp	x19, x20, [sp, #32]
  40a998:	stp	x21, x22, [sp, #48]
  40a99c:	adrp	x21, 422000 <ferror@plt+0x20000>
  40a9a0:	add	x19, x21, #0x2b8
  40a9a4:	stp	x23, x24, [sp, #64]
  40a9a8:	mov	x24, x0
  40a9ac:	stp	x25, x26, [sp, #80]
  40a9b0:	mov	x25, x1
  40a9b4:	str	x27, [sp, #96]
  40a9b8:	bl	401fb0 <__errno_location@plt>
  40a9bc:	mov	x23, x0
  40a9c0:	ldr	w0, [x19, #8]
  40a9c4:	ldr	x20, [x21, #696]
  40a9c8:	cmp	w0, #0x0
  40a9cc:	ldr	w26, [x23]
  40a9d0:	b.gt	40aa14 <ferror@plt+0x8a14>
  40a9d4:	add	x0, x19, #0x10
  40a9d8:	cmp	x20, x0
  40a9dc:	b.eq	40aac8 <ferror@plt+0x8ac8>  // b.none
  40a9e0:	mov	x0, x20
  40a9e4:	mov	x1, #0x10                  	// #16
  40a9e8:	bl	40b8a8 <ferror@plt+0x98a8>
  40a9ec:	mov	x20, x0
  40a9f0:	str	x0, [x21, #696]
  40a9f4:	ldr	w0, [x19, #8]
  40a9f8:	mov	w21, #0x1                   	// #1
  40a9fc:	mov	w1, #0x0                   	// #0
  40aa00:	sub	w2, w21, w0
  40aa04:	add	x0, x20, w0, sxtw #4
  40aa08:	sbfiz	x2, x2, #4, #32
  40aa0c:	bl	401cf0 <memset@plt>
  40aa10:	str	w21, [x19, #8]
  40aa14:	ldp	x21, x22, [x20]
  40aa18:	add	x6, x19, #0x28
  40aa1c:	ldp	x7, x0, [x19, #72]
  40aa20:	str	x0, [sp]
  40aa24:	ldp	w4, w27, [x19, #32]
  40aa28:	mov	x3, x25
  40aa2c:	mov	x2, x24
  40aa30:	mov	x1, x21
  40aa34:	orr	w27, w27, #0x1
  40aa38:	mov	x0, x22
  40aa3c:	mov	w5, w27
  40aa40:	bl	407bf0 <ferror@plt+0x5bf0>
  40aa44:	cmp	x21, x0
  40aa48:	b.hi	40aaa0 <ferror@plt+0x8aa0>  // b.pmore
  40aa4c:	add	x21, x0, #0x1
  40aa50:	str	x21, [x20]
  40aa54:	adrp	x0, 422000 <ferror@plt+0x20000>
  40aa58:	add	x0, x0, #0x4e0
  40aa5c:	cmp	x22, x0
  40aa60:	b.eq	40aa6c <ferror@plt+0x8a6c>  // b.none
  40aa64:	mov	x0, x22
  40aa68:	bl	401e60 <free@plt>
  40aa6c:	mov	x0, x21
  40aa70:	bl	40b878 <ferror@plt+0x9878>
  40aa74:	ldp	x7, x1, [x19, #72]
  40aa78:	str	x0, [x20, #8]
  40aa7c:	ldr	w4, [x19, #32]
  40aa80:	mov	x22, x0
  40aa84:	str	x1, [sp]
  40aa88:	mov	w5, w27
  40aa8c:	mov	x3, x25
  40aa90:	mov	x2, x24
  40aa94:	add	x6, x19, #0x28
  40aa98:	mov	x1, x21
  40aa9c:	bl	407bf0 <ferror@plt+0x5bf0>
  40aaa0:	mov	x0, x22
  40aaa4:	ldp	x29, x30, [sp, #16]
  40aaa8:	ldp	x19, x20, [sp, #32]
  40aaac:	ldp	x21, x22, [sp, #48]
  40aab0:	ldr	x27, [sp, #96]
  40aab4:	str	w26, [x23]
  40aab8:	ldp	x23, x24, [sp, #64]
  40aabc:	ldp	x25, x26, [sp, #80]
  40aac0:	add	sp, sp, #0x70
  40aac4:	ret
  40aac8:	mov	x1, #0x10                  	// #16
  40aacc:	mov	x0, #0x0                   	// #0
  40aad0:	bl	40b8a8 <ferror@plt+0x98a8>
  40aad4:	mov	x20, x0
  40aad8:	str	x0, [x21, #696]
  40aadc:	ldp	x0, x1, [x19, #16]
  40aae0:	stp	x0, x1, [x20]
  40aae4:	b	40a9f4 <ferror@plt+0x89f4>
  40aae8:	sub	sp, sp, #0x70
  40aaec:	stp	x29, x30, [sp, #16]
  40aaf0:	add	x29, sp, #0x10
  40aaf4:	stp	x21, x22, [sp, #48]
  40aaf8:	adrp	x22, 422000 <ferror@plt+0x20000>
  40aafc:	stp	x19, x20, [sp, #32]
  40ab00:	mov	w19, w0
  40ab04:	stp	x23, x24, [sp, #64]
  40ab08:	mov	x24, x1
  40ab0c:	stp	x25, x26, [sp, #80]
  40ab10:	stp	x27, x28, [sp, #96]
  40ab14:	bl	401fb0 <__errno_location@plt>
  40ab18:	ldr	w25, [x0]
  40ab1c:	ldr	x21, [x22, #696]
  40ab20:	tbnz	w19, #31, 40ac64 <ferror@plt+0x8c64>
  40ab24:	add	x20, x22, #0x2b8
  40ab28:	mov	x23, x0
  40ab2c:	ldr	w0, [x20, #8]
  40ab30:	cmp	w19, w0
  40ab34:	b.lt	40ab84 <ferror@plt+0x8b84>  // b.tstop
  40ab38:	mov	w0, #0x7fffffff            	// #2147483647
  40ab3c:	cmp	w19, w0
  40ab40:	b.eq	40ac60 <ferror@plt+0x8c60>  // b.none
  40ab44:	add	w26, w19, #0x1
  40ab48:	add	x0, x20, #0x10
  40ab4c:	cmp	x21, x0
  40ab50:	sbfiz	x1, x26, #4, #32
  40ab54:	b.eq	40ac44 <ferror@plt+0x8c44>  // b.none
  40ab58:	mov	x0, x21
  40ab5c:	bl	40b8a8 <ferror@plt+0x98a8>
  40ab60:	mov	x21, x0
  40ab64:	str	x0, [x22, #696]
  40ab68:	ldr	w0, [x20, #8]
  40ab6c:	mov	w1, #0x0                   	// #0
  40ab70:	sub	w2, w26, w0
  40ab74:	add	x0, x21, w0, sxtw #4
  40ab78:	sbfiz	x2, x2, #4, #32
  40ab7c:	bl	401cf0 <memset@plt>
  40ab80:	str	w26, [x20, #8]
  40ab84:	sbfiz	x19, x19, #4, #32
  40ab88:	add	x6, x20, #0x28
  40ab8c:	add	x26, x21, x19
  40ab90:	mov	x2, x24
  40ab94:	ldp	x7, x0, [x20, #72]
  40ab98:	mov	x3, #0xffffffffffffffff    	// #-1
  40ab9c:	ldp	w4, w28, [x20, #32]
  40aba0:	ldr	x22, [x21, x19]
  40aba4:	orr	w28, w28, #0x1
  40aba8:	ldr	x27, [x26, #8]
  40abac:	str	x0, [sp]
  40abb0:	mov	x1, x22
  40abb4:	mov	w5, w28
  40abb8:	mov	x0, x27
  40abbc:	bl	407bf0 <ferror@plt+0x5bf0>
  40abc0:	cmp	x22, x0
  40abc4:	b.hi	40ac1c <ferror@plt+0x8c1c>  // b.pmore
  40abc8:	add	x22, x0, #0x1
  40abcc:	str	x22, [x21, x19]
  40abd0:	adrp	x0, 422000 <ferror@plt+0x20000>
  40abd4:	add	x0, x0, #0x4e0
  40abd8:	cmp	x27, x0
  40abdc:	b.eq	40abe8 <ferror@plt+0x8be8>  // b.none
  40abe0:	mov	x0, x27
  40abe4:	bl	401e60 <free@plt>
  40abe8:	mov	x0, x22
  40abec:	bl	40b878 <ferror@plt+0x9878>
  40abf0:	ldp	x7, x1, [x20, #72]
  40abf4:	str	x0, [x26, #8]
  40abf8:	ldr	w4, [x20, #32]
  40abfc:	mov	x27, x0
  40ac00:	str	x1, [sp]
  40ac04:	mov	w5, w28
  40ac08:	mov	x2, x24
  40ac0c:	add	x6, x20, #0x28
  40ac10:	mov	x1, x22
  40ac14:	mov	x3, #0xffffffffffffffff    	// #-1
  40ac18:	bl	407bf0 <ferror@plt+0x5bf0>
  40ac1c:	mov	x0, x27
  40ac20:	ldp	x29, x30, [sp, #16]
  40ac24:	ldp	x19, x20, [sp, #32]
  40ac28:	ldp	x21, x22, [sp, #48]
  40ac2c:	ldp	x27, x28, [sp, #96]
  40ac30:	str	w25, [x23]
  40ac34:	ldp	x23, x24, [sp, #64]
  40ac38:	ldp	x25, x26, [sp, #80]
  40ac3c:	add	sp, sp, #0x70
  40ac40:	ret
  40ac44:	mov	x0, #0x0                   	// #0
  40ac48:	bl	40b8a8 <ferror@plt+0x98a8>
  40ac4c:	mov	x21, x0
  40ac50:	str	x0, [x22, #696]
  40ac54:	ldp	x0, x1, [x20, #16]
  40ac58:	stp	x0, x1, [x21]
  40ac5c:	b	40ab68 <ferror@plt+0x8b68>
  40ac60:	bl	40ba40 <ferror@plt+0x9a40>
  40ac64:	bl	401dc0 <abort@plt>
  40ac68:	sub	sp, sp, #0x60
  40ac6c:	stp	x29, x30, [sp, #16]
  40ac70:	add	x29, sp, #0x10
  40ac74:	stp	x19, x20, [sp, #32]
  40ac78:	stp	x21, x22, [sp, #48]
  40ac7c:	adrp	x21, 422000 <ferror@plt+0x20000>
  40ac80:	add	x19, x21, #0x2b8
  40ac84:	stp	x23, x24, [sp, #64]
  40ac88:	mov	x24, x0
  40ac8c:	stp	x25, x26, [sp, #80]
  40ac90:	bl	401fb0 <__errno_location@plt>
  40ac94:	mov	x23, x0
  40ac98:	ldr	w0, [x19, #8]
  40ac9c:	ldr	x20, [x21, #696]
  40aca0:	cmp	w0, #0x0
  40aca4:	ldr	w25, [x23]
  40aca8:	b.gt	40acec <ferror@plt+0x8cec>
  40acac:	add	x0, x19, #0x10
  40acb0:	cmp	x20, x0
  40acb4:	b.eq	40ad9c <ferror@plt+0x8d9c>  // b.none
  40acb8:	mov	x0, x20
  40acbc:	mov	x1, #0x10                  	// #16
  40acc0:	bl	40b8a8 <ferror@plt+0x98a8>
  40acc4:	mov	x20, x0
  40acc8:	str	x0, [x21, #696]
  40accc:	ldr	w0, [x19, #8]
  40acd0:	mov	w21, #0x1                   	// #1
  40acd4:	mov	w1, #0x0                   	// #0
  40acd8:	sub	w2, w21, w0
  40acdc:	add	x0, x20, w0, sxtw #4
  40ace0:	sbfiz	x2, x2, #4, #32
  40ace4:	bl	401cf0 <memset@plt>
  40ace8:	str	w21, [x19, #8]
  40acec:	ldp	x21, x22, [x20]
  40acf0:	add	x6, x19, #0x28
  40acf4:	ldp	x7, x0, [x19, #72]
  40acf8:	str	x0, [sp]
  40acfc:	ldp	w4, w26, [x19, #32]
  40ad00:	mov	x2, x24
  40ad04:	mov	x1, x21
  40ad08:	mov	x0, x22
  40ad0c:	orr	w26, w26, #0x1
  40ad10:	mov	x3, #0xffffffffffffffff    	// #-1
  40ad14:	mov	w5, w26
  40ad18:	bl	407bf0 <ferror@plt+0x5bf0>
  40ad1c:	cmp	x21, x0
  40ad20:	b.hi	40ad78 <ferror@plt+0x8d78>  // b.pmore
  40ad24:	add	x21, x0, #0x1
  40ad28:	str	x21, [x20]
  40ad2c:	adrp	x0, 422000 <ferror@plt+0x20000>
  40ad30:	add	x0, x0, #0x4e0
  40ad34:	cmp	x22, x0
  40ad38:	b.eq	40ad44 <ferror@plt+0x8d44>  // b.none
  40ad3c:	mov	x0, x22
  40ad40:	bl	401e60 <free@plt>
  40ad44:	mov	x0, x21
  40ad48:	bl	40b878 <ferror@plt+0x9878>
  40ad4c:	ldp	x7, x1, [x19, #72]
  40ad50:	str	x0, [x20, #8]
  40ad54:	ldr	w4, [x19, #32]
  40ad58:	mov	x22, x0
  40ad5c:	str	x1, [sp]
  40ad60:	mov	w5, w26
  40ad64:	mov	x2, x24
  40ad68:	add	x6, x19, #0x28
  40ad6c:	mov	x1, x21
  40ad70:	mov	x3, #0xffffffffffffffff    	// #-1
  40ad74:	bl	407bf0 <ferror@plt+0x5bf0>
  40ad78:	mov	x0, x22
  40ad7c:	ldp	x29, x30, [sp, #16]
  40ad80:	ldp	x19, x20, [sp, #32]
  40ad84:	ldp	x21, x22, [sp, #48]
  40ad88:	str	w25, [x23]
  40ad8c:	ldp	x23, x24, [sp, #64]
  40ad90:	ldp	x25, x26, [sp, #80]
  40ad94:	add	sp, sp, #0x60
  40ad98:	ret
  40ad9c:	mov	x1, #0x10                  	// #16
  40ada0:	mov	x0, #0x0                   	// #0
  40ada4:	bl	40b8a8 <ferror@plt+0x98a8>
  40ada8:	mov	x20, x0
  40adac:	str	x0, [x21, #696]
  40adb0:	ldp	x0, x1, [x19, #16]
  40adb4:	stp	x0, x1, [x20]
  40adb8:	b	40accc <ferror@plt+0x8ccc>
  40adbc:	nop
  40adc0:	stp	x29, x30, [sp, #-64]!
  40adc4:	mov	x29, sp
  40adc8:	stp	x19, x20, [sp, #16]
  40adcc:	mov	x20, x2
  40add0:	stp	x21, x22, [sp, #32]
  40add4:	mov	w22, w0
  40add8:	mov	x21, x1
  40addc:	str	x23, [sp, #48]
  40ade0:	mov	x23, #0x7ff00000            	// #2146435072
  40ade4:	nop
  40ade8:	mov	x2, x20
  40adec:	mov	x1, x21
  40adf0:	mov	w0, w22
  40adf4:	bl	401f00 <read@plt>
  40adf8:	mov	x19, x0
  40adfc:	tbz	x0, #63, 40ae20 <ferror@plt+0x8e20>
  40ae00:	bl	401fb0 <__errno_location@plt>
  40ae04:	ldr	w2, [x0]
  40ae08:	cmp	w2, #0x4
  40ae0c:	b.eq	40ade8 <ferror@plt+0x8de8>  // b.none
  40ae10:	cmp	w2, #0x16
  40ae14:	ccmp	x20, x23, #0x0, eq  // eq = none
  40ae18:	mov	x20, #0x7ff00000            	// #2146435072
  40ae1c:	b.hi	40ade8 <ferror@plt+0x8de8>  // b.pmore
  40ae20:	mov	x0, x19
  40ae24:	ldp	x19, x20, [sp, #16]
  40ae28:	ldp	x21, x22, [sp, #32]
  40ae2c:	ldr	x23, [sp, #48]
  40ae30:	ldp	x29, x30, [sp], #64
  40ae34:	ret
  40ae38:	stp	x29, x30, [sp, #-32]!
  40ae3c:	mov	x2, x1
  40ae40:	mov	x29, sp
  40ae44:	stp	x19, x20, [sp, #16]
  40ae48:	mov	x19, x0
  40ae4c:	mov	x20, x1
  40ae50:	mov	w1, #0x0                   	// #0
  40ae54:	bl	401f10 <memchr@plt>
  40ae58:	sub	x19, x0, x19
  40ae5c:	cmp	x0, #0x0
  40ae60:	csinc	x0, x20, x19, eq  // eq = none
  40ae64:	ldp	x19, x20, [sp, #16]
  40ae68:	ldp	x29, x30, [sp], #32
  40ae6c:	ret
  40ae70:	stp	x29, x30, [sp, #-48]!
  40ae74:	cmp	w0, #0x2
  40ae78:	mov	x29, sp
  40ae7c:	stp	x19, x20, [sp, #16]
  40ae80:	mov	w19, w0
  40ae84:	b.ls	40ae98 <ferror@plt+0x8e98>  // b.plast
  40ae88:	mov	w0, w19
  40ae8c:	ldp	x19, x20, [sp, #16]
  40ae90:	ldp	x29, x30, [sp], #48
  40ae94:	ret
  40ae98:	str	x21, [sp, #32]
  40ae9c:	bl	40c768 <ferror@plt+0xa768>
  40aea0:	mov	w21, w0
  40aea4:	bl	401fb0 <__errno_location@plt>
  40aea8:	mov	x20, x0
  40aeac:	mov	w0, w19
  40aeb0:	mov	w19, w21
  40aeb4:	ldr	w21, [x20]
  40aeb8:	bl	401d60 <close@plt>
  40aebc:	str	w21, [x20]
  40aec0:	mov	w0, w19
  40aec4:	ldp	x19, x20, [sp, #16]
  40aec8:	ldr	x21, [sp, #32]
  40aecc:	ldp	x29, x30, [sp], #48
  40aed0:	ret
  40aed4:	nop
  40aed8:	sub	sp, sp, #0x50
  40aedc:	stp	x29, x30, [sp, #32]
  40aee0:	add	x29, sp, #0x20
  40aee4:	stp	x19, x20, [sp, #48]
  40aee8:	mov	x20, x4
  40aeec:	mov	x19, x5
  40aef0:	str	x21, [sp, #64]
  40aef4:	mov	x21, x0
  40aef8:	cbz	x1, 40b0b8 <ferror@plt+0x90b8>
  40aefc:	mov	x4, x3
  40af00:	mov	x3, x2
  40af04:	mov	x2, x1
  40af08:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40af0c:	add	x1, x1, #0xdb8
  40af10:	bl	401fe0 <fprintf@plt>
  40af14:	mov	w2, #0x5                   	// #5
  40af18:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40af1c:	mov	x0, #0x0                   	// #0
  40af20:	add	x1, x1, #0xdd0
  40af24:	bl	401f40 <dcgettext@plt>
  40af28:	mov	x2, x0
  40af2c:	mov	w3, #0x7e3                 	// #2019
  40af30:	mov	x0, x21
  40af34:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40af38:	add	x1, x1, #0xb0
  40af3c:	bl	401fe0 <fprintf@plt>
  40af40:	mov	w2, #0x5                   	// #5
  40af44:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40af48:	mov	x0, #0x0                   	// #0
  40af4c:	add	x1, x1, #0xdd8
  40af50:	bl	401f40 <dcgettext@plt>
  40af54:	mov	x1, x21
  40af58:	bl	401b40 <fputs@plt>
  40af5c:	cmp	x19, #0x5
  40af60:	b.eq	40b0c8 <ferror@plt+0x90c8>  // b.none
  40af64:	b.hi	40afb4 <ferror@plt+0x8fb4>  // b.pmore
  40af68:	cmp	x19, #0x2
  40af6c:	b.eq	40b104 <ferror@plt+0x9104>  // b.none
  40af70:	b.ls	40b020 <ferror@plt+0x9020>  // b.plast
  40af74:	cmp	x19, #0x3
  40af78:	b.eq	40b184 <ferror@plt+0x9184>  // b.none
  40af7c:	mov	w2, #0x5                   	// #5
  40af80:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40af84:	mov	x0, #0x0                   	// #0
  40af88:	add	x1, x1, #0xef0
  40af8c:	bl	401f40 <dcgettext@plt>
  40af90:	mov	x1, x0
  40af94:	ldp	x2, x3, [x20]
  40af98:	mov	x0, x21
  40af9c:	ldp	x4, x5, [x20, #16]
  40afa0:	ldp	x29, x30, [sp, #32]
  40afa4:	ldp	x19, x20, [sp, #48]
  40afa8:	ldr	x21, [sp, #64]
  40afac:	add	sp, sp, #0x50
  40afb0:	b	401fe0 <fprintf@plt>
  40afb4:	cmp	x19, #0x8
  40afb8:	b.eq	40b1bc <ferror@plt+0x91bc>  // b.none
  40afbc:	b.ls	40b060 <ferror@plt+0x9060>  // b.plast
  40afc0:	cmp	x19, #0x9
  40afc4:	b.ne	40b174 <ferror@plt+0x9174>  // b.any
  40afc8:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40afcc:	add	x1, x1, #0xfc0
  40afd0:	mov	w2, #0x5                   	// #5
  40afd4:	mov	x0, #0x0                   	// #0
  40afd8:	bl	401f40 <dcgettext@plt>
  40afdc:	ldr	x8, [x20, #48]
  40afe0:	mov	x1, x0
  40afe4:	ldp	x2, x3, [x20]
  40afe8:	mov	x0, x21
  40afec:	ldp	x4, x5, [x20, #16]
  40aff0:	ldp	x6, x7, [x20, #32]
  40aff4:	str	x8, [sp]
  40aff8:	ldr	x8, [x20, #56]
  40affc:	str	x8, [sp, #8]
  40b000:	ldr	x8, [x20, #64]
  40b004:	str	x8, [sp, #16]
  40b008:	bl	401fe0 <fprintf@plt>
  40b00c:	ldp	x29, x30, [sp, #32]
  40b010:	ldp	x19, x20, [sp, #48]
  40b014:	ldr	x21, [sp, #64]
  40b018:	add	sp, sp, #0x50
  40b01c:	ret
  40b020:	cbz	x19, 40b0a4 <ferror@plt+0x90a4>
  40b024:	cmp	x19, #0x1
  40b028:	b.ne	40b174 <ferror@plt+0x9174>  // b.any
  40b02c:	mov	w2, #0x5                   	// #5
  40b030:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b034:	mov	x0, #0x0                   	// #0
  40b038:	add	x1, x1, #0xea8
  40b03c:	bl	401f40 <dcgettext@plt>
  40b040:	mov	x1, x0
  40b044:	ldr	x2, [x20]
  40b048:	mov	x0, x21
  40b04c:	ldp	x29, x30, [sp, #32]
  40b050:	ldp	x19, x20, [sp, #48]
  40b054:	ldr	x21, [sp, #64]
  40b058:	add	sp, sp, #0x50
  40b05c:	b	401fe0 <fprintf@plt>
  40b060:	cmp	x19, #0x6
  40b064:	b.eq	40b138 <ferror@plt+0x9138>  // b.none
  40b068:	cmp	x19, #0x7
  40b06c:	b.ne	40b174 <ferror@plt+0x9174>  // b.any
  40b070:	mov	w2, #0x5                   	// #5
  40b074:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b078:	mov	x0, #0x0                   	// #0
  40b07c:	add	x1, x1, #0xf60
  40b080:	bl	401f40 <dcgettext@plt>
  40b084:	mov	x1, x0
  40b088:	ldp	x2, x3, [x20]
  40b08c:	mov	x0, x21
  40b090:	ldp	x4, x5, [x20, #16]
  40b094:	ldp	x6, x7, [x20, #32]
  40b098:	ldr	x8, [x20, #48]
  40b09c:	str	x8, [sp]
  40b0a0:	bl	401fe0 <fprintf@plt>
  40b0a4:	ldp	x29, x30, [sp, #32]
  40b0a8:	ldp	x19, x20, [sp, #48]
  40b0ac:	ldr	x21, [sp, #64]
  40b0b0:	add	sp, sp, #0x50
  40b0b4:	ret
  40b0b8:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b0bc:	add	x1, x1, #0xdc8
  40b0c0:	bl	401fe0 <fprintf@plt>
  40b0c4:	b	40af14 <ferror@plt+0x8f14>
  40b0c8:	mov	w2, w19
  40b0cc:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b0d0:	mov	x0, #0x0                   	// #0
  40b0d4:	add	x1, x1, #0xf10
  40b0d8:	bl	401f40 <dcgettext@plt>
  40b0dc:	mov	x1, x0
  40b0e0:	ldp	x2, x3, [x20]
  40b0e4:	mov	x0, x21
  40b0e8:	ldp	x4, x5, [x20, #16]
  40b0ec:	ldp	x29, x30, [sp, #32]
  40b0f0:	ldr	x6, [x20, #32]
  40b0f4:	ldp	x19, x20, [sp, #48]
  40b0f8:	ldr	x21, [sp, #64]
  40b0fc:	add	sp, sp, #0x50
  40b100:	b	401fe0 <fprintf@plt>
  40b104:	mov	w2, #0x5                   	// #5
  40b108:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b10c:	mov	x0, #0x0                   	// #0
  40b110:	add	x1, x1, #0xeb8
  40b114:	bl	401f40 <dcgettext@plt>
  40b118:	mov	x1, x0
  40b11c:	ldp	x2, x3, [x20]
  40b120:	mov	x0, x21
  40b124:	ldp	x29, x30, [sp, #32]
  40b128:	ldp	x19, x20, [sp, #48]
  40b12c:	ldr	x21, [sp, #64]
  40b130:	add	sp, sp, #0x50
  40b134:	b	401fe0 <fprintf@plt>
  40b138:	mov	w2, #0x5                   	// #5
  40b13c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b140:	mov	x0, #0x0                   	// #0
  40b144:	add	x1, x1, #0xf38
  40b148:	bl	401f40 <dcgettext@plt>
  40b14c:	mov	x1, x0
  40b150:	ldp	x2, x3, [x20]
  40b154:	mov	x0, x21
  40b158:	ldp	x4, x5, [x20, #16]
  40b15c:	ldp	x29, x30, [sp, #32]
  40b160:	ldp	x6, x7, [x20, #32]
  40b164:	ldp	x19, x20, [sp, #48]
  40b168:	ldr	x21, [sp, #64]
  40b16c:	add	sp, sp, #0x50
  40b170:	b	401fe0 <fprintf@plt>
  40b174:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b178:	mov	w2, #0x5                   	// #5
  40b17c:	add	x1, x1, #0xff8
  40b180:	b	40afd4 <ferror@plt+0x8fd4>
  40b184:	mov	w2, #0x5                   	// #5
  40b188:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b18c:	mov	x0, #0x0                   	// #0
  40b190:	add	x1, x1, #0xed0
  40b194:	bl	401f40 <dcgettext@plt>
  40b198:	mov	x1, x0
  40b19c:	ldp	x2, x3, [x20]
  40b1a0:	mov	x0, x21
  40b1a4:	ldr	x4, [x20, #16]
  40b1a8:	ldp	x29, x30, [sp, #32]
  40b1ac:	ldp	x19, x20, [sp, #48]
  40b1b0:	ldr	x21, [sp, #64]
  40b1b4:	add	sp, sp, #0x50
  40b1b8:	b	401fe0 <fprintf@plt>
  40b1bc:	mov	w2, #0x5                   	// #5
  40b1c0:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b1c4:	mov	x0, #0x0                   	// #0
  40b1c8:	add	x1, x1, #0xf90
  40b1cc:	bl	401f40 <dcgettext@plt>
  40b1d0:	mov	x1, x0
  40b1d4:	ldr	x8, [x20, #48]
  40b1d8:	mov	x0, x21
  40b1dc:	ldp	x2, x3, [x20]
  40b1e0:	ldp	x4, x5, [x20, #16]
  40b1e4:	ldp	x6, x7, [x20, #32]
  40b1e8:	str	x8, [sp]
  40b1ec:	ldr	x8, [x20, #56]
  40b1f0:	str	x8, [sp, #8]
  40b1f4:	bl	401fe0 <fprintf@plt>
  40b1f8:	b	40b0a4 <ferror@plt+0x90a4>
  40b1fc:	nop
  40b200:	ldr	x5, [x4]
  40b204:	cbz	x5, 40b220 <ferror@plt+0x9220>
  40b208:	mov	x5, #0x0                   	// #0
  40b20c:	nop
  40b210:	add	x5, x5, #0x1
  40b214:	ldr	x6, [x4, x5, lsl #3]
  40b218:	cbnz	x6, 40b210 <ferror@plt+0x9210>
  40b21c:	b	40aed8 <ferror@plt+0x8ed8>
  40b220:	mov	x5, #0x0                   	// #0
  40b224:	b	40aed8 <ferror@plt+0x8ed8>
  40b228:	stp	x29, x30, [sp, #-96]!
  40b22c:	mov	x29, sp
  40b230:	ldp	x6, x8, [x4]
  40b234:	ldr	w7, [x4, #24]
  40b238:	add	x5, x6, #0xf
  40b23c:	and	x5, x5, #0xfffffffffffffff8
  40b240:	tbnz	w7, #31, 40b328 <ferror@plt+0x9328>
  40b244:	ldr	x4, [x6]
  40b248:	str	x4, [sp, #16]
  40b24c:	cbz	x4, 40b378 <ferror@plt+0x9378>
  40b250:	add	x4, x5, #0xf
  40b254:	ldr	x5, [x5]
  40b258:	str	x5, [sp, #24]
  40b25c:	and	x4, x4, #0xfffffffffffffff8
  40b260:	cbz	x5, 40b364 <ferror@plt+0x9364>
  40b264:	add	x5, x4, #0xf
  40b268:	and	x5, x5, #0xfffffffffffffff8
  40b26c:	ldr	x4, [x4]
  40b270:	str	x4, [sp, #32]
  40b274:	cbz	x4, 40b314 <ferror@plt+0x9314>
  40b278:	add	x6, x5, #0xf
  40b27c:	and	x6, x6, #0xfffffffffffffff8
  40b280:	ldr	x4, [x5]
  40b284:	str	x4, [sp, #40]
  40b288:	cbz	x4, 40b38c <ferror@plt+0x938c>
  40b28c:	ldr	x5, [x6]
  40b290:	str	x5, [sp, #48]
  40b294:	add	x4, x6, #0xf
  40b298:	and	x4, x4, #0xfffffffffffffff8
  40b29c:	cbz	x5, 40b3a0 <ferror@plt+0x93a0>
  40b2a0:	add	x6, x4, #0xf
  40b2a4:	and	x6, x6, #0xfffffffffffffff8
  40b2a8:	ldr	x4, [x4]
  40b2ac:	str	x4, [sp, #56]
  40b2b0:	cbz	x4, 40b3a8 <ferror@plt+0x93a8>
  40b2b4:	ldr	x5, [x6]
  40b2b8:	str	x5, [sp, #64]
  40b2bc:	add	x4, x6, #0xf
  40b2c0:	and	x4, x4, #0xfffffffffffffff8
  40b2c4:	cbz	x5, 40b3b0 <ferror@plt+0x93b0>
  40b2c8:	add	x5, x4, #0xf
  40b2cc:	and	x5, x5, #0xfffffffffffffff8
  40b2d0:	ldr	x4, [x4]
  40b2d4:	str	x4, [sp, #72]
  40b2d8:	cbz	x4, 40b3b8 <ferror@plt+0x93b8>
  40b2dc:	add	x6, x5, #0xf
  40b2e0:	and	x6, x6, #0xfffffffffffffff8
  40b2e4:	ldr	x4, [x5]
  40b2e8:	str	x4, [sp, #80]
  40b2ec:	cbz	x4, 40b3c0 <ferror@plt+0x93c0>
  40b2f0:	ldr	x4, [x6]
  40b2f4:	str	x4, [sp, #88]
  40b2f8:	cmp	x4, #0x0
  40b2fc:	cset	x5, ne  // ne = any
  40b300:	add	x5, x5, #0x9
  40b304:	add	x4, sp, #0x10
  40b308:	bl	40aed8 <ferror@plt+0x8ed8>
  40b30c:	ldp	x29, x30, [sp], #96
  40b310:	ret
  40b314:	add	x4, sp, #0x10
  40b318:	mov	x5, #0x2                   	// #2
  40b31c:	bl	40aed8 <ferror@plt+0x8ed8>
  40b320:	ldp	x29, x30, [sp], #96
  40b324:	ret
  40b328:	add	w4, w7, #0x8
  40b32c:	cmp	w4, #0x0
  40b330:	b.gt	40b244 <ferror@plt+0x9244>
  40b334:	ldr	x9, [x8, w7, sxtw]
  40b338:	str	x9, [sp, #16]
  40b33c:	cbz	x9, 40b378 <ferror@plt+0x9378>
  40b340:	cbz	w4, 40b4f0 <ferror@plt+0x94f0>
  40b344:	add	w9, w7, #0x10
  40b348:	cmp	w9, #0x0
  40b34c:	b.le	40b3c8 <ferror@plt+0x93c8>
  40b350:	mov	x4, x5
  40b354:	mov	x5, x6
  40b358:	ldr	x5, [x5]
  40b35c:	str	x5, [sp, #24]
  40b360:	cbnz	x5, 40b264 <ferror@plt+0x9264>
  40b364:	add	x4, sp, #0x10
  40b368:	mov	x5, #0x1                   	// #1
  40b36c:	bl	40aed8 <ferror@plt+0x8ed8>
  40b370:	ldp	x29, x30, [sp], #96
  40b374:	ret
  40b378:	add	x4, sp, #0x10
  40b37c:	mov	x5, #0x0                   	// #0
  40b380:	bl	40aed8 <ferror@plt+0x8ed8>
  40b384:	ldp	x29, x30, [sp], #96
  40b388:	ret
  40b38c:	add	x4, sp, #0x10
  40b390:	mov	x5, #0x3                   	// #3
  40b394:	bl	40aed8 <ferror@plt+0x8ed8>
  40b398:	ldp	x29, x30, [sp], #96
  40b39c:	ret
  40b3a0:	mov	x5, #0x4                   	// #4
  40b3a4:	b	40b304 <ferror@plt+0x9304>
  40b3a8:	mov	x5, #0x5                   	// #5
  40b3ac:	b	40b304 <ferror@plt+0x9304>
  40b3b0:	mov	x5, #0x6                   	// #6
  40b3b4:	b	40b304 <ferror@plt+0x9304>
  40b3b8:	mov	x5, #0x7                   	// #7
  40b3bc:	b	40b304 <ferror@plt+0x9304>
  40b3c0:	mov	x5, #0x8                   	// #8
  40b3c4:	b	40b304 <ferror@plt+0x9304>
  40b3c8:	ldr	x4, [x8, w4, sxtw]
  40b3cc:	str	x4, [sp, #24]
  40b3d0:	cbz	x4, 40b364 <ferror@plt+0x9364>
  40b3d4:	cbz	w9, 40b518 <ferror@plt+0x9518>
  40b3d8:	add	w10, w7, #0x18
  40b3dc:	mov	x4, x6
  40b3e0:	cmp	w10, #0x0
  40b3e4:	b.gt	40b26c <ferror@plt+0x926c>
  40b3e8:	ldr	x4, [x8, w9, sxtw]
  40b3ec:	str	x4, [sp, #32]
  40b3f0:	cbz	x4, 40b314 <ferror@plt+0x9314>
  40b3f4:	cbz	w10, 40b510 <ferror@plt+0x9510>
  40b3f8:	add	w4, w7, #0x20
  40b3fc:	cmp	w4, #0x0
  40b400:	b.le	40b414 <ferror@plt+0x9414>
  40b404:	add	x4, x6, #0xf
  40b408:	mov	x5, x6
  40b40c:	and	x6, x4, #0xfffffffffffffff8
  40b410:	b	40b280 <ferror@plt+0x9280>
  40b414:	ldr	x5, [x8, w10, sxtw]
  40b418:	str	x5, [sp, #40]
  40b41c:	cbz	x5, 40b38c <ferror@plt+0x938c>
  40b420:	cbz	w4, 40b28c <ferror@plt+0x928c>
  40b424:	add	w5, w7, #0x28
  40b428:	cmp	w5, #0x0
  40b42c:	b.gt	40b28c <ferror@plt+0x928c>
  40b430:	ldr	x4, [x8, w4, sxtw]
  40b434:	str	x4, [sp, #48]
  40b438:	cbz	x4, 40b3a0 <ferror@plt+0x93a0>
  40b43c:	cbz	w5, 40b508 <ferror@plt+0x9508>
  40b440:	add	w4, w7, #0x30
  40b444:	cmp	w4, #0x0
  40b448:	b.le	40b45c <ferror@plt+0x945c>
  40b44c:	add	x5, x6, #0xf
  40b450:	mov	x4, x6
  40b454:	and	x6, x5, #0xfffffffffffffff8
  40b458:	b	40b2a8 <ferror@plt+0x92a8>
  40b45c:	ldr	x5, [x8, w5, sxtw]
  40b460:	str	x5, [sp, #56]
  40b464:	cbz	x5, 40b3a8 <ferror@plt+0x93a8>
  40b468:	cbz	w4, 40b2b4 <ferror@plt+0x92b4>
  40b46c:	add	w5, w7, #0x38
  40b470:	cmp	w5, #0x0
  40b474:	b.gt	40b2b4 <ferror@plt+0x92b4>
  40b478:	ldr	x4, [x8, w4, sxtw]
  40b47c:	str	x4, [sp, #64]
  40b480:	cbz	x4, 40b3b0 <ferror@plt+0x93b0>
  40b484:	cbz	w5, 40b500 <ferror@plt+0x9500>
  40b488:	add	w9, w7, #0x40
  40b48c:	cmp	w9, #0x0
  40b490:	b.le	40b4a4 <ferror@plt+0x94a4>
  40b494:	add	x5, x6, #0xf
  40b498:	mov	x4, x6
  40b49c:	and	x5, x5, #0xfffffffffffffff8
  40b4a0:	b	40b2d0 <ferror@plt+0x92d0>
  40b4a4:	ldr	x4, [x8, w5, sxtw]
  40b4a8:	str	x4, [sp, #72]
  40b4ac:	cbz	x4, 40b3b8 <ferror@plt+0x93b8>
  40b4b0:	cbz	w9, 40b4f8 <ferror@plt+0x94f8>
  40b4b4:	add	w4, w7, #0x48
  40b4b8:	cmp	w4, #0x0
  40b4bc:	b.le	40b4d0 <ferror@plt+0x94d0>
  40b4c0:	add	x4, x6, #0xf
  40b4c4:	mov	x5, x6
  40b4c8:	and	x6, x4, #0xfffffffffffffff8
  40b4cc:	b	40b2e4 <ferror@plt+0x92e4>
  40b4d0:	ldr	x5, [x8, w9, sxtw]
  40b4d4:	str	x5, [sp, #80]
  40b4d8:	cbz	x5, 40b3c0 <ferror@plt+0x93c0>
  40b4dc:	cbz	w4, 40b2f0 <ferror@plt+0x92f0>
  40b4e0:	add	x8, x8, w4, sxtw
  40b4e4:	cmn	w7, #0x4f
  40b4e8:	csel	x6, x8, x6, lt  // lt = tstop
  40b4ec:	b	40b2f0 <ferror@plt+0x92f0>
  40b4f0:	mov	x5, x6
  40b4f4:	b	40b250 <ferror@plt+0x9250>
  40b4f8:	mov	x5, x6
  40b4fc:	b	40b2dc <ferror@plt+0x92dc>
  40b500:	mov	x4, x6
  40b504:	b	40b2c8 <ferror@plt+0x92c8>
  40b508:	mov	x4, x6
  40b50c:	b	40b2a0 <ferror@plt+0x92a0>
  40b510:	mov	x5, x6
  40b514:	b	40b278 <ferror@plt+0x9278>
  40b518:	mov	x4, x6
  40b51c:	b	40b264 <ferror@plt+0x9264>
  40b520:	stp	x29, x30, [sp, #-288]!
  40b524:	mov	w10, #0xffffffe0            	// #-32
  40b528:	mov	w9, #0xffffff80            	// #-128
  40b52c:	mov	x29, sp
  40b530:	add	x11, sp, #0x100
  40b534:	add	x12, sp, #0x120
  40b538:	stp	x12, x12, [sp, #16]
  40b53c:	str	x11, [sp, #32]
  40b540:	stp	w10, w9, [sp, #40]
  40b544:	str	x4, [sp, #48]
  40b548:	str	q0, [sp, #128]
  40b54c:	str	q1, [sp, #144]
  40b550:	str	q2, [sp, #160]
  40b554:	str	q3, [sp, #176]
  40b558:	str	q4, [sp, #192]
  40b55c:	str	q5, [sp, #208]
  40b560:	str	q6, [sp, #224]
  40b564:	str	q7, [sp, #240]
  40b568:	stp	x4, x5, [sp, #256]
  40b56c:	stp	x6, x7, [sp, #272]
  40b570:	cbz	x4, 40b660 <ferror@plt+0x9660>
  40b574:	str	x5, [sp, #56]
  40b578:	cbz	x5, 40b658 <ferror@plt+0x9658>
  40b57c:	str	x6, [sp, #64]
  40b580:	mov	x5, #0x2                   	// #2
  40b584:	cbz	x6, 40b5f8 <ferror@plt+0x95f8>
  40b588:	str	x7, [sp, #72]
  40b58c:	mov	x5, #0x3                   	// #3
  40b590:	cbz	x7, 40b5f8 <ferror@plt+0x95f8>
  40b594:	ldr	x4, [sp, #288]
  40b598:	str	x4, [sp, #80]
  40b59c:	mov	x5, #0x4                   	// #4
  40b5a0:	cbz	x4, 40b5f8 <ferror@plt+0x95f8>
  40b5a4:	ldr	x5, [sp, #296]
  40b5a8:	str	x5, [sp, #88]
  40b5ac:	add	x4, sp, #0x130
  40b5b0:	cbz	x5, 40b608 <ferror@plt+0x9608>
  40b5b4:	ldr	x5, [x4]
  40b5b8:	str	x5, [sp, #96]
  40b5bc:	add	x4, x4, #0x8
  40b5c0:	cbz	x5, 40b61c <ferror@plt+0x961c>
  40b5c4:	ldr	x5, [x4]
  40b5c8:	str	x5, [sp, #104]
  40b5cc:	add	x4, x4, #0x8
  40b5d0:	cbz	x5, 40b630 <ferror@plt+0x9630>
  40b5d4:	ldr	x5, [x4]
  40b5d8:	str	x5, [sp, #112]
  40b5dc:	add	x4, x4, #0x8
  40b5e0:	cbz	x5, 40b644 <ferror@plt+0x9644>
  40b5e4:	ldr	x4, [x4]
  40b5e8:	str	x4, [sp, #120]
  40b5ec:	cmp	x4, #0x0
  40b5f0:	cset	x5, ne  // ne = any
  40b5f4:	add	x5, x5, #0x9
  40b5f8:	add	x4, sp, #0x30
  40b5fc:	bl	40aed8 <ferror@plt+0x8ed8>
  40b600:	ldp	x29, x30, [sp], #288
  40b604:	ret
  40b608:	add	x4, sp, #0x30
  40b60c:	mov	x5, #0x5                   	// #5
  40b610:	bl	40aed8 <ferror@plt+0x8ed8>
  40b614:	ldp	x29, x30, [sp], #288
  40b618:	ret
  40b61c:	add	x4, sp, #0x30
  40b620:	mov	x5, #0x6                   	// #6
  40b624:	bl	40aed8 <ferror@plt+0x8ed8>
  40b628:	ldp	x29, x30, [sp], #288
  40b62c:	ret
  40b630:	add	x4, sp, #0x30
  40b634:	mov	x5, #0x7                   	// #7
  40b638:	bl	40aed8 <ferror@plt+0x8ed8>
  40b63c:	ldp	x29, x30, [sp], #288
  40b640:	ret
  40b644:	add	x4, sp, #0x30
  40b648:	mov	x5, #0x8                   	// #8
  40b64c:	bl	40aed8 <ferror@plt+0x8ed8>
  40b650:	ldp	x29, x30, [sp], #288
  40b654:	ret
  40b658:	mov	x5, #0x1                   	// #1
  40b65c:	b	40b5f8 <ferror@plt+0x95f8>
  40b660:	mov	x5, #0x0                   	// #0
  40b664:	b	40b5f8 <ferror@plt+0x95f8>
  40b668:	stp	x29, x30, [sp, #-16]!
  40b66c:	mov	w2, #0x5                   	// #5
  40b670:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40b674:	mov	x29, sp
  40b678:	add	x1, x1, #0x38
  40b67c:	mov	x0, #0x0                   	// #0
  40b680:	bl	401f40 <dcgettext@plt>
  40b684:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b688:	add	x1, x1, #0x7f0
  40b68c:	bl	401f90 <printf@plt>
  40b690:	mov	w2, #0x5                   	// #5
  40b694:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40b698:	mov	x0, #0x0                   	// #0
  40b69c:	add	x1, x1, #0x50
  40b6a0:	bl	401f40 <dcgettext@plt>
  40b6a4:	adrp	x2, 40e000 <ferror@plt+0xc000>
  40b6a8:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40b6ac:	add	x2, x2, #0x838
  40b6b0:	add	x1, x1, #0x6d0
  40b6b4:	bl	401f90 <printf@plt>
  40b6b8:	mov	w2, #0x5                   	// #5
  40b6bc:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40b6c0:	mov	x0, #0x0                   	// #0
  40b6c4:	add	x1, x1, #0x68
  40b6c8:	bl	401f40 <dcgettext@plt>
  40b6cc:	ldp	x29, x30, [sp], #16
  40b6d0:	adrp	x1, 422000 <ferror@plt+0x20000>
  40b6d4:	ldr	x1, [x1, #816]
  40b6d8:	b	401b40 <fputs@plt>
  40b6dc:	nop
  40b6e0:	stp	x29, x30, [sp, #-32]!
  40b6e4:	umulh	x2, x0, x1
  40b6e8:	mov	x29, sp
  40b6ec:	str	x19, [sp, #16]
  40b6f0:	mul	x19, x0, x1
  40b6f4:	cmp	x2, #0x0
  40b6f8:	cset	x0, ne  // ne = any
  40b6fc:	tbnz	x19, #63, 40b724 <ferror@plt+0x9724>
  40b700:	cbnz	x0, 40b724 <ferror@plt+0x9724>
  40b704:	mov	x0, x19
  40b708:	bl	401c70 <malloc@plt>
  40b70c:	cmp	x0, #0x0
  40b710:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b714:	b.ne	40b724 <ferror@plt+0x9724>  // b.any
  40b718:	ldr	x19, [sp, #16]
  40b71c:	ldp	x29, x30, [sp], #32
  40b720:	ret
  40b724:	bl	40ba40 <ferror@plt+0x9a40>
  40b728:	stp	x29, x30, [sp, #-32]!
  40b72c:	umulh	x4, x1, x2
  40b730:	mov	x29, sp
  40b734:	str	x19, [sp, #16]
  40b738:	mul	x19, x1, x2
  40b73c:	cmp	x4, #0x0
  40b740:	cset	x1, ne  // ne = any
  40b744:	tbnz	x19, #63, 40b78c <ferror@plt+0x978c>
  40b748:	cbnz	x1, 40b78c <ferror@plt+0x978c>
  40b74c:	cmp	x19, #0x0
  40b750:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40b754:	b.ne	40b778 <ferror@plt+0x9778>  // b.any
  40b758:	mov	x1, x19
  40b75c:	bl	401d30 <realloc@plt>
  40b760:	cmp	x0, #0x0
  40b764:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b768:	b.ne	40b78c <ferror@plt+0x978c>  // b.any
  40b76c:	ldr	x19, [sp, #16]
  40b770:	ldp	x29, x30, [sp], #32
  40b774:	ret
  40b778:	bl	401e60 <free@plt>
  40b77c:	mov	x0, #0x0                   	// #0
  40b780:	ldr	x19, [sp, #16]
  40b784:	ldp	x29, x30, [sp], #32
  40b788:	ret
  40b78c:	bl	40ba40 <ferror@plt+0x9a40>
  40b790:	stp	x29, x30, [sp, #-32]!
  40b794:	mov	x4, x0
  40b798:	mov	x29, sp
  40b79c:	ldr	x3, [x1]
  40b7a0:	str	x19, [sp, #16]
  40b7a4:	cbz	x0, 40b7f4 <ferror@plt+0x97f4>
  40b7a8:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  40b7ac:	movk	x5, #0x5554
  40b7b0:	udiv	x5, x5, x2
  40b7b4:	cmp	x5, x3
  40b7b8:	b.ls	40b840 <ferror@plt+0x9840>  // b.plast
  40b7bc:	add	x19, x3, #0x1
  40b7c0:	add	x19, x19, x3, lsr #1
  40b7c4:	str	x19, [x1]
  40b7c8:	mul	x19, x2, x19
  40b7cc:	cbz	x19, 40b82c <ferror@plt+0x982c>
  40b7d0:	mov	x0, x4
  40b7d4:	mov	x1, x19
  40b7d8:	bl	401d30 <realloc@plt>
  40b7dc:	cmp	x0, #0x0
  40b7e0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b7e4:	b.ne	40b840 <ferror@plt+0x9840>  // b.any
  40b7e8:	ldr	x19, [sp, #16]
  40b7ec:	ldp	x29, x30, [sp], #32
  40b7f0:	ret
  40b7f4:	cbz	x3, 40b818 <ferror@plt+0x9818>
  40b7f8:	umulh	x0, x3, x2
  40b7fc:	mul	x19, x3, x2
  40b800:	cmp	x0, #0x0
  40b804:	cset	x0, ne  // ne = any
  40b808:	tbnz	x19, #63, 40b840 <ferror@plt+0x9840>
  40b80c:	cbnz	x0, 40b840 <ferror@plt+0x9840>
  40b810:	str	x3, [x1]
  40b814:	b	40b7d0 <ferror@plt+0x97d0>
  40b818:	mov	x3, #0x80                  	// #128
  40b81c:	cmp	x2, x3
  40b820:	udiv	x3, x3, x2
  40b824:	cinc	x3, x3, hi  // hi = pmore
  40b828:	b	40b7f8 <ferror@plt+0x97f8>
  40b82c:	bl	401e60 <free@plt>
  40b830:	mov	x0, #0x0                   	// #0
  40b834:	ldr	x19, [sp, #16]
  40b838:	ldp	x29, x30, [sp], #32
  40b83c:	ret
  40b840:	bl	40ba40 <ferror@plt+0x9a40>
  40b844:	nop
  40b848:	stp	x29, x30, [sp, #-32]!
  40b84c:	mov	x29, sp
  40b850:	str	x19, [sp, #16]
  40b854:	mov	x19, x0
  40b858:	bl	401c70 <malloc@plt>
  40b85c:	cmp	x0, #0x0
  40b860:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b864:	b.ne	40b874 <ferror@plt+0x9874>  // b.any
  40b868:	ldr	x19, [sp, #16]
  40b86c:	ldp	x29, x30, [sp], #32
  40b870:	ret
  40b874:	bl	40ba40 <ferror@plt+0x9a40>
  40b878:	stp	x29, x30, [sp, #-32]!
  40b87c:	mov	x29, sp
  40b880:	str	x19, [sp, #16]
  40b884:	mov	x19, x0
  40b888:	bl	401c70 <malloc@plt>
  40b88c:	cmp	x0, #0x0
  40b890:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b894:	b.ne	40b8a4 <ferror@plt+0x98a4>  // b.any
  40b898:	ldr	x19, [sp, #16]
  40b89c:	ldp	x29, x30, [sp], #32
  40b8a0:	ret
  40b8a4:	bl	40ba40 <ferror@plt+0x9a40>
  40b8a8:	stp	x29, x30, [sp, #-32]!
  40b8ac:	cmp	x1, #0x0
  40b8b0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40b8b4:	mov	x29, sp
  40b8b8:	b.ne	40b8e0 <ferror@plt+0x98e0>  // b.any
  40b8bc:	str	x19, [sp, #16]
  40b8c0:	mov	x19, x1
  40b8c4:	bl	401d30 <realloc@plt>
  40b8c8:	cmp	x0, #0x0
  40b8cc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b8d0:	b.ne	40b8f0 <ferror@plt+0x98f0>  // b.any
  40b8d4:	ldr	x19, [sp, #16]
  40b8d8:	ldp	x29, x30, [sp], #32
  40b8dc:	ret
  40b8e0:	bl	401e60 <free@plt>
  40b8e4:	mov	x0, #0x0                   	// #0
  40b8e8:	ldp	x29, x30, [sp], #32
  40b8ec:	ret
  40b8f0:	bl	40ba40 <ferror@plt+0x9a40>
  40b8f4:	nop
  40b8f8:	stp	x29, x30, [sp, #-16]!
  40b8fc:	mov	x2, x1
  40b900:	mov	x29, sp
  40b904:	ldr	x1, [x1]
  40b908:	cbz	x0, 40b938 <ferror@plt+0x9938>
  40b90c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  40b910:	movk	x3, #0x5553
  40b914:	cmp	x1, x3
  40b918:	b.hi	40b94c <ferror@plt+0x994c>  // b.pmore
  40b91c:	add	x3, x1, #0x1
  40b920:	add	x1, x3, x1, lsr #1
  40b924:	str	x1, [x2]
  40b928:	bl	401d30 <realloc@plt>
  40b92c:	cbz	x0, 40b94c <ferror@plt+0x994c>
  40b930:	ldp	x29, x30, [sp], #16
  40b934:	ret
  40b938:	cmp	x1, #0x0
  40b93c:	cbnz	x1, 40b948 <ferror@plt+0x9948>
  40b940:	mov	x1, #0x80                  	// #128
  40b944:	b	40b924 <ferror@plt+0x9924>
  40b948:	b.ge	40b924 <ferror@plt+0x9924>  // b.tcont
  40b94c:	bl	40ba40 <ferror@plt+0x9a40>
  40b950:	stp	x29, x30, [sp, #-32]!
  40b954:	mov	x1, #0x1                   	// #1
  40b958:	mov	x29, sp
  40b95c:	str	x19, [sp, #16]
  40b960:	mov	x19, x0
  40b964:	bl	401d10 <calloc@plt>
  40b968:	cmp	x0, #0x0
  40b96c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b970:	b.ne	40b980 <ferror@plt+0x9980>  // b.any
  40b974:	ldr	x19, [sp, #16]
  40b978:	ldp	x29, x30, [sp], #32
  40b97c:	ret
  40b980:	bl	40ba40 <ferror@plt+0x9a40>
  40b984:	nop
  40b988:	umulh	x4, x0, x1
  40b98c:	stp	x29, x30, [sp, #-16]!
  40b990:	mul	x2, x0, x1
  40b994:	cmp	x4, #0x0
  40b998:	mov	x29, sp
  40b99c:	cset	x3, ne  // ne = any
  40b9a0:	tbnz	x2, #63, 40b9b8 <ferror@plt+0x99b8>
  40b9a4:	cbnz	x3, 40b9b8 <ferror@plt+0x99b8>
  40b9a8:	bl	401d10 <calloc@plt>
  40b9ac:	cbz	x0, 40b9b8 <ferror@plt+0x99b8>
  40b9b0:	ldp	x29, x30, [sp], #16
  40b9b4:	ret
  40b9b8:	bl	40ba40 <ferror@plt+0x9a40>
  40b9bc:	nop
  40b9c0:	stp	x29, x30, [sp, #-32]!
  40b9c4:	mov	x29, sp
  40b9c8:	stp	x19, x20, [sp, #16]
  40b9cc:	mov	x19, x1
  40b9d0:	mov	x20, x0
  40b9d4:	mov	x0, x1
  40b9d8:	bl	401c70 <malloc@plt>
  40b9dc:	cmp	x0, #0x0
  40b9e0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b9e4:	b.ne	40b9fc <ferror@plt+0x99fc>  // b.any
  40b9e8:	mov	x2, x19
  40b9ec:	mov	x1, x20
  40b9f0:	ldp	x19, x20, [sp, #16]
  40b9f4:	ldp	x29, x30, [sp], #32
  40b9f8:	b	401b00 <memcpy@plt>
  40b9fc:	bl	40ba40 <ferror@plt+0x9a40>
  40ba00:	stp	x29, x30, [sp, #-32]!
  40ba04:	mov	x29, sp
  40ba08:	stp	x19, x20, [sp, #16]
  40ba0c:	mov	x20, x0
  40ba10:	bl	401b30 <strlen@plt>
  40ba14:	add	x19, x0, #0x1
  40ba18:	mov	x0, x19
  40ba1c:	bl	401c70 <malloc@plt>
  40ba20:	cbz	x0, 40ba38 <ferror@plt+0x9a38>
  40ba24:	mov	x2, x19
  40ba28:	mov	x1, x20
  40ba2c:	ldp	x19, x20, [sp, #16]
  40ba30:	ldp	x29, x30, [sp], #32
  40ba34:	b	401b00 <memcpy@plt>
  40ba38:	bl	40ba40 <ferror@plt+0x9a40>
  40ba3c:	nop
  40ba40:	stp	x29, x30, [sp, #-32]!
  40ba44:	adrp	x0, 422000 <ferror@plt+0x20000>
  40ba48:	mov	w2, #0x5                   	// #5
  40ba4c:	mov	x29, sp
  40ba50:	str	x19, [sp, #16]
  40ba54:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40ba58:	ldr	w19, [x0, #688]
  40ba5c:	add	x1, x1, #0xe0
  40ba60:	mov	x0, #0x0                   	// #0
  40ba64:	bl	401f40 <dcgettext@plt>
  40ba68:	adrp	x2, 40e000 <ferror@plt+0xc000>
  40ba6c:	mov	x3, x0
  40ba70:	add	x2, x2, #0x700
  40ba74:	mov	w0, w19
  40ba78:	mov	w1, #0x0                   	// #0
  40ba7c:	bl	401b60 <error@plt>
  40ba80:	bl	401dc0 <abort@plt>
  40ba84:	nop
  40ba88:	stp	x29, x30, [sp, #-112]!
  40ba8c:	cmp	w2, #0x24
  40ba90:	mov	x29, sp
  40ba94:	stp	x19, x20, [sp, #16]
  40ba98:	stp	x21, x22, [sp, #32]
  40ba9c:	stp	x23, x24, [sp, #48]
  40baa0:	stp	x25, x26, [sp, #64]
  40baa4:	b.hi	40bf18 <ferror@plt+0x9f18>  // b.pmore
  40baa8:	cmp	x1, #0x0
  40baac:	mov	x19, x0
  40bab0:	add	x0, sp, #0x68
  40bab4:	mov	w24, w2
  40bab8:	mov	x21, x3
  40babc:	mov	x20, x4
  40bac0:	csel	x23, x0, x1, eq  // eq = none
  40bac4:	bl	401fb0 <__errno_location@plt>
  40bac8:	str	wzr, [x0]
  40bacc:	mov	x22, x0
  40bad0:	bl	401e30 <__ctype_b_loc@plt>
  40bad4:	ldrb	w5, [x19]
  40bad8:	ldr	x6, [x0]
  40badc:	ubfiz	x0, x5, #1, #8
  40bae0:	ldrh	w0, [x6, x0]
  40bae4:	tbz	w0, #13, 40bb00 <ferror@plt+0x9b00>
  40bae8:	mov	x3, x19
  40baec:	nop
  40baf0:	ldrb	w5, [x3, #1]!
  40baf4:	ubfiz	x4, x5, #1, #8
  40baf8:	ldrh	w4, [x6, x4]
  40bafc:	tbnz	w4, #13, 40baf0 <ferror@plt+0x9af0>
  40bb00:	cmp	w5, #0x2d
  40bb04:	b.eq	40bb7c <ferror@plt+0x9b7c>  // b.none
  40bb08:	mov	w2, w24
  40bb0c:	mov	x1, x23
  40bb10:	mov	x0, x19
  40bb14:	bl	401b20 <strtoul@plt>
  40bb18:	ldr	x25, [x23]
  40bb1c:	mov	x24, x0
  40bb20:	cmp	x25, x19
  40bb24:	b.eq	40bb70 <ferror@plt+0x9b70>  // b.none
  40bb28:	ldr	w0, [x22]
  40bb2c:	cbz	w0, 40bb68 <ferror@plt+0x9b68>
  40bb30:	cmp	w0, #0x22
  40bb34:	mov	w26, #0x1                   	// #1
  40bb38:	b.ne	40bb7c <ferror@plt+0x9b7c>  // b.any
  40bb3c:	cbz	x20, 40bb48 <ferror@plt+0x9b48>
  40bb40:	ldrb	w22, [x25]
  40bb44:	cbnz	w22, 40bc40 <ferror@plt+0x9c40>
  40bb48:	str	x24, [x21]
  40bb4c:	mov	w0, w26
  40bb50:	ldp	x19, x20, [sp, #16]
  40bb54:	ldp	x21, x22, [sp, #32]
  40bb58:	ldp	x23, x24, [sp, #48]
  40bb5c:	ldp	x25, x26, [sp, #64]
  40bb60:	ldp	x29, x30, [sp], #112
  40bb64:	ret
  40bb68:	mov	w26, #0x0                   	// #0
  40bb6c:	b	40bb3c <ferror@plt+0x9b3c>
  40bb70:	cbz	x20, 40bb7c <ferror@plt+0x9b7c>
  40bb74:	ldrb	w22, [x19]
  40bb78:	cbnz	w22, 40bb9c <ferror@plt+0x9b9c>
  40bb7c:	mov	w26, #0x4                   	// #4
  40bb80:	mov	w0, w26
  40bb84:	ldp	x19, x20, [sp, #16]
  40bb88:	ldp	x21, x22, [sp, #32]
  40bb8c:	ldp	x23, x24, [sp, #48]
  40bb90:	ldp	x25, x26, [sp, #64]
  40bb94:	ldp	x29, x30, [sp], #112
  40bb98:	ret
  40bb9c:	mov	w1, w22
  40bba0:	mov	x0, x20
  40bba4:	mov	w26, #0x0                   	// #0
  40bba8:	mov	x24, #0x1                   	// #1
  40bbac:	bl	401e80 <strchr@plt>
  40bbb0:	cbz	x0, 40bb7c <ferror@plt+0x9b7c>
  40bbb4:	sub	w2, w22, #0x45
  40bbb8:	and	w2, w2, #0xff
  40bbbc:	cmp	w2, #0x2f
  40bbc0:	b.hi	40bc58 <ferror@plt+0x9c58>  // b.pmore
  40bbc4:	mov	x6, #0x8945                	// #35141
  40bbc8:	mov	x5, #0x1                   	// #1
  40bbcc:	movk	x6, #0x30, lsl #16
  40bbd0:	lsl	x2, x5, x2
  40bbd4:	movk	x6, #0x8144, lsl #32
  40bbd8:	mov	x19, #0x400                 	// #1024
  40bbdc:	tst	x2, x6
  40bbe0:	b.ne	40bd9c <ferror@plt+0x9d9c>  // b.any
  40bbe4:	cmp	w22, #0x5a
  40bbe8:	b.eq	40bca0 <ferror@plt+0x9ca0>  // b.none
  40bbec:	b.hi	40bcbc <ferror@plt+0x9cbc>  // b.pmore
  40bbf0:	cmp	w22, #0x4d
  40bbf4:	b.eq	40bd7c <ferror@plt+0x9d7c>  // b.none
  40bbf8:	b.hi	40bc84 <ferror@plt+0x9c84>  // b.pmore
  40bbfc:	cmp	w22, #0x45
  40bc00:	b.eq	40bee0 <ferror@plt+0x9ee0>  // b.none
  40bc04:	b.ls	40bc64 <ferror@plt+0x9c64>  // b.plast
  40bc08:	cmp	w22, #0x47
  40bc0c:	b.eq	40bcd8 <ferror@plt+0x9cd8>  // b.none
  40bc10:	cmp	w22, #0x4b
  40bc14:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40bc18:	umulh	x0, x24, x19
  40bc1c:	cbnz	x0, 40bd90 <ferror@plt+0x9d90>
  40bc20:	mul	x24, x24, x19
  40bc24:	add	x0, x25, x5
  40bc28:	str	x0, [x23]
  40bc2c:	orr	w0, w26, #0x2
  40bc30:	ldrb	w1, [x25, x5]
  40bc34:	cmp	w1, #0x0
  40bc38:	csel	w26, w0, w26, ne  // ne = any
  40bc3c:	b	40bb48 <ferror@plt+0x9b48>
  40bc40:	mov	w1, w22
  40bc44:	mov	x0, x20
  40bc48:	bl	401e80 <strchr@plt>
  40bc4c:	cbnz	x0, 40bbb4 <ferror@plt+0x9bb4>
  40bc50:	orr	w26, w26, #0x2
  40bc54:	b	40bb48 <ferror@plt+0x9b48>
  40bc58:	mov	x19, #0x400                 	// #1024
  40bc5c:	mov	x5, #0x1                   	// #1
  40bc60:	b	40bbe4 <ferror@plt+0x9be4>
  40bc64:	cmp	w22, #0x42
  40bc68:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40bc6c:	lsr	x0, x24, #54
  40bc70:	lsl	x24, x24, #10
  40bc74:	cmp	x0, #0x0
  40bc78:	csinc	w26, w26, wzr, eq  // eq = none
  40bc7c:	csinv	x24, x24, xzr, eq  // eq = none
  40bc80:	b	40bc24 <ferror@plt+0x9c24>
  40bc84:	cmp	w22, #0x54
  40bc88:	b.eq	40bd64 <ferror@plt+0x9d64>  // b.none
  40bc8c:	cmp	w22, #0x59
  40bc90:	b.ne	40bd50 <ferror@plt+0x9d50>  // b.any
  40bc94:	umulh	x0, x24, x19
  40bc98:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bc9c:	mul	x24, x19, x24
  40bca0:	umulh	x0, x24, x19
  40bca4:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bca8:	mul	x24, x19, x24
  40bcac:	umulh	x0, x24, x19
  40bcb0:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bcb4:	mul	x24, x19, x24
  40bcb8:	b	40bd58 <ferror@plt+0x9d58>
  40bcbc:	cmp	w22, #0x6b
  40bcc0:	b.eq	40bc18 <ferror@plt+0x9c18>  // b.none
  40bcc4:	b.hi	40bd28 <ferror@plt+0x9d28>  // b.pmore
  40bcc8:	cmp	w22, #0x63
  40bccc:	b.eq	40bc24 <ferror@plt+0x9c24>  // b.none
  40bcd0:	cmp	w22, #0x67
  40bcd4:	b.ne	40bd08 <ferror@plt+0x9d08>  // b.any
  40bcd8:	umulh	x0, x24, x19
  40bcdc:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bce0:	mul	x24, x24, x19
  40bce4:	umulh	x0, x24, x19
  40bce8:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bcec:	mul	x24, x24, x19
  40bcf0:	umulh	x0, x24, x19
  40bcf4:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bcf8:	mov	w0, #0x0                   	// #0
  40bcfc:	mul	x24, x24, x19
  40bd00:	orr	w26, w26, w0
  40bd04:	b	40bc24 <ferror@plt+0x9c24>
  40bd08:	cmp	w22, #0x62
  40bd0c:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40bd10:	lsr	x0, x24, #55
  40bd14:	lsl	x24, x24, #9
  40bd18:	cmp	x0, #0x0
  40bd1c:	csinc	w26, w26, wzr, eq  // eq = none
  40bd20:	csinv	x24, x24, xzr, eq  // eq = none
  40bd24:	b	40bc24 <ferror@plt+0x9c24>
  40bd28:	cmp	w22, #0x74
  40bd2c:	b.eq	40bd64 <ferror@plt+0x9d64>  // b.none
  40bd30:	cmp	w22, #0x77
  40bd34:	b.ne	40bd74 <ferror@plt+0x9d74>  // b.any
  40bd38:	lsr	x0, x24, #63
  40bd3c:	lsl	x24, x24, #1
  40bd40:	cmp	x0, #0x0
  40bd44:	csinc	w26, w26, wzr, eq  // eq = none
  40bd48:	csinv	x24, x24, xzr, eq  // eq = none
  40bd4c:	b	40bc24 <ferror@plt+0x9c24>
  40bd50:	cmp	w22, #0x50
  40bd54:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40bd58:	umulh	x0, x24, x19
  40bd5c:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bd60:	mul	x24, x24, x19
  40bd64:	umulh	x0, x24, x19
  40bd68:	cbnz	x0, 40bee8 <ferror@plt+0x9ee8>
  40bd6c:	mul	x24, x24, x19
  40bd70:	b	40bcd8 <ferror@plt+0x9cd8>
  40bd74:	cmp	w22, #0x6d
  40bd78:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40bd7c:	umulh	x0, x24, x19
  40bd80:	cbnz	x0, 40bd90 <ferror@plt+0x9d90>
  40bd84:	mul	x24, x19, x24
  40bd88:	umulh	x0, x24, x19
  40bd8c:	cbz	x0, 40bc20 <ferror@plt+0x9c20>
  40bd90:	mov	w26, #0x1                   	// #1
  40bd94:	mov	x24, #0xffffffffffffffff    	// #-1
  40bd98:	b	40bc24 <ferror@plt+0x9c24>
  40bd9c:	mov	x0, x20
  40bda0:	mov	w1, #0x30                  	// #48
  40bda4:	str	x5, [sp, #88]
  40bda8:	bl	401e80 <strchr@plt>
  40bdac:	ldr	x5, [sp, #88]
  40bdb0:	cbz	x0, 40bbe4 <ferror@plt+0x9be4>
  40bdb4:	ldrb	w0, [x25, #1]
  40bdb8:	cmp	w0, #0x44
  40bdbc:	b.eq	40be24 <ferror@plt+0x9e24>  // b.none
  40bdc0:	cmp	w0, #0x69
  40bdc4:	b.eq	40be10 <ferror@plt+0x9e10>  // b.none
  40bdc8:	cmp	w0, #0x42
  40bdcc:	b.eq	40be24 <ferror@plt+0x9e24>  // b.none
  40bdd0:	cmp	w22, #0x5a
  40bdd4:	b.eq	40bca0 <ferror@plt+0x9ca0>  // b.none
  40bdd8:	b.hi	40be60 <ferror@plt+0x9e60>  // b.pmore
  40bddc:	cmp	w22, #0x4d
  40bde0:	b.eq	40bd7c <ferror@plt+0x9d7c>  // b.none
  40bde4:	b.hi	40be44 <ferror@plt+0x9e44>  // b.pmore
  40bde8:	cmp	w22, #0x45
  40bdec:	b.eq	40bed8 <ferror@plt+0x9ed8>  // b.none
  40bdf0:	b.ls	40be30 <ferror@plt+0x9e30>  // b.plast
  40bdf4:	cmp	w22, #0x47
  40bdf8:	b.eq	40bef8 <ferror@plt+0x9ef8>  // b.none
  40bdfc:	cmp	w22, #0x4b
  40be00:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40be04:	mov	x5, #0x1                   	// #1
  40be08:	mov	x19, #0x400                 	// #1024
  40be0c:	b	40bc18 <ferror@plt+0x9c18>
  40be10:	ldrb	w1, [x25, #2]
  40be14:	mov	x0, #0x3                   	// #3
  40be18:	cmp	w1, #0x42
  40be1c:	csel	x5, x5, x0, ne  // ne = any
  40be20:	b	40bbe4 <ferror@plt+0x9be4>
  40be24:	mov	x19, #0x3e8                 	// #1000
  40be28:	mov	x5, #0x2                   	// #2
  40be2c:	b	40bbe4 <ferror@plt+0x9be4>
  40be30:	cmp	w22, #0x42
  40be34:	mov	x5, #0x1                   	// #1
  40be38:	b.eq	40bc6c <ferror@plt+0x9c6c>  // b.none
  40be3c:	orr	w26, w26, #0x2
  40be40:	b	40bb48 <ferror@plt+0x9b48>
  40be44:	cmp	w22, #0x54
  40be48:	b.eq	40bf0c <ferror@plt+0x9f0c>  // b.none
  40be4c:	cmp	w22, #0x59
  40be50:	b.ne	40be8c <ferror@plt+0x9e8c>  // b.any
  40be54:	mov	x5, #0x1                   	// #1
  40be58:	mov	x19, #0x400                 	// #1024
  40be5c:	b	40bc94 <ferror@plt+0x9c94>
  40be60:	cmp	w22, #0x67
  40be64:	b.eq	40bcd8 <ferror@plt+0x9cd8>  // b.none
  40be68:	b.ls	40bebc <ferror@plt+0x9ebc>  // b.plast
  40be6c:	cmp	w22, #0x74
  40be70:	b.eq	40bf0c <ferror@plt+0x9f0c>  // b.none
  40be74:	b.ls	40bea0 <ferror@plt+0x9ea0>  // b.plast
  40be78:	cmp	w22, #0x77
  40be7c:	mov	x5, #0x1                   	// #1
  40be80:	b.eq	40bd38 <ferror@plt+0x9d38>  // b.none
  40be84:	orr	w26, w26, #0x2
  40be88:	b	40bb48 <ferror@plt+0x9b48>
  40be8c:	cmp	w22, #0x50
  40be90:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40be94:	mov	x5, #0x1                   	// #1
  40be98:	mov	x19, #0x400                 	// #1024
  40be9c:	b	40bd58 <ferror@plt+0x9d58>
  40bea0:	cmp	w22, #0x6b
  40bea4:	b.eq	40be04 <ferror@plt+0x9e04>  // b.none
  40bea8:	cmp	w22, #0x6d
  40beac:	b.ne	40bc50 <ferror@plt+0x9c50>  // b.any
  40beb0:	mov	x5, #0x1                   	// #1
  40beb4:	mov	x19, #0x400                 	// #1024
  40beb8:	b	40bd7c <ferror@plt+0x9d7c>
  40bebc:	cmp	w22, #0x62
  40bec0:	b.eq	40bf04 <ferror@plt+0x9f04>  // b.none
  40bec4:	cmp	w22, #0x63
  40bec8:	mov	x5, #0x1                   	// #1
  40becc:	b.eq	40bc24 <ferror@plt+0x9c24>  // b.none
  40bed0:	orr	w26, w26, #0x2
  40bed4:	b	40bb48 <ferror@plt+0x9b48>
  40bed8:	mov	x5, #0x1                   	// #1
  40bedc:	mov	x19, #0x400                 	// #1024
  40bee0:	umulh	x0, x24, x19
  40bee4:	cbz	x0, 40bcb4 <ferror@plt+0x9cb4>
  40bee8:	mov	w0, #0x1                   	// #1
  40beec:	mov	x24, #0xffffffffffffffff    	// #-1
  40bef0:	orr	w26, w26, w0
  40bef4:	b	40bc24 <ferror@plt+0x9c24>
  40bef8:	mov	x5, #0x1                   	// #1
  40befc:	mov	x19, #0x400                 	// #1024
  40bf00:	b	40bcd8 <ferror@plt+0x9cd8>
  40bf04:	mov	x5, #0x1                   	// #1
  40bf08:	b	40bd10 <ferror@plt+0x9d10>
  40bf0c:	mov	x5, #0x1                   	// #1
  40bf10:	mov	x19, #0x400                 	// #1024
  40bf14:	b	40bd64 <ferror@plt+0x9d64>
  40bf18:	adrp	x3, 40f000 <ferror@plt+0xd000>
  40bf1c:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40bf20:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40bf24:	add	x3, x3, #0x130
  40bf28:	add	x1, x1, #0xf8
  40bf2c:	add	x0, x0, #0x108
  40bf30:	mov	w2, #0x54                  	// #84
  40bf34:	bl	401fa0 <__assert_fail@plt>
  40bf38:	stp	x29, x30, [sp, #-112]!
  40bf3c:	mov	w6, #0xffffffe0            	// #-32
  40bf40:	mov	x29, sp
  40bf44:	add	x7, sp, #0x50
  40bf48:	stp	x19, x20, [sp, #16]
  40bf4c:	str	x7, [sp, #64]
  40bf50:	stp	w6, wzr, [sp, #72]
  40bf54:	stp	x2, x3, [sp, #80]
  40bf58:	add	x2, sp, #0x70
  40bf5c:	stp	x2, x2, [sp, #48]
  40bf60:	stp	x4, x5, [sp, #96]
  40bf64:	cbz	w1, 40c024 <ferror@plt+0xa024>
  40bf68:	mov	w20, w0
  40bf6c:	mov	w3, w1
  40bf70:	cmp	w1, #0x406
  40bf74:	b.eq	40c040 <ferror@plt+0xa040>  // b.none
  40bf78:	cmp	w1, #0xb
  40bf7c:	b.gt	40bfc8 <ferror@plt+0x9fc8>
  40bf80:	cmp	w1, #0x0
  40bf84:	b.le	40bff4 <ferror@plt+0x9ff4>
  40bf88:	mov	x1, #0x1                   	// #1
  40bf8c:	mov	x2, #0x514                 	// #1300
  40bf90:	lsl	x1, x1, x3
  40bf94:	tst	x1, x2
  40bf98:	b.ne	40c0bc <ferror@plt+0xa0bc>  // b.any
  40bf9c:	mov	x2, #0xa0a                 	// #2570
  40bfa0:	tst	x1, x2
  40bfa4:	b.eq	40bff4 <ferror@plt+0x9ff4>  // b.none
  40bfa8:	mov	w1, w3
  40bfac:	mov	w0, w20
  40bfb0:	bl	401ea0 <fcntl@plt>
  40bfb4:	mov	w19, w0
  40bfb8:	mov	w0, w19
  40bfbc:	ldp	x19, x20, [sp, #16]
  40bfc0:	ldp	x29, x30, [sp], #112
  40bfc4:	ret
  40bfc8:	sub	w0, w1, #0x400
  40bfcc:	cmp	w0, #0xa
  40bfd0:	b.hi	40bff4 <ferror@plt+0x9ff4>  // b.pmore
  40bfd4:	mov	x1, #0x1                   	// #1
  40bfd8:	mov	x2, #0x2c5                 	// #709
  40bfdc:	lsl	x1, x1, x0
  40bfe0:	tst	x1, x2
  40bfe4:	b.ne	40c0bc <ferror@plt+0xa0bc>  // b.any
  40bfe8:	mov	x2, #0x502                 	// #1282
  40bfec:	tst	x1, x2
  40bff0:	b.ne	40bfa8 <ferror@plt+0x9fa8>  // b.any
  40bff4:	ldr	w0, [sp, #72]
  40bff8:	ldr	x1, [sp, #48]
  40bffc:	tbnz	w0, #31, 40c168 <ferror@plt+0xa168>
  40c000:	ldr	x2, [x1]
  40c004:	mov	w0, w20
  40c008:	mov	w1, w3
  40c00c:	bl	401ea0 <fcntl@plt>
  40c010:	mov	w19, w0
  40c014:	mov	w0, w19
  40c018:	ldp	x19, x20, [sp, #16]
  40c01c:	ldp	x29, x30, [sp], #112
  40c020:	ret
  40c024:	ldr	w2, [sp, #80]
  40c028:	bl	401ea0 <fcntl@plt>
  40c02c:	mov	w19, w0
  40c030:	mov	w0, w19
  40c034:	ldp	x19, x20, [sp, #16]
  40c038:	ldp	x29, x30, [sp], #112
  40c03c:	ret
  40c040:	stp	x21, x22, [sp, #32]
  40c044:	adrp	x21, 422000 <ferror@plt+0x20000>
  40c048:	mov	w2, #0xffffffe8            	// #-24
  40c04c:	str	w2, [sp, #72]
  40c050:	ldr	w2, [x21, #1560]
  40c054:	ldr	w22, [sp, #80]
  40c058:	tbnz	w2, #31, 40c088 <ferror@plt+0xa088>
  40c05c:	mov	w2, w22
  40c060:	bl	401ea0 <fcntl@plt>
  40c064:	mov	w19, w0
  40c068:	tbnz	w0, #31, 40c0ec <ferror@plt+0xa0ec>
  40c06c:	mov	w0, #0x1                   	// #1
  40c070:	str	w0, [x21, #1560]
  40c074:	mov	w0, w19
  40c078:	ldp	x19, x20, [sp, #16]
  40c07c:	ldp	x21, x22, [sp, #32]
  40c080:	ldp	x29, x30, [sp], #112
  40c084:	ret
  40c088:	mov	w2, w22
  40c08c:	mov	w1, #0x0                   	// #0
  40c090:	bl	401ea0 <fcntl@plt>
  40c094:	mov	w19, w0
  40c098:	tbnz	w0, #31, 40c0a8 <ferror@plt+0xa0a8>
  40c09c:	ldr	w0, [x21, #1560]
  40c0a0:	cmn	w0, #0x1
  40c0a4:	b.eq	40c11c <ferror@plt+0xa11c>  // b.none
  40c0a8:	mov	w0, w19
  40c0ac:	ldp	x19, x20, [sp, #16]
  40c0b0:	ldp	x21, x22, [sp, #32]
  40c0b4:	ldp	x29, x30, [sp], #112
  40c0b8:	ret
  40c0bc:	ldr	w0, [sp, #72]
  40c0c0:	ldr	x1, [sp, #48]
  40c0c4:	tbnz	w0, #31, 40c17c <ferror@plt+0xa17c>
  40c0c8:	ldr	w2, [x1]
  40c0cc:	mov	w0, w20
  40c0d0:	mov	w1, w3
  40c0d4:	bl	401ea0 <fcntl@plt>
  40c0d8:	mov	w19, w0
  40c0dc:	mov	w0, w19
  40c0e0:	ldp	x19, x20, [sp, #16]
  40c0e4:	ldp	x29, x30, [sp], #112
  40c0e8:	ret
  40c0ec:	bl	401fb0 <__errno_location@plt>
  40c0f0:	ldr	w0, [x0]
  40c0f4:	cmp	w0, #0x16
  40c0f8:	b.ne	40c06c <ferror@plt+0xa06c>  // b.any
  40c0fc:	mov	w2, w22
  40c100:	mov	w0, w20
  40c104:	mov	w1, #0x0                   	// #0
  40c108:	bl	401ea0 <fcntl@plt>
  40c10c:	mov	w19, w0
  40c110:	tbnz	w0, #31, 40c0a8 <ferror@plt+0xa0a8>
  40c114:	mov	w0, #0xffffffff            	// #-1
  40c118:	str	w0, [x21, #1560]
  40c11c:	mov	w0, w19
  40c120:	mov	w1, #0x1                   	// #1
  40c124:	bl	401ea0 <fcntl@plt>
  40c128:	tbnz	w0, #31, 40c144 <ferror@plt+0xa144>
  40c12c:	orr	w2, w0, #0x1
  40c130:	mov	w1, #0x2                   	// #2
  40c134:	mov	w0, w19
  40c138:	bl	401ea0 <fcntl@plt>
  40c13c:	cmn	w0, #0x1
  40c140:	b.ne	40c0a8 <ferror@plt+0xa0a8>  // b.any
  40c144:	bl	401fb0 <__errno_location@plt>
  40c148:	mov	x20, x0
  40c14c:	mov	w0, w19
  40c150:	mov	w19, #0xffffffff            	// #-1
  40c154:	ldr	w21, [x20]
  40c158:	bl	401d60 <close@plt>
  40c15c:	str	w21, [x20]
  40c160:	ldp	x21, x22, [sp, #32]
  40c164:	b	40bfb8 <ferror@plt+0x9fb8>
  40c168:	cmn	w0, #0x7
  40c16c:	b.ge	40c000 <ferror@plt+0xa000>  // b.tcont
  40c170:	ldr	x1, [sp, #56]
  40c174:	add	x1, x1, w0, sxtw
  40c178:	b	40c000 <ferror@plt+0xa000>
  40c17c:	cmn	w0, #0x7
  40c180:	b.ge	40c0c8 <ferror@plt+0xa0c8>  // b.tcont
  40c184:	ldr	x1, [sp, #56]
  40c188:	add	x1, x1, w0, sxtw
  40c18c:	b	40c0c8 <ferror@plt+0xa0c8>
  40c190:	stp	x29, x30, [sp, #-32]!
  40c194:	mov	x29, sp
  40c198:	str	x19, [sp, #16]
  40c19c:	mov	x19, x0
  40c1a0:	cbz	x0, 40c1b4 <ferror@plt+0xa1b4>
  40c1a4:	bl	401f50 <__freading@plt>
  40c1a8:	cbz	w0, 40c1b4 <ferror@plt+0xa1b4>
  40c1ac:	ldr	w0, [x19]
  40c1b0:	tbnz	w0, #8, 40c1c4 <ferror@plt+0xa1c4>
  40c1b4:	mov	x0, x19
  40c1b8:	ldr	x19, [sp, #16]
  40c1bc:	ldp	x29, x30, [sp], #32
  40c1c0:	b	401eb0 <fflush@plt>
  40c1c4:	mov	x0, x19
  40c1c8:	mov	w2, #0x1                   	// #1
  40c1cc:	mov	x1, #0x0                   	// #0
  40c1d0:	bl	40c228 <ferror@plt+0xa228>
  40c1d4:	mov	x0, x19
  40c1d8:	ldr	x19, [sp, #16]
  40c1dc:	ldp	x29, x30, [sp], #32
  40c1e0:	b	401eb0 <fflush@plt>
  40c1e4:	nop
  40c1e8:	ldp	x1, x2, [x0, #32]
  40c1ec:	cmp	x2, x1
  40c1f0:	b.hi	40c21c <ferror@plt+0xa21c>  // b.pmore
  40c1f4:	ldp	x3, x1, [x0, #8]
  40c1f8:	ldr	w2, [x0]
  40c1fc:	sub	x1, x1, x3
  40c200:	tbz	w2, #8, 40c214 <ferror@plt+0xa214>
  40c204:	ldr	x2, [x0, #72]
  40c208:	ldr	x0, [x0, #88]
  40c20c:	sub	x0, x0, x2
  40c210:	add	x1, x1, x0
  40c214:	mov	x0, x1
  40c218:	ret
  40c21c:	mov	x0, #0x0                   	// #0
  40c220:	ret
  40c224:	nop
  40c228:	stp	x29, x30, [sp, #-48]!
  40c22c:	mov	x29, sp
  40c230:	ldp	x3, x4, [x0, #8]
  40c234:	str	x19, [sp, #16]
  40c238:	mov	x19, x0
  40c23c:	cmp	x4, x3
  40c240:	b.eq	40c254 <ferror@plt+0xa254>  // b.none
  40c244:	mov	x0, x19
  40c248:	ldr	x19, [sp, #16]
  40c24c:	ldp	x29, x30, [sp], #48
  40c250:	b	401e50 <fseeko@plt>
  40c254:	ldp	x3, x4, [x0, #32]
  40c258:	cmp	x4, x3
  40c25c:	b.ne	40c244 <ferror@plt+0xa244>  // b.any
  40c260:	ldr	x3, [x0, #72]
  40c264:	cbnz	x3, 40c244 <ferror@plt+0xa244>
  40c268:	str	x1, [sp, #32]
  40c26c:	str	w2, [sp, #44]
  40c270:	bl	401c20 <fileno@plt>
  40c274:	ldr	w2, [sp, #44]
  40c278:	ldr	x1, [sp, #32]
  40c27c:	bl	401bf0 <lseek@plt>
  40c280:	mov	x1, x0
  40c284:	cmn	x0, #0x1
  40c288:	b.eq	40c2a0 <ferror@plt+0xa2a0>  // b.none
  40c28c:	ldr	w2, [x19]
  40c290:	mov	w0, #0x0                   	// #0
  40c294:	str	x1, [x19, #144]
  40c298:	and	w1, w2, #0xffffffef
  40c29c:	str	w1, [x19]
  40c2a0:	ldr	x19, [sp, #16]
  40c2a4:	ldp	x29, x30, [sp], #48
  40c2a8:	ret
  40c2ac:	nop
  40c2b0:	stp	x29, x30, [sp, #-64]!
  40c2b4:	cmp	x0, #0x0
  40c2b8:	add	x4, sp, #0x3c
  40c2bc:	mov	x29, sp
  40c2c0:	stp	x19, x20, [sp, #16]
  40c2c4:	csel	x19, x4, x0, eq  // eq = none
  40c2c8:	mov	x20, x2
  40c2cc:	mov	x0, x19
  40c2d0:	str	x21, [sp, #32]
  40c2d4:	mov	x21, x1
  40c2d8:	bl	401af0 <mbrtowc@plt>
  40c2dc:	cmp	x20, #0x0
  40c2e0:	mov	x20, x0
  40c2e4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40c2e8:	b.hi	40c300 <ferror@plt+0xa300>  // b.pmore
  40c2ec:	mov	x0, x20
  40c2f0:	ldp	x19, x20, [sp, #16]
  40c2f4:	ldr	x21, [sp, #32]
  40c2f8:	ldp	x29, x30, [sp], #64
  40c2fc:	ret
  40c300:	mov	w0, #0x0                   	// #0
  40c304:	bl	40c3a8 <ferror@plt+0xa3a8>
  40c308:	tst	w0, #0xff
  40c30c:	b.ne	40c2ec <ferror@plt+0xa2ec>  // b.any
  40c310:	ldrb	w0, [x21]
  40c314:	mov	x20, #0x1                   	// #1
  40c318:	str	w0, [x19]
  40c31c:	mov	x0, x20
  40c320:	ldp	x19, x20, [sp, #16]
  40c324:	ldr	x21, [sp, #32]
  40c328:	ldp	x29, x30, [sp], #64
  40c32c:	ret
  40c330:	stp	x29, x30, [sp, #-32]!
  40c334:	mov	x29, sp
  40c338:	stp	x19, x20, [sp, #16]
  40c33c:	mov	x19, x0
  40c340:	bl	401c00 <__fpending@plt>
  40c344:	mov	x20, x0
  40c348:	mov	x0, x19
  40c34c:	bl	402000 <ferror@plt>
  40c350:	mov	w1, w0
  40c354:	mov	x0, x19
  40c358:	mov	w19, w1
  40c35c:	bl	401c40 <fclose@plt>
  40c360:	cbnz	w19, 40c388 <ferror@plt+0xa388>
  40c364:	cbz	w0, 40c37c <ferror@plt+0xa37c>
  40c368:	cbnz	x20, 40c3a0 <ferror@plt+0xa3a0>
  40c36c:	bl	401fb0 <__errno_location@plt>
  40c370:	ldr	w0, [x0]
  40c374:	cmp	w0, #0x9
  40c378:	csetm	w0, ne  // ne = any
  40c37c:	ldp	x19, x20, [sp, #16]
  40c380:	ldp	x29, x30, [sp], #32
  40c384:	ret
  40c388:	cbnz	w0, 40c3a0 <ferror@plt+0xa3a0>
  40c38c:	bl	401fb0 <__errno_location@plt>
  40c390:	mov	x1, x0
  40c394:	mov	w0, #0xffffffff            	// #-1
  40c398:	str	wzr, [x1]
  40c39c:	b	40c37c <ferror@plt+0xa37c>
  40c3a0:	mov	w0, #0xffffffff            	// #-1
  40c3a4:	b	40c37c <ferror@plt+0xa37c>
  40c3a8:	stp	x29, x30, [sp, #-16]!
  40c3ac:	mov	x1, #0x0                   	// #0
  40c3b0:	mov	x29, sp
  40c3b4:	bl	401ff0 <setlocale@plt>
  40c3b8:	mov	w1, #0x1                   	// #1
  40c3bc:	cbz	x0, 40c3e0 <ferror@plt+0xa3e0>
  40c3c0:	ldrb	w1, [x0]
  40c3c4:	cmp	w1, #0x43
  40c3c8:	b.eq	40c3ec <ferror@plt+0xa3ec>  // b.none
  40c3cc:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40c3d0:	add	x1, x1, #0x140
  40c3d4:	bl	401e20 <strcmp@plt>
  40c3d8:	cmp	w0, #0x0
  40c3dc:	cset	w1, ne  // ne = any
  40c3e0:	mov	w0, w1
  40c3e4:	ldp	x29, x30, [sp], #16
  40c3e8:	ret
  40c3ec:	ldrb	w2, [x0, #1]
  40c3f0:	mov	w1, #0x0                   	// #0
  40c3f4:	cbnz	w2, 40c3cc <ferror@plt+0xa3cc>
  40c3f8:	mov	w0, w1
  40c3fc:	ldp	x29, x30, [sp], #16
  40c400:	ret
  40c404:	nop
  40c408:	stp	x29, x30, [sp, #-16]!
  40c40c:	mov	w0, #0xe                   	// #14
  40c410:	mov	x29, sp
  40c414:	bl	401c60 <nl_langinfo@plt>
  40c418:	cbz	x0, 40c438 <ferror@plt+0xa438>
  40c41c:	ldrb	w2, [x0]
  40c420:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40c424:	add	x1, x1, #0x148
  40c428:	cmp	w2, #0x0
  40c42c:	csel	x0, x1, x0, eq  // eq = none
  40c430:	ldp	x29, x30, [sp], #16
  40c434:	ret
  40c438:	ldp	x29, x30, [sp], #16
  40c43c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40c440:	add	x0, x0, #0x148
  40c444:	ret
  40c448:	adds	x0, x0, #0x20
  40c44c:	b.cs	40c484 <ferror@plt+0xa484>  // b.hs, b.nlast
  40c450:	stp	x29, x30, [sp, #-16]!
  40c454:	mov	x29, sp
  40c458:	bl	401c70 <malloc@plt>
  40c45c:	mov	x1, x0
  40c460:	mov	x0, #0x0                   	// #0
  40c464:	cbz	x1, 40c47c <ferror@plt+0xa47c>
  40c468:	add	x0, x1, #0x10
  40c46c:	and	x0, x0, #0xffffffffffffffe0
  40c470:	add	x0, x0, #0x10
  40c474:	sub	x1, x0, x1
  40c478:	sturb	w1, [x0, #-1]
  40c47c:	ldp	x29, x30, [sp], #16
  40c480:	ret
  40c484:	mov	x0, #0x0                   	// #0
  40c488:	ret
  40c48c:	nop
  40c490:	tst	x0, #0xf
  40c494:	b.ne	40c4ac <ferror@plt+0xa4ac>  // b.any
  40c498:	tbnz	w0, #4, 40c4a0 <ferror@plt+0xa4a0>
  40c49c:	ret
  40c4a0:	ldurb	w1, [x0, #-1]
  40c4a4:	sub	x0, x0, x1
  40c4a8:	b	401e60 <free@plt>
  40c4ac:	stp	x29, x30, [sp, #-16]!
  40c4b0:	mov	x29, sp
  40c4b4:	bl	401dc0 <abort@plt>
  40c4b8:	stp	x29, x30, [sp, #-32]!
  40c4bc:	mov	x29, sp
  40c4c0:	str	x19, [sp, #16]
  40c4c4:	mov	w19, w0
  40c4c8:	bl	401c80 <wcwidth@plt>
  40c4cc:	tbz	w0, #31, 40c4e0 <ferror@plt+0xa4e0>
  40c4d0:	mov	w0, w19
  40c4d4:	bl	401bd0 <iswcntrl@plt>
  40c4d8:	cmp	w0, #0x0
  40c4dc:	cset	w0, eq  // eq = none
  40c4e0:	ldr	x19, [sp, #16]
  40c4e4:	ldp	x29, x30, [sp], #32
  40c4e8:	ret
  40c4ec:	nop
  40c4f0:	stp	x29, x30, [sp, #-32]!
  40c4f4:	mov	x29, sp
  40c4f8:	stp	x19, x20, [sp, #16]
  40c4fc:	mov	x20, x0
  40c500:	mov	x0, x1
  40c504:	mov	x19, x1
  40c508:	ldr	x2, [x1, #8]
  40c50c:	ldr	x1, [x0], #24
  40c510:	cmp	x1, x0
  40c514:	b.eq	40c540 <ferror@plt+0xa540>  // b.none
  40c518:	str	x1, [x20]
  40c51c:	ldrb	w0, [x19, #16]
  40c520:	str	x2, [x20, #8]
  40c524:	strb	w0, [x20, #16]
  40c528:	cbz	w0, 40c534 <ferror@plt+0xa534>
  40c52c:	ldr	w0, [x19, #20]
  40c530:	str	w0, [x20, #20]
  40c534:	ldp	x19, x20, [sp, #16]
  40c538:	ldp	x29, x30, [sp], #32
  40c53c:	ret
  40c540:	add	x3, x20, #0x18
  40c544:	mov	x0, x3
  40c548:	bl	401b00 <memcpy@plt>
  40c54c:	ldr	x2, [x19, #8]
  40c550:	str	x0, [x20]
  40c554:	b	40c51c <ferror@plt+0xa51c>
  40c558:	ubfx	x2, x0, #5, #3
  40c55c:	adrp	x1, 40f000 <ferror@plt+0xd000>
  40c560:	add	x1, x1, #0x150
  40c564:	ldr	w1, [x1, x2, lsl #2]
  40c568:	lsr	w0, w1, w0
  40c56c:	and	w0, w0, #0x1
  40c570:	ret
  40c574:	nop
  40c578:	stp	x29, x30, [sp, #-128]!
  40c57c:	mov	x29, sp
  40c580:	stp	x19, x20, [sp, #16]
  40c584:	mov	x19, x0
  40c588:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40c58c:	cmp	x0, #0x1
  40c590:	b.hi	40c5b0 <ferror@plt+0xa5b0>  // b.pmore
  40c594:	mov	x0, x19
  40c598:	bl	401b30 <strlen@plt>
  40c59c:	mov	x20, x0
  40c5a0:	mov	x0, x20
  40c5a4:	ldp	x19, x20, [sp, #16]
  40c5a8:	ldp	x29, x30, [sp], #128
  40c5ac:	ret
  40c5b0:	strb	wzr, [sp, #64]
  40c5b4:	mov	x20, #0x0                   	// #0
  40c5b8:	stp	x21, x22, [sp, #32]
  40c5bc:	adrp	x21, 40f000 <ferror@plt+0xd000>
  40c5c0:	ldrb	w0, [sp, #64]
  40c5c4:	str	x23, [sp, #48]
  40c5c8:	add	x21, x21, #0x150
  40c5cc:	stur	xzr, [sp, #68]
  40c5d0:	add	x23, sp, #0x44
  40c5d4:	strb	wzr, [sp, #76]
  40c5d8:	mov	w22, #0x1                   	// #1
  40c5dc:	str	x19, [sp, #80]
  40c5e0:	cbnz	w0, 40c638 <ferror@plt+0xa638>
  40c5e4:	nop
  40c5e8:	ldrb	w1, [x19]
  40c5ec:	ubfx	x0, x1, #5, #3
  40c5f0:	ldr	w0, [x21, x0, lsl #2]
  40c5f4:	lsr	w0, w0, w1
  40c5f8:	tbz	w0, #0, 40c6ac <ferror@plt+0xa6ac>
  40c5fc:	mov	x1, #0x1                   	// #1
  40c600:	str	x1, [sp, #88]
  40c604:	ldrb	w0, [x19]
  40c608:	strb	w1, [sp, #96]
  40c60c:	mov	w19, w0
  40c610:	str	w0, [sp, #100]
  40c614:	cbz	w19, 40c694 <ferror@plt+0xa694>
  40c618:	ldr	x19, [sp, #80]
  40c61c:	strb	wzr, [sp, #76]
  40c620:	ldr	x0, [sp, #88]
  40c624:	add	x20, x20, #0x1
  40c628:	add	x19, x19, x0
  40c62c:	ldrb	w0, [sp, #64]
  40c630:	str	x19, [sp, #80]
  40c634:	cbz	w0, 40c5e8 <ferror@plt+0xa5e8>
  40c638:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40c63c:	mov	x1, x0
  40c640:	mov	x0, x19
  40c644:	bl	40ae38 <ferror@plt+0x8e38>
  40c648:	mov	x2, x0
  40c64c:	add	x0, sp, #0x40
  40c650:	mov	x1, x19
  40c654:	add	x3, sp, #0x44
  40c658:	add	x0, x0, #0x24
  40c65c:	bl	40c2b0 <ferror@plt+0xa2b0>
  40c660:	str	x0, [sp, #88]
  40c664:	cmn	x0, #0x1
  40c668:	b.eq	40c6c0 <ferror@plt+0xa6c0>  // b.none
  40c66c:	cmn	x0, #0x2
  40c670:	b.eq	40c6d4 <ferror@plt+0xa6d4>  // b.none
  40c674:	cbz	x0, 40c6ec <ferror@plt+0xa6ec>
  40c678:	ldr	w19, [sp, #100]
  40c67c:	add	x0, sp, #0x44
  40c680:	strb	w22, [sp, #96]
  40c684:	bl	401dd0 <mbsinit@plt>
  40c688:	cbz	w0, 40c614 <ferror@plt+0xa614>
  40c68c:	strb	wzr, [sp, #64]
  40c690:	cbnz	w19, 40c618 <ferror@plt+0xa618>
  40c694:	mov	x0, x20
  40c698:	ldp	x19, x20, [sp, #16]
  40c69c:	ldp	x21, x22, [sp, #32]
  40c6a0:	ldr	x23, [sp, #48]
  40c6a4:	ldp	x29, x30, [sp], #128
  40c6a8:	ret
  40c6ac:	mov	x0, x23
  40c6b0:	bl	401dd0 <mbsinit@plt>
  40c6b4:	cbz	w0, 40c728 <ferror@plt+0xa728>
  40c6b8:	strb	w22, [sp, #64]
  40c6bc:	b	40c638 <ferror@plt+0xa638>
  40c6c0:	mov	x0, #0x1                   	// #1
  40c6c4:	str	x0, [sp, #88]
  40c6c8:	strb	wzr, [sp, #96]
  40c6cc:	ldr	x19, [sp, #80]
  40c6d0:	b	40c61c <ferror@plt+0xa61c>
  40c6d4:	ldr	x19, [sp, #80]
  40c6d8:	mov	x0, x19
  40c6dc:	bl	401b30 <strlen@plt>
  40c6e0:	str	x0, [sp, #88]
  40c6e4:	strb	wzr, [sp, #96]
  40c6e8:	b	40c61c <ferror@plt+0xa61c>
  40c6ec:	ldr	x19, [sp, #80]
  40c6f0:	mov	x0, #0x1                   	// #1
  40c6f4:	str	x0, [sp, #88]
  40c6f8:	ldrb	w0, [x19]
  40c6fc:	cbnz	w0, 40c748 <ferror@plt+0xa748>
  40c700:	ldr	w19, [sp, #100]
  40c704:	cbz	w19, 40c67c <ferror@plt+0xa67c>
  40c708:	adrp	x3, 40f000 <ferror@plt+0xd000>
  40c70c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40c710:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40c714:	add	x3, x3, #0x170
  40c718:	add	x1, x1, #0x8d8
  40c71c:	add	x0, x0, #0x8e8
  40c720:	mov	w2, #0xb3                  	// #179
  40c724:	bl	401fa0 <__assert_fail@plt>
  40c728:	adrp	x3, 40f000 <ferror@plt+0xd000>
  40c72c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40c730:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40c734:	add	x3, x3, #0x170
  40c738:	add	x1, x1, #0x8d8
  40c73c:	add	x0, x0, #0x900
  40c740:	mov	w2, #0x96                  	// #150
  40c744:	bl	401fa0 <__assert_fail@plt>
  40c748:	adrp	x3, 40f000 <ferror@plt+0xd000>
  40c74c:	adrp	x1, 40e000 <ferror@plt+0xc000>
  40c750:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40c754:	add	x3, x3, #0x170
  40c758:	add	x1, x1, #0x8d8
  40c75c:	add	x0, x0, #0x918
  40c760:	mov	w2, #0xb2                  	// #178
  40c764:	bl	401fa0 <__assert_fail@plt>
  40c768:	mov	w2, #0x3                   	// #3
  40c76c:	mov	w1, #0x0                   	// #0
  40c770:	b	40bf38 <ferror@plt+0x9f38>
  40c774:	nop
  40c778:	stp	x29, x30, [sp, #-64]!
  40c77c:	mov	x29, sp
  40c780:	stp	x19, x20, [sp, #16]
  40c784:	adrp	x20, 421000 <ferror@plt+0x1f000>
  40c788:	add	x20, x20, #0xdf0
  40c78c:	stp	x21, x22, [sp, #32]
  40c790:	adrp	x21, 421000 <ferror@plt+0x1f000>
  40c794:	add	x21, x21, #0xde8
  40c798:	sub	x20, x20, x21
  40c79c:	mov	w22, w0
  40c7a0:	stp	x23, x24, [sp, #48]
  40c7a4:	mov	x23, x1
  40c7a8:	mov	x24, x2
  40c7ac:	bl	401ab8 <mbrtowc@plt-0x38>
  40c7b0:	cmp	xzr, x20, asr #3
  40c7b4:	b.eq	40c7e0 <ferror@plt+0xa7e0>  // b.none
  40c7b8:	asr	x20, x20, #3
  40c7bc:	mov	x19, #0x0                   	// #0
  40c7c0:	ldr	x3, [x21, x19, lsl #3]
  40c7c4:	mov	x2, x24
  40c7c8:	add	x19, x19, #0x1
  40c7cc:	mov	x1, x23
  40c7d0:	mov	w0, w22
  40c7d4:	blr	x3
  40c7d8:	cmp	x20, x19
  40c7dc:	b.ne	40c7c0 <ferror@plt+0xa7c0>  // b.any
  40c7e0:	ldp	x19, x20, [sp, #16]
  40c7e4:	ldp	x21, x22, [sp, #32]
  40c7e8:	ldp	x23, x24, [sp, #48]
  40c7ec:	ldp	x29, x30, [sp], #64
  40c7f0:	ret
  40c7f4:	nop
  40c7f8:	ret
  40c7fc:	nop
  40c800:	adrp	x2, 422000 <ferror@plt+0x20000>
  40c804:	mov	x1, #0x0                   	// #0
  40c808:	ldr	x2, [x2, #664]
  40c80c:	b	401bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040c810 <.fini>:
  40c810:	stp	x29, x30, [sp, #-16]!
  40c814:	mov	x29, sp
  40c818:	ldp	x29, x30, [sp], #16
  40c81c:	ret
