{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 1 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654835101724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835101734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:59 2022 " "Processing started: Thu Jun 09 22:24:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835101734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654835101734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off b16_output -c b16_output " "Command: quartus_fit --read_settings_files=off --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654835101734 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654835103552 ""}
{ "Info" "0" "" "Project  = b16_output" {  } {  } 0 0 "Project  = b16_output" 0 0 "Fitter" 0 0 1654835103552 ""}
{ "Info" "0" "" "Revision = b16_output" {  } {  } 0 0 "Revision = b16_output" 0 0 "Fitter" 0 0 1654835103562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 1 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "b16_output 5CEBA2F17A7 " "Selected device 5CEBA2F17A7 for design \"b16_output\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654835103927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654835104542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654835104682 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX25 PIN_AB22 " "Can't place node \"HEX25\" -- illegal location assignment PIN_AB22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX25 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX25" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 632 1024 1200 648 "HEX25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX21 PIN_AB17 " "Can't place node \"HEX21\" -- illegal location assignment PIN_AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX21 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX21" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 592 1024 1200 608 "HEX21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX24 PIN_V14 " "Can't place node \"HEX24\" -- illegal location assignment PIN_V14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX24 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX24" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 544 1360 1536 560 "HEX24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX23 PIN_Y14 " "Can't place node \"HEX23\" -- illegal location assignment PIN_Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX23 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX23" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 400 1296 1472 416 "HEX23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX26 PIN_AB21 " "Can't place node \"HEX26\" -- illegal location assignment PIN_AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX26 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX26" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 432 1304 1480 448 "HEX26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX20 PIN_Y19 " "Can't place node \"HEX20\" -- illegal location assignment PIN_Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX20 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX20" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 464 1312 1488 480 "HEX20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX03 PIN_W21 " "Can't place node \"HEX03\" -- illegal location assignment PIN_W21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX03 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX03" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 200 1120 1296 216 "HEX03" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX06 PIN_AA20 " "Can't place node \"HEX06\" -- illegal location assignment PIN_AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX06 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX06" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 224 1128 1304 240 "HEX06" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX00 PIN_U21 " "Can't place node \"HEX00\" -- illegal location assignment PIN_U21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX00 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX00" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 248 1128 1304 264 "HEX00" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX02 PIN_W22 " "Can't place node \"HEX02\" -- illegal location assignment PIN_W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX02 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX02" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 272 1136 1312 288 "HEX02" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX04 PIN_Y21 " "Can't place node \"HEX04\" -- illegal location assignment PIN_Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX04 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX04" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 296 1144 1320 312 "HEX04" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX01 PIN_V21 " "Can't place node \"HEX01\" -- illegal location assignment PIN_V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX01 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX01" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 320 1152 1328 336 "HEX01" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX05 PIN_AA22 " "Can't place node \"HEX05\" -- illegal location assignment PIN_AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX05 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX05" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 352 1168 1344 368 "HEX05" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR1 PIN_AA1 " "Can't place node \"LEDR1\" -- illegal location assignment PIN_AA1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR1" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 176 1112 1288 192 "LEDR1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR2 PIN_W2 " "Can't place node \"LEDR2\" -- illegal location assignment PIN_W2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR2" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 376 1176 1352 392 "LEDR2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 16 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 09 22:25:06 2022 " "Processing ended: Thu Jun 09 22:25:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654835106131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 1 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "b16_output 5CEBA2F17A7 " "Selected device 5CEBA2F17A7 for design \"b16_output\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1654835103927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1654835104007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1654835104017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1654835104542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1654835104682 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX25 PIN_AB22 " "Can't place node \"HEX25\" -- illegal location assignment PIN_AB22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX25 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX25" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 632 1024 1200 648 "HEX25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX21 PIN_AB17 " "Can't place node \"HEX21\" -- illegal location assignment PIN_AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX21 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX21" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 592 1024 1200 608 "HEX21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX24 PIN_V14 " "Can't place node \"HEX24\" -- illegal location assignment PIN_V14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX24 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX24" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 544 1360 1536 560 "HEX24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX23 PIN_Y14 " "Can't place node \"HEX23\" -- illegal location assignment PIN_Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX23 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX23" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 400 1296 1472 416 "HEX23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX26 PIN_AB21 " "Can't place node \"HEX26\" -- illegal location assignment PIN_AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX26 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX26" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 432 1304 1480 448 "HEX26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX20 PIN_Y19 " "Can't place node \"HEX20\" -- illegal location assignment PIN_Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX20 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX20" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 464 1312 1488 480 "HEX20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX03 PIN_W21 " "Can't place node \"HEX03\" -- illegal location assignment PIN_W21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX03 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX03" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 200 1120 1296 216 "HEX03" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX06 PIN_AA20 " "Can't place node \"HEX06\" -- illegal location assignment PIN_AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX06 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX06" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 224 1128 1304 240 "HEX06" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX00 PIN_U21 " "Can't place node \"HEX00\" -- illegal location assignment PIN_U21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX00 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX00" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 248 1128 1304 264 "HEX00" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX02 PIN_W22 " "Can't place node \"HEX02\" -- illegal location assignment PIN_W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX02 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX02" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 272 1136 1312 288 "HEX02" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX04 PIN_Y21 " "Can't place node \"HEX04\" -- illegal location assignment PIN_Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX04 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX04" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 296 1144 1320 312 "HEX04" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX01 PIN_V21 " "Can't place node \"HEX01\" -- illegal location assignment PIN_V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX01 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX01" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 320 1152 1328 336 "HEX01" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX05 PIN_AA22 " "Can't place node \"HEX05\" -- illegal location assignment PIN_AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX05 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX05" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 352 1168 1344 368 "HEX05" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR1 PIN_AA1 " "Can't place node \"LEDR1\" -- illegal location assignment PIN_AA1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR1" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 176 1112 1288 192 "LEDR1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR2 PIN_W2 " "Can't place node \"LEDR2\" -- illegal location assignment PIN_W2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR2" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 376 1176 1352 392 "LEDR2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1654835105896 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1654835105896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 1 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 16 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 09 22:25:06 2022 " "Processing ended: Thu Jun 09 22:25:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1654835106131 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654835107071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "b16_output 5CEBA2F17A7 " "Selected device 5CEBA2F17A7 for design \"b16_output\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654835103927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654835104542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654835104682 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX25 PIN_AB22 " "Can't place node \"HEX25\" -- illegal location assignment PIN_AB22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX25 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX25" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 632 1024 1200 648 "HEX25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX21 PIN_AB17 " "Can't place node \"HEX21\" -- illegal location assignment PIN_AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX21 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX21" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 592 1024 1200 608 "HEX21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX24 PIN_V14 " "Can't place node \"HEX24\" -- illegal location assignment PIN_V14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX24 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX24" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 544 1360 1536 560 "HEX24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX23 PIN_Y14 " "Can't place node \"HEX23\" -- illegal location assignment PIN_Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX23 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX23" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 400 1296 1472 416 "HEX23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX26 PIN_AB21 " "Can't place node \"HEX26\" -- illegal location assignment PIN_AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX26 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX26" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 432 1304 1480 448 "HEX26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX20 PIN_Y19 " "Can't place node \"HEX20\" -- illegal location assignment PIN_Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX20 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX20" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 464 1312 1488 480 "HEX20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX03 PIN_W21 " "Can't place node \"HEX03\" -- illegal location assignment PIN_W21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX03 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX03" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 200 1120 1296 216 "HEX03" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX06 PIN_AA20 " "Can't place node \"HEX06\" -- illegal location assignment PIN_AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX06 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX06" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 224 1128 1304 240 "HEX06" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX00 PIN_U21 " "Can't place node \"HEX00\" -- illegal location assignment PIN_U21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX00 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX00" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 248 1128 1304 264 "HEX00" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX02 PIN_W22 " "Can't place node \"HEX02\" -- illegal location assignment PIN_W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX02 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX02" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 272 1136 1312 288 "HEX02" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX04 PIN_Y21 " "Can't place node \"HEX04\" -- illegal location assignment PIN_Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX04 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX04" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 296 1144 1320 312 "HEX04" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX01 PIN_V21 " "Can't place node \"HEX01\" -- illegal location assignment PIN_V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX01 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX01" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 320 1152 1328 336 "HEX01" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX05 PIN_AA22 " "Can't place node \"HEX05\" -- illegal location assignment PIN_AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX05 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX05" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 352 1168 1344 368 "HEX05" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR1 PIN_AA1 " "Can't place node \"LEDR1\" -- illegal location assignment PIN_AA1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR1" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 176 1112 1288 192 "LEDR1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR2 PIN_W2 " "Can't place node \"LEDR2\" -- illegal location assignment PIN_W2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR2" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 376 1176 1352 392 "LEDR2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 16 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 09 22:25:06 2022 " "Processing ended: Thu Jun 09 22:25:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654835106131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "b16_output 5CEBA2F17A7 " "Selected device 5CEBA2F17A7 for design \"b16_output\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654835103927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654835104542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654835104682 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX25 PIN_AB22 " "Can't place node \"HEX25\" -- illegal location assignment PIN_AB22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX25 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX25" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 632 1024 1200 648 "HEX25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX21 PIN_AB17 " "Can't place node \"HEX21\" -- illegal location assignment PIN_AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX21 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX21" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 592 1024 1200 608 "HEX21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX24 PIN_V14 " "Can't place node \"HEX24\" -- illegal location assignment PIN_V14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX24 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX24" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 544 1360 1536 560 "HEX24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX23 PIN_Y14 " "Can't place node \"HEX23\" -- illegal location assignment PIN_Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX23 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX23" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 400 1296 1472 416 "HEX23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX26 PIN_AB21 " "Can't place node \"HEX26\" -- illegal location assignment PIN_AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX26 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX26" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 432 1304 1480 448 "HEX26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX20 PIN_Y19 " "Can't place node \"HEX20\" -- illegal location assignment PIN_Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX20 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX20" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 464 1312 1488 480 "HEX20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX03 PIN_W21 " "Can't place node \"HEX03\" -- illegal location assignment PIN_W21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX03 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX03" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 200 1120 1296 216 "HEX03" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX06 PIN_AA20 " "Can't place node \"HEX06\" -- illegal location assignment PIN_AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX06 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX06" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 224 1128 1304 240 "HEX06" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX00 PIN_U21 " "Can't place node \"HEX00\" -- illegal location assignment PIN_U21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX00 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX00" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 248 1128 1304 264 "HEX00" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX02 PIN_W22 " "Can't place node \"HEX02\" -- illegal location assignment PIN_W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX02 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX02" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 272 1136 1312 288 "HEX02" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX04 PIN_Y21 " "Can't place node \"HEX04\" -- illegal location assignment PIN_Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX04 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX04" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 296 1144 1320 312 "HEX04" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX01 PIN_V21 " "Can't place node \"HEX01\" -- illegal location assignment PIN_V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX01 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX01" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 320 1152 1328 336 "HEX01" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX05 PIN_AA22 " "Can't place node \"HEX05\" -- illegal location assignment PIN_AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX05 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX05" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 352 1168 1344 368 "HEX05" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR1 PIN_AA1 " "Can't place node \"LEDR1\" -- illegal location assignment PIN_AA1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR1" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 176 1112 1288 192 "LEDR1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR2 PIN_W2 " "Can't place node \"LEDR2\" -- illegal location assignment PIN_W2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR2" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 376 1176 1352 392 "LEDR2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 16 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 09 22:25:06 2022 " "Processing ended: Thu Jun 09 22:25:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654835106131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654835076357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:36 2022 " "Processing started: Thu Jun 09 22:24:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654835076378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_output -c b16_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835076378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654835078154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_output " "Found entity 1: b16_output" {  } { { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835094402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835094402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_output " "Elaborating entity \"b16_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654835094512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_out16_output.vhd 2 1 " "Using design file bus16_out16_output.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus16_out16_output-LogicFunc " "Found design unit 1: bus16_out16_output-LogicFunc" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus16_out16_output " "Found entity 1: bus16_out16_output" {  } { { "bus16_out16_output.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/bus16_out16_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "bus16_out16_output " "Found the following files while searching for definition of entity \"bus16_out16_output\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "bus16_out16_output.bdf " "File: bus16_out16_output.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1654835096202 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1654835096202 "|b16_output|bus16_out16_output:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_out16_output bus16_out16_output:inst " "Elaborating entity \"bus16_out16_output\" for hierarchy \"bus16_out16_output:inst\"" {  } { { "b16_output.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 152 712 856 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835096222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654835097625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654835097625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654835098160 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654835098160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654835098160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:58 2022 " "Processing ended: Thu Jun 09 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835098200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654835098200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654835103897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "b16_output 5CEBA2F17A7 " "Selected device 5CEBA2F17A7 for design \"b16_output\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654835103927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654835104017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654835104542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654835104682 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX25 PIN_AB22 " "Can't place node \"HEX25\" -- illegal location assignment PIN_AB22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX25 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX25" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 632 1024 1200 648 "HEX25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX21 PIN_AB17 " "Can't place node \"HEX21\" -- illegal location assignment PIN_AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX21 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX21" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 592 1024 1200 608 "HEX21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX24 PIN_V14 " "Can't place node \"HEX24\" -- illegal location assignment PIN_V14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX24 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX24" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 544 1360 1536 560 "HEX24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX23 PIN_Y14 " "Can't place node \"HEX23\" -- illegal location assignment PIN_Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX23 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX23" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 400 1296 1472 416 "HEX23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX26 PIN_AB21 " "Can't place node \"HEX26\" -- illegal location assignment PIN_AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX26 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX26" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 432 1304 1480 448 "HEX26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX20 PIN_Y19 " "Can't place node \"HEX20\" -- illegal location assignment PIN_Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX20 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX20" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 464 1312 1488 480 "HEX20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX03 PIN_W21 " "Can't place node \"HEX03\" -- illegal location assignment PIN_W21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX03 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX03" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 200 1120 1296 216 "HEX03" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX06 PIN_AA20 " "Can't place node \"HEX06\" -- illegal location assignment PIN_AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX06 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX06" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 224 1128 1304 240 "HEX06" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX00 PIN_U21 " "Can't place node \"HEX00\" -- illegal location assignment PIN_U21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX00 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX00" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 248 1128 1304 264 "HEX00" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX02 PIN_W22 " "Can't place node \"HEX02\" -- illegal location assignment PIN_W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX02 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX02" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 272 1136 1312 288 "HEX02" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX04 PIN_Y21 " "Can't place node \"HEX04\" -- illegal location assignment PIN_Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX04 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX04" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 296 1144 1320 312 "HEX04" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105886 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX01 PIN_V21 " "Can't place node \"HEX01\" -- illegal location assignment PIN_V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX01 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX01" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 320 1152 1328 336 "HEX01" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX05 PIN_AA22 " "Can't place node \"HEX05\" -- illegal location assignment PIN_AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX05 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX05" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 352 1168 1344 368 "HEX05" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR1 PIN_AA1 " "Can't place node \"LEDR1\" -- illegal location assignment PIN_AA1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR1" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 176 1112 1288 192 "LEDR1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR2 PIN_W2 " "Can't place node \"LEDR2\" -- illegal location assignment PIN_W2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR2" } } } } { "b16_output.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/b16_output.bdf" { { 376 1176 1352 392 "LEDR2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/bus16_out16_output/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654835105896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1654835105936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 16 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 09 22:25:06 2022 " "Processing ended: Thu Jun 09 22:25:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654835106131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654835106131 ""}
