#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001da33338400 .scope module, "top_tb" "top_tb" 2 1;
 .timescale 0 0;
v000001da333ebe60_0 .var "clk", 0 0;
v000001da333eca40_0 .var "reset", 0 0;
S_000001da33338590 .scope module, "DUT" "top_module" 2 4, 3 1 0, S_000001da33338400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
v000001da333e9e80_0 .net "ALUControl", 3 0, v000001da3335fd10_0;  1 drivers
v000001da333e9c00_0 .net "ALUSrc", 0 0, v000001da3335fe50_0;  1 drivers
v000001da333e95c0_0 .net "Carry", 0 0, v000001da3335e870_0;  1 drivers
v000001da333e9480_0 .net "DataAddr", 31 0, v000001da3339d840_0;  1 drivers
v000001da333e8bc0_0 .net "ImmSrc", 1 0, v000001da3335f590_0;  1 drivers
v000001da333e8760_0 .net "Instr", 31 0, L_000001da33334ca0;  1 drivers
v000001da333e8b20_0 .net "MemWrite", 0 0, v000001da3335ef50_0;  1 drivers
v000001da333e8a80_0 .net "Negative", 0 0, v000001da3335e9b0_0;  1 drivers
v000001da333e9ac0_0 .net "Overflow", 0 0, v000001da3335fc70_0;  1 drivers
v000001da333e8c60_0 .net "PC", 31 0, v000001da3339dca0_0;  1 drivers
v000001da333e92a0_0 .net "PCSrc", 0 0, L_000001da33334c30;  1 drivers
v000001da333e9b60_0 .net "ReadData", 31 0, L_000001da33334df0;  1 drivers
o000001da33360d68 .functor BUFZ 1, C4<z>; HiZ drive
v000001da333e9520_0 .net "RegSrc", 0 0, o000001da33360d68;  0 drivers
v000001da333e9660_0 .net "RegWrite", 0 0, v000001da3335f1d0_0;  1 drivers
v000001da333e8120_0 .net "ResultSrc", 1 0, v000001da33360170_0;  1 drivers
v000001da333e9700_0 .net "WriteData", 31 0, L_000001da33335090;  1 drivers
v000001da333e97a0_0 .net "Zero", 0 0, v000001da3335eaf0_0;  1 drivers
v000001da3335e550_0 .net "clk", 0 0, v000001da333ebe60_0;  1 drivers
v000001da333eb8c0_0 .net "reset", 0 0, v000001da333eca40_0;  1 drivers
S_000001da33335650 .scope module, "CP1" "controlpath" 3 16, 4 1 0, S_000001da33338590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_000001da33334bc0 .functor BUFZ 1, v000001da3335ef50_0, C4<0>, C4<0>, C4<0>;
L_000001da33334c30 .functor AND 1, v000001da3335ea50_0, v000001da3335eaf0_0, C4<1>, C4<1>;
v000001da3335ecd0_0 .net "ALUControl", 3 0, v000001da3335fd10_0;  alias, 1 drivers
v000001da3335fef0_0 .net "ALUOp", 1 0, v000001da3335f9f0_0;  1 drivers
v000001da3335f310_0 .net "ALUSrc", 0 0, v000001da3335fe50_0;  alias, 1 drivers
v000001da3335fdb0_0 .net "Branch", 0 0, v000001da3335ea50_0;  1 drivers
v000001da3335e7d0_0 .net "ImmSrc", 1 0, v000001da3335f590_0;  alias, 1 drivers
v000001da3335ee10_0 .net "Instr", 31 0, L_000001da33334ca0;  alias, 1 drivers
v000001da3335f450_0 .net "Jump", 0 0, v000001da3335ed70_0;  1 drivers
v000001da33360030_0 .net "MemWrite", 0 0, v000001da3335ef50_0;  alias, 1 drivers
v000001da33360210_0 .net "PCSrc", 0 0, L_000001da33334c30;  alias, 1 drivers
v000001da3335f630_0 .net "RegSrc", 0 0, o000001da33360d68;  alias, 0 drivers
v000001da3335fa90_0 .net "RegWrite", 0 0, v000001da3335f1d0_0;  alias, 1 drivers
v000001da3335f6d0_0 .net "ResultSrc", 1 0, v000001da33360170_0;  alias, 1 drivers
v000001da3335eeb0_0 .net "WE", 0 0, L_000001da33334bc0;  1 drivers
v000001da3335eff0_0 .net "Zero", 0 0, v000001da3335eaf0_0;  alias, 1 drivers
L_000001da333ec2c0 .part L_000001da33334ca0, 0, 7;
L_000001da333ec680 .part L_000001da33334ca0, 12, 3;
L_000001da333eb500 .part L_000001da33334ca0, 30, 1;
L_000001da333ecea0 .part L_000001da33334ca0, 4, 1;
S_000001da333357e0 .scope module, "AD1" "ALU_Decoder" 4 27, 5 1 0, S_000001da33335650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v000001da3335fd10_0 .var "ALUControl", 3 0;
v000001da3335ff90_0 .net "ALUOp", 1 0, v000001da3335f9f0_0;  alias, 1 drivers
v000001da333600d0_0 .net "funct3", 2 0, L_000001da333ec680;  1 drivers
v000001da3335f270_0 .net "funct7b5", 0 0, L_000001da333eb500;  1 drivers
v000001da3335ec30_0 .net "opb5", 0 0, L_000001da333ecea0;  1 drivers
E_000001da33358e10 .event anyedge, v000001da3335ec30_0, v000001da3335f270_0, v000001da333600d0_0, v000001da3335ff90_0;
S_000001da33301730 .scope module, "MD1" "Main_Decoder" 4 21, 6 1 0, S_000001da33335650;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v000001da3335f9f0_0 .var "ALUOp", 1 0;
v000001da3335fe50_0 .var "ALUSrc", 0 0;
v000001da3335ea50_0 .var "Branch", 0 0;
v000001da3335f590_0 .var "ImmSrc", 1 0;
v000001da3335ed70_0 .var "Jump", 0 0;
v000001da3335ef50_0 .var "MemWrite", 0 0;
v000001da3335f1d0_0 .var "RegWrite", 0 0;
v000001da33360170_0 .var "ResultSrc", 1 0;
v000001da3335e730_0 .net "op", 6 0, L_000001da333ec2c0;  1 drivers
E_000001da33358750 .event anyedge, v000001da3335e730_0;
S_000001da333018c0 .scope module, "DM1" "Data_Memory" 3 20, 7 1 0, S_000001da33338590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_000001da33334df0 .functor BUFZ 32, L_000001da333ebfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001da3335f770_0 .net "A", 31 0, v000001da3339d840_0;  alias, 1 drivers
v000001da333602b0_0 .net "CLK", 0 0, v000001da333ebe60_0;  alias, 1 drivers
v000001da333603f0_0 .net "RD", 31 0, L_000001da33334df0;  alias, 1 drivers
v000001da3335eb90_0 .net "WD", 31 0, L_000001da33335090;  alias, 1 drivers
v000001da3335f090_0 .net "WE", 0 0, v000001da3335ef50_0;  alias, 1 drivers
v000001da33360350_0 .net *"_ivl_0", 31 0, L_000001da333ebfa0;  1 drivers
v000001da3335f130_0 .net *"_ivl_3", 29 0, L_000001da333ec360;  1 drivers
v000001da3335e910_0 .var/i "i", 31 0;
v000001da3335f810 .array "mem", 63 0, 31 0;
E_000001da33358e50 .event posedge, v000001da333602b0_0;
L_000001da333ebfa0 .array/port v000001da3335f810, L_000001da333ec360;
L_000001da333ec360 .part v000001da3339d840_0, 2, 30;
S_000001da332f8230 .scope module, "DP1" "datapath" 3 14, 8 1 0, S_000001da33338590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 1 "ALUSrc";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "RegSrc";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 2 "ResultSrc";
    .port_info 6 /INPUT 4 "ALUControl";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "RD";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "PC";
    .port_info 16 /OUTPUT 32 "WD";
    .port_info 17 /OUTPUT 32 "ALUResult";
L_000001da33335090 .functor BUFZ 32, L_000001da333ebc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001da333e8d00_0 .net "ALUControl", 3 0, v000001da3335fd10_0;  alias, 1 drivers
v000001da333e9340_0 .net "ALUResult", 31 0, v000001da3339d840_0;  alias, 1 drivers
v000001da333e8800_0 .net "ALUSrc", 0 0, v000001da3335fe50_0;  alias, 1 drivers
v000001da333e84e0_0 .net "B", 31 0, v000001da3335e5f0_0;  1 drivers
v000001da333e8620_0 .net "Carry", 0 0, v000001da3335e870_0;  alias, 1 drivers
v000001da333e9f20_0 .net "ImmExt", 31 0, v000001da3339de80_0;  1 drivers
v000001da333e8580_0 .net "ImmSrc", 1 0, v000001da3335f590_0;  alias, 1 drivers
v000001da333e9020_0 .net "Instr", 31 0, L_000001da33334ca0;  alias, 1 drivers
v000001da333e90c0_0 .net "Negative", 0 0, v000001da3335e9b0_0;  alias, 1 drivers
v000001da333e8300_0 .net "Overflow", 0 0, v000001da3335fc70_0;  alias, 1 drivers
v000001da333e9ca0_0 .net "PC", 31 0, v000001da3339dca0_0;  alias, 1 drivers
v000001da333e83a0_0 .net "PCPlus4", 31 0, L_000001da333ecc20;  1 drivers
v000001da333e8ee0_0 .net "PCSrc", 0 0, L_000001da33334c30;  alias, 1 drivers
v000001da333e9840_0 .net "PCTarget", 31 0, L_000001da333ec5e0;  1 drivers
v000001da333e8e40_0 .net "PC_Next", 31 0, v000001da3339cc60_0;  1 drivers
v000001da333e86c0_0 .net "RD", 31 0, L_000001da33334df0;  alias, 1 drivers
v000001da333e81c0_0 .net "RD1", 31 0, L_000001da333ecf40;  1 drivers
v000001da333e9fc0_0 .net "RD2", 31 0, L_000001da333ebc80;  1 drivers
v000001da333e9d40_0 .net "RegSrc", 0 0, o000001da33360d68;  alias, 0 drivers
v000001da333e9200_0 .net "RegWrite", 0 0, v000001da3335f1d0_0;  alias, 1 drivers
v000001da333e8440_0 .net "Result", 31 0, v000001da3339d700_0;  1 drivers
v000001da333e9980_0 .net "ResultSrc", 1 0, v000001da33360170_0;  alias, 1 drivers
v000001da333e9de0_0 .net "WD", 31 0, L_000001da33335090;  alias, 1 drivers
v000001da333e8f80_0 .net "Zero", 0 0, v000001da3335eaf0_0;  alias, 1 drivers
v000001da333e8940_0 .net "clk", 0 0, v000001da333ebe60_0;  alias, 1 drivers
v000001da333e88a0_0 .net "reset", 0 0, v000001da333eca40_0;  alias, 1 drivers
L_000001da333ec400 .part L_000001da33334ca0, 15, 5;
L_000001da333ecfe0 .part L_000001da33334ca0, 20, 5;
L_000001da333eb1e0 .part L_000001da33334ca0, 7, 5;
S_000001da332f83c0 .scope module, "ALM" "ALU_Mux" 8 46, 9 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "WD";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "B";
v000001da3335f8b0_0 .net "ALUSrc", 0 0, v000001da3335fe50_0;  alias, 1 drivers
v000001da3335e5f0_0 .var "B", 31 0;
v000001da3335f950_0 .net "ImmExt", 31 0, v000001da3339de80_0;  alias, 1 drivers
v000001da3335fb30_0 .net "WD", 31 0, L_000001da333ebc80;  alias, 1 drivers
E_000001da33358ad0 .event anyedge, v000001da3335fe50_0, v000001da3335fb30_0, v000001da3335f950_0;
S_000001da33330d10 .scope module, "AR" "ALU" 8 49, 10 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
    .port_info 6 /OUTPUT 1 "Carry";
    .port_info 7 /OUTPUT 1 "Negative";
v000001da3335fbd0_0 .net "A", 31 0, L_000001da333ecf40;  alias, 1 drivers
v000001da3335e690_0 .net "B", 31 0, v000001da3335e5f0_0;  alias, 1 drivers
v000001da3335e870_0 .var "Carry", 0 0;
v000001da3335e9b0_0 .var "Negative", 0 0;
v000001da3335fc70_0 .var "Overflow", 0 0;
v000001da3335eaf0_0 .var "Zero", 0 0;
v000001da333445f0_0 .net "control", 3 0, v000001da3335fd10_0;  alias, 1 drivers
v000001da3339d840_0 .var "result", 31 0;
v000001da3339d980_0 .var "temp", 32 0;
E_000001da33358cd0/0 .event anyedge, v000001da3335fd10_0, v000001da3335fbd0_0, v000001da3335e5f0_0, v000001da3339d980_0;
E_000001da33358cd0/1 .event anyedge, v000001da3335f770_0;
E_000001da33358cd0 .event/or E_000001da33358cd0/0, E_000001da33358cd0/1;
S_000001da33330ea0 .scope module, "P1" "PC_Plus_4" 8 29, 11 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v000001da3339d8e0_0 .net "PC", 31 0, v000001da3339dca0_0;  alias, 1 drivers
v000001da3339df20_0 .net "PCPlus4", 31 0, L_000001da333ecc20;  alias, 1 drivers
v000001da3339cbc0_0 .var/i "p4", 31 0;
L_000001da333ecc20 .arith/sum 32, v000001da3339dca0_0, v000001da3339cbc0_0;
S_000001da3332e800 .scope module, "P2" "PC_Target" 8 30, 12 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v000001da3339cda0_0 .net "ImmExt", 31 0, v000001da3339de80_0;  alias, 1 drivers
v000001da3339e2e0_0 .net "PC", 31 0, v000001da3339dca0_0;  alias, 1 drivers
v000001da3339e100_0 .net "PCTarget", 31 0, L_000001da333ec5e0;  alias, 1 drivers
L_000001da333ec5e0 .arith/sum 32, v000001da3339dca0_0, v000001da3339de80_0;
S_000001da3332e990 .scope module, "P3" "PC_Mux" 8 31, 13 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /OUTPUT 32 "PC_Next";
v000001da3339c8a0_0 .net "PCSrc", 0 0, L_000001da33334c30;  alias, 1 drivers
v000001da3339cc60_0 .var "PC_Next", 31 0;
v000001da3339da20_0 .net "PC_Plus_4", 31 0, L_000001da333ecc20;  alias, 1 drivers
v000001da3339dfc0_0 .net "PC_Target", 31 0, L_000001da333ec5e0;  alias, 1 drivers
E_000001da33358d90 .event anyedge, v000001da33360210_0, v000001da3339e100_0, v000001da3339df20_0;
S_000001da333280f0 .scope module, "PC1" "PC_Reg" 8 34, 14 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v000001da3339dca0_0 .var "PC", 31 0;
v000001da3339e4c0_0 .net "PCNext", 31 0, v000001da3339cc60_0;  alias, 1 drivers
v000001da3339dc00_0 .net "clk", 0 0, v000001da333ebe60_0;  alias, 1 drivers
v000001da3339d020_0 .var/s "num", 3 0;
v000001da3339e1a0_0 .net "reset", 0 0, v000001da333eca40_0;  alias, 1 drivers
E_000001da33358fd0/0 .event negedge, v000001da3339e1a0_0;
E_000001da33358fd0/1 .event posedge, v000001da333602b0_0;
E_000001da33358fd0 .event/or E_000001da33358fd0/0, E_000001da33358fd0/1;
S_000001da33328280 .scope module, "RF" "Register_File" 8 43, 15 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v000001da3339dd40_0 .net "CLK", 0 0, v000001da333ebe60_0;  alias, 1 drivers
v000001da3339d7a0_0 .net "RA1", 4 0, L_000001da333ec400;  1 drivers
v000001da3339e600_0 .net "RA2", 4 0, L_000001da333ecfe0;  1 drivers
v000001da3339db60_0 .net "RD1", 31 0, L_000001da333ecf40;  alias, 1 drivers
v000001da3339e420_0 .net "RD2", 31 0, L_000001da333ebc80;  alias, 1 drivers
v000001da3339e560_0 .net "WA3", 4 0, L_000001da333eb1e0;  1 drivers
v000001da3339d200_0 .net "WD3", 31 0, v000001da3339d700_0;  alias, 1 drivers
v000001da3339e6a0_0 .net "WE3", 0 0, v000001da3335f1d0_0;  alias, 1 drivers
v000001da3339dac0_0 .net *"_ivl_0", 31 0, L_000001da333eb820;  1 drivers
v000001da3339d340_0 .net *"_ivl_10", 31 0, L_000001da333eb140;  1 drivers
v000001da3339e060_0 .net *"_ivl_12", 6 0, L_000001da333eb5a0;  1 drivers
L_000001da333ed1e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001da3339d0c0_0 .net *"_ivl_15", 1 0, L_000001da333ed1e0;  1 drivers
v000001da3339e240_0 .net *"_ivl_18", 31 0, L_000001da333ebdc0;  1 drivers
L_000001da333ed228 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001da3339ce40_0 .net *"_ivl_21", 26 0, L_000001da333ed228;  1 drivers
L_000001da333ed270 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001da3339e380_0 .net/2u *"_ivl_22", 31 0, L_000001da333ed270;  1 drivers
v000001da3339cd00_0 .net *"_ivl_24", 0 0, L_000001da333ecd60;  1 drivers
L_000001da333ed2b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001da3339d2a0_0 .net/2u *"_ivl_26", 31 0, L_000001da333ed2b8;  1 drivers
v000001da3339cee0_0 .net *"_ivl_28", 31 0, L_000001da333ebb40;  1 drivers
L_000001da333ed108 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001da3339cf80_0 .net *"_ivl_3", 26 0, L_000001da333ed108;  1 drivers
v000001da3339d160_0 .net *"_ivl_30", 6 0, L_000001da333eb960;  1 drivers
L_000001da333ed300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001da3339e740_0 .net *"_ivl_33", 1 0, L_000001da333ed300;  1 drivers
L_000001da333ed150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001da3339d3e0_0 .net/2u *"_ivl_4", 31 0, L_000001da333ed150;  1 drivers
v000001da3339c940_0 .net *"_ivl_6", 0 0, L_000001da333ebf00;  1 drivers
L_000001da333ed198 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001da3339d480_0 .net/2u *"_ivl_8", 31 0, L_000001da333ed198;  1 drivers
v000001da3339d520_0 .var/i "i", 31 0;
v000001da3339d5c0 .array "regfile", 31 0, 31 0;
L_000001da333eb820 .concat [ 5 27 0 0], L_000001da333ec400, L_000001da333ed108;
L_000001da333ebf00 .cmp/eq 32, L_000001da333eb820, L_000001da333ed150;
L_000001da333eb140 .array/port v000001da3339d5c0, L_000001da333eb5a0;
L_000001da333eb5a0 .concat [ 5 2 0 0], L_000001da333ec400, L_000001da333ed1e0;
L_000001da333ecf40 .functor MUXZ 32, L_000001da333eb140, L_000001da333ed198, L_000001da333ebf00, C4<>;
L_000001da333ebdc0 .concat [ 5 27 0 0], L_000001da333ecfe0, L_000001da333ed228;
L_000001da333ecd60 .cmp/eq 32, L_000001da333ebdc0, L_000001da333ed270;
L_000001da333ebb40 .array/port v000001da3339d5c0, L_000001da333eb960;
L_000001da333eb960 .concat [ 5 2 0 0], L_000001da333ecfe0, L_000001da333ed300;
L_000001da333ebc80 .functor MUXZ 32, L_000001da333ebb40, L_000001da333ed2b8, L_000001da333ecd60, C4<>;
S_000001da33326bb0 .scope module, "RM" "Result_Mux" 8 52, 16 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 32 "Result";
v000001da3339dde0_0 .net "ALUResult", 31 0, v000001da3339d840_0;  alias, 1 drivers
v000001da3339c9e0_0 .net "PC_Plus_4", 31 0, L_000001da333ecc20;  alias, 1 drivers
v000001da3339d660_0 .net "ReadData", 31 0, L_000001da33334df0;  alias, 1 drivers
v000001da3339d700_0 .var "Result", 31 0;
v000001da3339ca80_0 .net "ResultSrc", 1 0, v000001da33360170_0;  alias, 1 drivers
E_000001da333587d0 .event anyedge, v000001da33360170_0, v000001da3335f770_0, v000001da333603f0_0, v000001da3339df20_0;
S_000001da33326d40 .scope module, "SE" "Sign_Extender" 8 32, 17 1 0, S_000001da332f8230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000001da3339de80_0 .var "ImmExt", 31 0;
v000001da3339cb20_0 .net "ImmSrc", 1 0, v000001da3335f590_0;  alias, 1 drivers
v000001da333e93e0_0 .net "Instr", 31 0, L_000001da33334ca0;  alias, 1 drivers
E_000001da33358f90 .event anyedge, v000001da3335f590_0, v000001da3335ee10_0;
S_000001da3331e940 .scope module, "IM1" "Instruction_Memory" 3 18, 18 1 0, S_000001da33338590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_000001da33334ca0 .functor BUFZ 32, L_000001da333ebd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001da333e89e0_0 .net "A", 31 0, v000001da3339dca0_0;  alias, 1 drivers
v000001da333e98e0_0 .net "RD", 31 0, L_000001da33334ca0;  alias, 1 drivers
v000001da333e9a20_0 .net *"_ivl_0", 31 0, L_000001da333ebd20;  1 drivers
v000001da333e8260_0 .net *"_ivl_3", 29 0, L_000001da333eb640;  1 drivers
v000001da333e9160 .array "mem", 10 0, 31 0;
L_000001da333ebd20 .array/port v000001da333e9160, L_000001da333eb640;
L_000001da333eb640 .part v000001da3339dca0_0, 2, 30;
    .scope S_000001da33330ea0;
T_0 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001da3339cbc0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001da3332e990;
T_1 ;
    %wait E_000001da33358d90;
    %load/vec4 v000001da3339c8a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v000001da3339dfc0_0;
    %store/vec4 v000001da3339cc60_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v000001da3339da20_0;
    %store/vec4 v000001da3339cc60_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001da33326d40;
T_2 ;
    %wait E_000001da33358f90;
    %load/vec4 v000001da3339cb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001da3339de80_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da3339de80_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da333e93e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da3339de80_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da333e93e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da333e93e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001da3339de80_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001da333e93e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da333e93e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da333e93e0_0;
    %parti/s 19, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001da3339de80_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001da333280f0;
T_3 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001da3339d020_0, 0, 4;
    %vpi_call 14 11 "$display", "NUM = %d", v000001da3339d020_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001da333280f0;
T_4 ;
    %wait E_000001da33358fd0;
    %load/vec4 v000001da3339e1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001da3339dca0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001da3339e4c0_0;
    %assign/vec4 v000001da3339dca0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001da33328280;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001da3339d520_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001da3339d520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001da3339d520_0;
    %store/vec4a v000001da3339d5c0, 4, 0;
    %load/vec4 v000001da3339d520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001da3339d520_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001da33328280;
T_6 ;
    %wait E_000001da33358e50;
    %load/vec4 v000001da3339e6a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001da3339e560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001da3339d200_0;
    %load/vec4 v000001da3339e560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001da3339d5c0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001da332f83c0;
T_7 ;
    %wait E_000001da33358ad0;
    %load/vec4 v000001da3335f8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v000001da3335fb30_0;
    %store/vec4 v000001da3335e5f0_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v000001da3335f950_0;
    %store/vec4 v000001da3335e5f0_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001da33330d10;
T_8 ;
    %wait E_000001da33358cd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000001da3339d980_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335eaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335fc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335e870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335e9b0_0, 0, 1;
    %load/vec4 v000001da333445f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001da3335fbd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001da3335e690_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001da3339d980_0, 0, 33;
    %load/vec4 v000001da3339d980_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %load/vec4 v000001da3339d980_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000001da3335e870_0, 0, 1;
    %load/vec4 v000001da3335fbd0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001da3335e690_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000001da3339d840_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001da3335fbd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001da3335e690_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001da3339d840_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v000001da3335fc70_0, 0, 1;
    %jmp T_8.14;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001da3335fbd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001da3335e690_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v000001da3339d980_0, 0, 33;
    %load/vec4 v000001da3339d980_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %load/vec4 v000001da3339d980_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000001da3335e870_0, 0, 1;
    %load/vec4 v000001da3335fbd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001da3335e690_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000001da3339d840_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000001da3335fbd0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001da3335e690_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001da3339d840_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v000001da3335fc70_0, 0, 1;
    %jmp T_8.14;
T_8.2 ;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %and;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.3 ;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %or;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.4 ;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %xor;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.7 ;
    %load/vec4 v000001da3335fbd0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.8 ;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.9 ;
    %load/vec4 v000001da3335e690_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v000001da3335fbd0_0;
    %load/vec4 v000001da3335e690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001da3339d840_0, 0, 32;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %load/vec4 v000001da3339d840_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001da3335eaf0_0, 0, 1;
    %load/vec4 v000001da3339d840_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001da3335e9b0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001da33326bb0;
T_9 ;
    %wait E_000001da333587d0;
    %load/vec4 v000001da3339ca80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001da3339dde0_0;
    %store/vec4 v000001da3339d700_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001da3339d660_0;
    %store/vec4 v000001da3339d700_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001da3339c9e0_0;
    %store/vec4 v000001da3339d700_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001da3339c9e0_0;
    %store/vec4 v000001da3339d700_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001da33301730;
T_10 ;
    %wait E_000001da33358750;
    %load/vec4 v000001da3335e730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da3335f590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da3335fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ef50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da33360170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ea50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da3335f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da3335ed70_0, 0, 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001da333357e0;
T_11 ;
    %wait E_000001da33358e10;
    %load/vec4 v000001da3335ff90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000001da333600d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.15;
T_11.6 ;
    %load/vec4 v000001da3335f270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_11.18, 4;
    %load/vec4 v000001da3335ec30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
T_11.17 ;
    %jmp T_11.15;
T_11.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v000001da3335f270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.19, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.20;
T_11.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
T_11.20 ;
    %jmp T_11.15;
T_11.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000001da333600d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.24;
T_11.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.24;
T_11.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001da3335fd10_0, 0, 4;
    %jmp T_11.24;
T_11.24 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001da3331e940;
T_12 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 10526755, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %pushi/vec4 41091, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da333e9160, 4, 0;
    %end;
    .thread T_12;
    .scope S_000001da333018c0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001da3335e910_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001da3335e910_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001da3335e910_0;
    %store/vec4a v000001da3335f810, 4, 0;
    %load/vec4 v000001da3335e910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001da3335e910_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_000001da333018c0;
T_14 ;
    %wait E_000001da33358e50;
    %load/vec4 v000001da3335f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001da3335eb90_0;
    %load/vec4 v000001da3335f770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001da3335f810, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001da33338400;
T_15 ;
    %delay 5, 0;
    %load/vec4 v000001da333ebe60_0;
    %inv;
    %store/vec4 v000001da333ebe60_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001da33338400;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da333ebe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da333eca40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da333eca40_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001da33338400;
T_17 ;
    %vpi_call 2 21 "$dumpfile", "execute.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top_module.v";
    "controlpath.v";
    "ALU_Decoder.v";
    "Main_Decoder.v";
    "data_memory.v";
    "datapath.v";
    "ALU_Mux.v";
    "ALU.v";
    "PC_Plus_4.v";
    "PC_Target.v";
    "PC_Mux.v";
    "PC_Reg.v";
    "register_file.v";
    "Result_Mux.v";
    "Sign_Extender.v";
    "instruction_memory.v";
