;redcode
;assert 1
	SPL 0, <80
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, -100
	JMZ @270, <1
	MOV -7, <-20
	MOV @-127, -100
	DAT <270, <1
	CMP @121, 106
	CMP -312, @-500
	JMP <127, 106
	SUB #72, @200
	MOV <40, -790
	SPL 0, <80
	SPL 0, <80
	SPL 0, <6
	CMP -307, <-121
	SUB 12, @10
	SUB #-72, @288
	SUB #72, @200
	SUB @127, 106
	SLT @-127, -100
	SUB 230, 9
	SUB 230, 9
	ADD #270, 1
	SUB -312, @-500
	SPL 0, <6
	CMP 12, @10
	SUB 101, <-553
	JMP @-72, #288
	JMN <12, <310
	SLT @-127, -100
	MOV @-127, -100
	SLT @-307, 800
	SUB -207, <-128
	JMN <-127, 100
	JMN <12, <10
	SUB -207, <-128
	JMN <-307, 800
	SPL 0, <782
	DAT #-107, #800
	MOV -7, <-20
	SUB @127, 106
	CMP -307, <-126
	SUB @127, 106
	JMN <-127, 100
	SUB #72, @280
	MOV -1, <-20
	CMP -307, <-126
