#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 22 18:11:02 2024
# Process ID: 10528
# Current directory: D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1
# Command line: vivado.exe -log hdmi_vga_vp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_0_0.tcl
# Log file: D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.vds
# Journal file: D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1\vivado.jou
# Running On: LAPTOP-8401LO1G, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 7916 MB
#-----------------------------------------------------------
source hdmi_vga_vp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/programowanie/verilog/lab8_median/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/programowanie/verilog/lab8_median/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/programowanie/verilog/lab8_median/divider_32_20_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2022.2/data/ip'.
Command: synth_design -top hdmi_vga_vp_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19196
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.422 ; gain = 407.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_vp_0_0' [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vp' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_0' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/rgb2ycbcr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_0' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/rgb2ycbcr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'binarization' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/binarization.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binarization' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/binarization.v:23]
INFO: [Synth 8-6157] synthesizing module 'centroid' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-6090] variable 'm00' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/centroid.v:72]
INFO: [Synth 8-6157] synthesizing module 'c_accum_0' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/c_accum_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_accum_0' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/c_accum_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20_0' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/divider_32_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20_0' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/divider_32_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'vis_centroid' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vis_centroid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vis_centroid' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vis_centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'median5x5' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/median5x5.v:23]
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'delayLineBRAM' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/delayLineBRAM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'delayLineBRAM' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-10528-LAPTOP-8401LO1G/realtime/delayLineBRAM_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delayLinieBRAM_WP.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (17) of module 'delayLineBRAM' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delayLinieBRAM_WP.v:71]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized0' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized0' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized1' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized1' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v:22]
INFO: [Synth 8-6155] done synthesizing module 'median5x5' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/median5x5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vp' (0#1) [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_vp_0_0' (0#1) [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element prev_vsync_reg was removed.  [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vis_centroid.v:47]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:43]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:43]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:43]
WARNING: [Synth 8-3848] Net hsync_mux[7] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:44]
WARNING: [Synth 8-3848] Net hsync_mux[6] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:44]
WARNING: [Synth 8-3848] Net hsync_mux[5] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:44]
WARNING: [Synth 8-3848] Net vsync_mux[7] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:45]
WARNING: [Synth 8-3848] Net vsync_mux[6] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:45]
WARNING: [Synth 8-3848] Net vsync_mux[5] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:45]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:42]
WARNING: [Synth 8-3848] Net rgb_mux[6] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:42]
WARNING: [Synth 8-3848] Net rgb_mux[5] in module/entity vp does not have driver. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v:42]
WARNING: [Synth 8-7129] Port hsync in module vis_centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsync in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[23] in module binarization is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module binarization is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module binarization is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module binarization is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module binarization is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module binarization is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module binarization is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module binarization is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.621 ; gain = 503.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1318.621 ; gain = 503.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1318.621 ; gain = 503.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1318.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'inst/median/BRAM/BRAM'
Finished Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'inst/median/BRAM/BRAM'
Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider1'
Finished Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider1'
Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider2'
Finished Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider2'
Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/c_accum_0/c_accum_0/c_accum_0_in_context.xdc] for cell 'inst/center/accumulator1'
Finished Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/c_accum_0/c_accum_0/c_accum_0_in_context.xdc] for cell 'inst/center/accumulator1'
Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/c_accum_0/c_accum_0/c_accum_0_in_context.xdc] for cell 'inst/center/accumulator2'
Finished Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/c_accum_0/c_accum_0/c_accum_0_in_context.xdc] for cell 'inst/center/accumulator2'
Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0/rgb2ycbcr_0_in_context.xdc] for cell 'inst/color_t'
Finished Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0/rgb2ycbcr_0_in_context.xdc] for cell 'inst/color_t'
Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1420.211 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for inst/median/BRAM/BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/divider1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/divider2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/accumulator1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/accumulator2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/color_t. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'y_sc_reg' and it is trimmed from '32' to '11' bits. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/centroid.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_sc_reg' and it is trimmed from '32' to '12' bits. [D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/centroid.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 1     
	   5 Input    3 Bit       Adders := 5     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vp          | median/d45_reg[1]                               | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | median/d25_reg[1]                               | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | median/delay_sync/genblk1[1].one_reg/val_reg[0] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | delayed_in_sync/genblk1[4].one_reg/val_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vp          | delayed_in_sync/genblk1[4].one_reg/val_reg[2]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |rgb2ycbcr_0     |         1|
|2     |c_accum_0       |         2|
|3     |divider_32_20_0 |         2|
|4     |delayLineBRAM   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |c_accum         |     1|
|2     |c_accum_0       |     1|
|3     |delayLineBRAM   |     1|
|4     |divider_32_20   |     1|
|5     |divider_32_20_0 |     1|
|6     |rgb2ycbcr       |     1|
|7     |CARRY4          |    19|
|8     |LUT1            |     6|
|9     |LUT2            |     9|
|10    |LUT3            |    33|
|11    |LUT4            |    12|
|12    |LUT5            |    66|
|13    |LUT6            |    53|
|14    |SRL16E          |     8|
|15    |FDRE            |   182|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1420.211 ; gain = 503.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.211 ; gain = 605.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1420.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f1536056
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.211 ; gain = 984.973
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_vp_0_0_utilization_synth.rpt -pb hdmi_vga_vp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 22 18:11:50 2024...
