{
  "module_name": "mlx5_ifc_fpga.h",
  "hash_id": "d299f6de26d3d46f5cb7e2a076e33393cc2ab4a9dfdd652b84e4408db404627d",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mlx5/mlx5_ifc_fpga.h",
  "human_readable_source": " \n#ifndef MLX5_IFC_FPGA_H\n#define MLX5_IFC_FPGA_H\n\nstruct mlx5_ifc_fpga_shell_caps_bits {\n\tu8         max_num_qps[0x10];\n\tu8         reserved_at_10[0x8];\n\tu8         total_rcv_credits[0x8];\n\n\tu8         reserved_at_20[0xe];\n\tu8         qp_type[0x2];\n\tu8         reserved_at_30[0x5];\n\tu8         rae[0x1];\n\tu8         rwe[0x1];\n\tu8         rre[0x1];\n\tu8         reserved_at_38[0x4];\n\tu8         dc[0x1];\n\tu8         ud[0x1];\n\tu8         uc[0x1];\n\tu8         rc[0x1];\n\n\tu8         reserved_at_40[0x1a];\n\tu8         log_ddr_size[0x6];\n\n\tu8         max_fpga_qp_msg_size[0x20];\n\n\tu8         reserved_at_80[0x180];\n};\n\nstruct mlx5_ifc_fpga_cap_bits {\n\tu8         fpga_id[0x8];\n\tu8         fpga_device[0x18];\n\n\tu8         register_file_ver[0x20];\n\n\tu8         fpga_ctrl_modify[0x1];\n\tu8         reserved_at_41[0x5];\n\tu8         access_reg_query_mode[0x2];\n\tu8         reserved_at_48[0x6];\n\tu8         access_reg_modify_mode[0x2];\n\tu8         reserved_at_50[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         image_version[0x20];\n\n\tu8         image_date[0x20];\n\n\tu8         image_time[0x20];\n\n\tu8         shell_version[0x20];\n\n\tu8         reserved_at_100[0x80];\n\n\tstruct mlx5_ifc_fpga_shell_caps_bits shell_caps;\n\n\tu8         reserved_at_380[0x8];\n\tu8         ieee_vendor_id[0x18];\n\n\tu8         sandbox_product_version[0x10];\n\tu8         sandbox_product_id[0x10];\n\n\tu8         sandbox_basic_caps[0x20];\n\n\tu8         reserved_at_3e0[0x10];\n\tu8         sandbox_extended_caps_len[0x10];\n\n\tu8         sandbox_extended_caps_addr[0x40];\n\n\tu8         fpga_ddr_start_addr[0x40];\n\n\tu8         fpga_cr_space_start_addr[0x40];\n\n\tu8         fpga_ddr_size[0x20];\n\n\tu8         fpga_cr_space_size[0x20];\n\n\tu8         reserved_at_500[0x300];\n};\n\nenum {\n\tMLX5_FPGA_CTRL_OPERATION_LOAD                = 0x1,\n\tMLX5_FPGA_CTRL_OPERATION_RESET               = 0x2,\n\tMLX5_FPGA_CTRL_OPERATION_FLASH_SELECT        = 0x3,\n\tMLX5_FPGA_CTRL_OPERATION_SANDBOX_BYPASS_ON   = 0x4,\n\tMLX5_FPGA_CTRL_OPERATION_SANDBOX_BYPASS_OFF  = 0x5,\n\tMLX5_FPGA_CTRL_OPERATION_RESET_SANDBOX       = 0x6,\n};\n\nstruct mlx5_ifc_fpga_ctrl_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         operation[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         status[0x8];\n\n\tu8         reserved_at_20[0x8];\n\tu8         flash_select_admin[0x8];\n\tu8         reserved_at_30[0x8];\n\tu8         flash_select_oper[0x8];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_FPGA_ERROR_EVENT_SYNDROME_CORRUPTED_DDR        = 0x1,\n\tMLX5_FPGA_ERROR_EVENT_SYNDROME_FLASH_TIMEOUT        = 0x2,\n\tMLX5_FPGA_ERROR_EVENT_SYNDROME_INTERNAL_LINK_ERROR  = 0x3,\n\tMLX5_FPGA_ERROR_EVENT_SYNDROME_WATCHDOG_FAILURE     = 0x4,\n\tMLX5_FPGA_ERROR_EVENT_SYNDROME_I2C_FAILURE          = 0x5,\n\tMLX5_FPGA_ERROR_EVENT_SYNDROME_IMAGE_CHANGED        = 0x6,\n\tMLX5_FPGA_ERROR_EVENT_SYNDROME_TEMPERATURE_CRITICAL = 0x7,\n};\n\nstruct mlx5_ifc_fpga_error_event_bits {\n\tu8         reserved_at_0[0x40];\n\n\tu8         reserved_at_40[0x18];\n\tu8         syndrome[0x8];\n\n\tu8         reserved_at_60[0x80];\n};\n\n#define MLX5_FPGA_ACCESS_REG_SIZE_MAX 64\n\nstruct mlx5_ifc_fpga_access_reg_bits {\n\tu8         reserved_at_0[0x20];\n\n\tu8         reserved_at_20[0x10];\n\tu8         size[0x10];\n\n\tu8         address[0x40];\n\n\tu8         data[0][0x8];\n};\n\nenum mlx5_ifc_fpga_qp_state {\n\tMLX5_FPGA_QPC_STATE_INIT    = 0x0,\n\tMLX5_FPGA_QPC_STATE_ACTIVE  = 0x1,\n\tMLX5_FPGA_QPC_STATE_ERROR   = 0x2,\n};\n\nenum mlx5_ifc_fpga_qp_type {\n\tMLX5_FPGA_QPC_QP_TYPE_SHELL_QP    = 0x0,\n\tMLX5_FPGA_QPC_QP_TYPE_SANDBOX_QP  = 0x1,\n};\n\nenum mlx5_ifc_fpga_qp_service_type {\n\tMLX5_FPGA_QPC_ST_RC  = 0x0,\n};\n\nstruct mlx5_ifc_fpga_qpc_bits {\n\tu8         state[0x4];\n\tu8         reserved_at_4[0x1b];\n\tu8         qp_type[0x1];\n\n\tu8         reserved_at_20[0x4];\n\tu8         st[0x4];\n\tu8         reserved_at_28[0x10];\n\tu8         traffic_class[0x8];\n\n\tu8         ether_type[0x10];\n\tu8         prio[0x3];\n\tu8         dei[0x1];\n\tu8         vid[0xc];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         reserved_at_80[0x8];\n\tu8         next_rcv_psn[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         next_send_psn[0x18];\n\n\tu8         reserved_at_c0[0x10];\n\tu8         pkey[0x10];\n\n\tu8         reserved_at_e0[0x8];\n\tu8         remote_qpn[0x18];\n\n\tu8         reserved_at_100[0x15];\n\tu8         rnr_retry[0x3];\n\tu8         reserved_at_118[0x5];\n\tu8         retry_count[0x3];\n\n\tu8         reserved_at_120[0x20];\n\n\tu8         reserved_at_140[0x10];\n\tu8         remote_mac_47_32[0x10];\n\n\tu8         remote_mac_31_0[0x20];\n\n\tu8         remote_ip[16][0x8];\n\n\tu8         reserved_at_200[0x40];\n\n\tu8         reserved_at_240[0x10];\n\tu8         fpga_mac_47_32[0x10];\n\n\tu8         fpga_mac_31_0[0x20];\n\n\tu8         fpga_ip[16][0x8];\n};\n\nstruct mlx5_ifc_fpga_create_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_fpga_qpc_bits fpga_qpc;\n};\n\nstruct mlx5_ifc_fpga_create_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         fpga_qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_fpga_qpc_bits fpga_qpc;\n};\n\nstruct mlx5_ifc_fpga_modify_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         fpga_qpn[0x18];\n\n\tu8         field_select[0x20];\n\n\tstruct mlx5_ifc_fpga_qpc_bits fpga_qpc;\n};\n\nstruct mlx5_ifc_fpga_modify_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_fpga_query_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         fpga_qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_fpga_query_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_fpga_qpc_bits fpga_qpc;\n};\n\nstruct mlx5_ifc_fpga_query_qp_counters_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         clear[0x1];\n\tu8         reserved_at_41[0x7];\n\tu8         fpga_qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_fpga_query_qp_counters_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         rx_ack_packets[0x40];\n\n\tu8         rx_send_packets[0x40];\n\n\tu8         tx_ack_packets[0x40];\n\n\tu8         tx_send_packets[0x40];\n\n\tu8         rx_total_drop[0x40];\n\n\tu8         reserved_at_1c0[0x1c0];\n};\n\nstruct mlx5_ifc_fpga_destroy_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         fpga_qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_fpga_destroy_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_FPGA_QP_ERROR_EVENT_SYNDROME_RETRY_COUNTER_EXPIRED  = 0x1,\n\tMLX5_FPGA_QP_ERROR_EVENT_SYNDROME_RNR_EXPIRED            = 0x2,\n};\n\nstruct mlx5_ifc_fpga_qp_error_event_bits {\n\tu8         reserved_at_0[0x40];\n\n\tu8         reserved_at_40[0x18];\n\tu8         syndrome[0x8];\n\n\tu8         reserved_at_60[0x60];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         fpga_qpn[0x18];\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}