verilog xil_defaultlib --include "../../../../project_tubii_7020.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_tubii_7020.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../project_tubii_7020.srcs/sources_1/bd/system/ipshared/70fd/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_fifo_generator_0_0/sim/system_fifo_generator_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_util_reduced_logic_0_0/sim/system_util_reduced_logic_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconcat_1_6/sim/system_xlconcat_1_6.v" \
"../../../bd/system/ip/system_util_vector_logic_1_1/sim/system_util_vector_logic_1_1.v" \
"../../../bd/system/ip/system_util_reduced_logic_1_1/sim/system_util_reduced_logic_1_1.v" \
"../../../bd/system/ip/system_util_vector_logic_2_2/sim/system_util_vector_logic_2_2.v" \
"../../../bd/system/ip/system_util_reduced_logic_2_2/sim/system_util_reduced_logic_2_2.v" \
"../../../bd/system/ip/system_util_vector_logic_3_3/sim/system_util_vector_logic_3_3.v" \
"../../../bd/system/ip/system_util_vector_logic_4_4/sim/system_util_vector_logic_4_4.v" \
"../../../bd/system/ip/system_util_reduced_logic_3_3/sim/system_util_reduced_logic_3_3.v" \
"../../../bd/system/ip/system_util_vector_logic_5_5/sim/system_util_vector_logic_5_5.v" \
"../../../bd/system/ip/system_util_reduced_logic_4_4/sim/system_util_reduced_logic_4_4.v" \
"../../../bd/system/ip/system_util_vector_logic_6_6/sim/system_util_vector_logic_6_6.v" \
"../../../bd/system/ip/system_util_vector_logic_7_7/sim/system_util_vector_logic_7_7.v" \
"../../../bd/system/ip/system_util_reduced_logic_5_5/sim/system_util_reduced_logic_5_5.v" \
"../../../bd/system/ip/system_util_vector_logic_8_8/sim/system_util_vector_logic_8_8.v" \
"../../../bd/system/ip/system_util_reduced_logic_6_6/sim/system_util_reduced_logic_6_6.v" \
"../../../bd/system/ip/system_util_vector_logic_9_9/sim/system_util_vector_logic_9_9.v" \
"../../../bd/system/ip/system_fifo_generator_1_1/sim/system_fifo_generator_1_1.v" \
"../../../bd/system/ip/system_util_vector_logic_10_10/sim/system_util_vector_logic_10_10.v" \
"../../../bd/system/ip/system_util_vector_logic_11_11/sim/system_util_vector_logic_11_11.v" \
"../../../bd/system/ip/system_util_vector_logic_12_12/sim/system_util_vector_logic_12_12.v" \
"../../../bd/system/ip/system_util_vector_logic_13_13/sim/system_util_vector_logic_13_13.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_tier2_xbar_0_0/sim/system_tier2_xbar_0_0.v" \
"../../../bd/system/ip/system_tier2_xbar_1_0/sim/system_tier2_xbar_1_0.v" \
"../../../bd/system/ip/system_tier2_xbar_2_0/sim/system_tier2_xbar_2_0.v" \
"../../../bd/system/ip/system_tier2_xbar_3_0/sim/system_tier2_xbar_3_0.v" \
"../../../bd/system/ip/system_auto_cc_9/sim/system_auto_cc_9.v" \
"../../../bd/system/ip/system_auto_cc_8/sim/system_auto_cc_8.v" \
"../../../bd/system/ip/system_auto_cc_7/sim/system_auto_cc_7.v" \
"../../../bd/system/ip/system_auto_cc_6/sim/system_auto_cc_6.v" \
"../../../bd/system/ip/system_auto_cc_5/sim/system_auto_cc_5.v" \
"../../../bd/system/ip/system_auto_cc_4/sim/system_auto_cc_4.v" \
"../../../bd/system/ip/system_auto_cc_3/sim/system_auto_cc_3.v" \
"../../../bd/system/ip/system_auto_cc_2/sim/system_auto_cc_2.v" \
"../../../bd/system/ip/system_auto_cc_1/sim/system_auto_cc_1.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
