round=2,size=4,shift=3
******************
diff=4,nL=4,Sno=2,Pno=7
输出表：
00	0f	04	0d	01	03	0b	05	02	09	0e	0c	0a	06	07	08	

内部函数=23
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=18,Other=8
Overall cycles with Rotated Shift=46, without Rotated Shift=82
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=9,Other=4
Overall cycles with Rotated Shift=23, without Rotated Shift=41
******************






******************
diff=4,nL=4,Sno=4,Pno=7
输出表：
00	01	0f	0d	02	07	05	09	08	0e	06	0c	03	0b	0a	04	

内部函数=39
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=18,Other=8
Overall cycles with Rotated Shift=46, without Rotated Shift=82
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=9,Other=4
Overall cycles with Rotated Shift=23, without Rotated Shift=41
******************






******************
diff=4,nL=4,Sno=7,Pno=7
输出表：
00	03	05	0a	02	0c	06	0e	09	01	04	0f	08	07	0b	0d	

内部函数=63
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=50,Other=8
Overall cycles with Rotated Shift=114, without Rotated Shift=214
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=25,Other=4
Overall cycles with Rotated Shift=57, without Rotated Shift=107
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=22,Other=8
Overall cycles with Rotated Shift=54, without Rotated Shift=98
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=11,Other=4
Overall cycles with Rotated Shift=27, without Rotated Shift=49
******************






******************
diff=4,nL=4,Sno=0,Pno=7
输出表：
00	04	08	0a	0f	0c	06	09	01	0e	0b	0d	07	05	03	02	

内部函数=7
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=44,Other=8
Overall cycles with Rotated Shift=104, without Rotated Shift=192
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=22,Other=4
Overall cycles with Rotated Shift=52, without Rotated Shift=96
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=16,Other=8
Overall cycles with Rotated Shift=44, without Rotated Shift=76
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=8,Other=4
Overall cycles with Rotated Shift=22, without Rotated Shift=38
******************






******************
diff=4,nL=4,Sno=10,Pno=7
输出表：
00	04	08	07	0f	03	0e	06	01	09	0b	0d	0a	05	0c	02	

内部函数=135
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=44,Other=8
Overall cycles with Rotated Shift=104, without Rotated Shift=192
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=22,Other=4
Overall cycles with Rotated Shift=52, without Rotated Shift=96
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=16,Other=8
Overall cycles with Rotated Shift=44, without Rotated Shift=76
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=8,Other=4
Overall cycles with Rotated Shift=22, without Rotated Shift=38
******************






******************
diff=4,nL=4,Sno=12,Pno=7
输出表：
00	0f	04	0a	01	0c	06	05	02	0b	0e	03	0d	09	07	08	

内部函数=151
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=18,Other=8
Overall cycles with Rotated Shift=46, without Rotated Shift=82
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=9,Other=4
Overall cycles with Rotated Shift=23, without Rotated Shift=41
******************






******************
diff=4,nL=4,Sno=3,Pno=7
输出表：
00	0a	04	02	0c	08	05	07	09	01	06	0d	03	0f	0e	0b	

内部函数=31
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=20,Other=8
Overall cycles with Rotated Shift=52, without Rotated Shift=92
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=10,Other=4
Overall cycles with Rotated Shift=26, without Rotated Shift=46
******************






******************
diff=4,nL=4,Sno=5,Pno=7
输出表：
00	08	06	02	0c	03	04	0d	05	09	01	0e	0a	0b	0f	07	

内部函数=47
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=20,Other=8
Overall cycles with Rotated Shift=52, without Rotated Shift=92
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=10,Other=4
Overall cycles with Rotated Shift=26, without Rotated Shift=46
******************






******************
diff=4,nL=4,Sno=1,Pno=7
输出表：
00	08	02	0c	04	0d	0b	0e	0f	05	09	0a	07	06	03	01	

内部函数=15
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=18,Other=8
Overall cycles with Rotated Shift=46, without Rotated Shift=82
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=9,Other=4
Overall cycles with Rotated Shift=23, without Rotated Shift=41
******************






******************
diff=4,nL=4,Sno=13,Pno=7
输出表：
00	0a	04	0c	03	08	01	07	06	05	09	0d	02	0f	0e	0b	

内部函数=159
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=20,Other=8
Overall cycles with Rotated Shift=52, without Rotated Shift=92
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=10,Other=4
Overall cycles with Rotated Shift=26, without Rotated Shift=46
******************






******************
diff=4,nL=4,Sno=11,Pno=7
输出表：
00	08	02	07	04	0d	05	0e	0f	0b	06	0a	03	09	0c	01	

内部函数=143
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=18,Other=8
Overall cycles with Rotated Shift=46, without Rotated Shift=82
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=9,Other=4
Overall cycles with Rotated Shift=23, without Rotated Shift=41
******************






******************
diff=4,nL=4,Sno=15,Pno=7
输出表：
00	08	09	0a	03	0c	06	0d	05	04	01	0e	02	0b	0f	07	

内部函数=175
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=20,Other=8
Overall cycles with Rotated Shift=52, without Rotated Shift=92
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=10,Other=4
Overall cycles with Rotated Shift=26, without Rotated Shift=46
******************






******************
diff=4,nL=4,Sno=6,Pno=7
输出表：
00	03	06	0c	0a	02	04	0f	01	05	09	0b	08	0d	07	0e	

内部函数=55
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=20,Other=8
Overall cycles with Rotated Shift=52, without Rotated Shift=92
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=10,Other=4
Overall cycles with Rotated Shift=26, without Rotated Shift=46
******************






******************
diff=4,nL=4,Sno=17,Pno=7
输出表：
00	0c	05	08	02	03	01	0e	06	09	04	0f	0a	07	0b	0d	

内部函数=191
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=50,Other=8
Overall cycles with Rotated Shift=114, without Rotated Shift=214
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=25,Other=4
Overall cycles with Rotated Shift=57, without Rotated Shift=107
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=22,Other=8
Overall cycles with Rotated Shift=54, without Rotated Shift=98
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=11,Other=4
Overall cycles with Rotated Shift=27, without Rotated Shift=49
******************






******************
diff=4,nL=4,Sno=14,Pno=7
输出表：
00	01	0f	0c	02	07	0e	06	08	05	09	03	0d	0b	0a	04	

内部函数=167
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=44
Overall GE=138.88
Software Cycles: AND=8,XOR=12,RotatedShift=18,Other=8
Overall cycles with Rotated Shift=46, without Rotated Shift=82
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=22
Overall GE=69.44
Software Cycles: AND=4,XOR=6,RotatedShift=9,Other=4
Overall cycles with Rotated Shift=23, without Rotated Shift=41
******************






******************
diff=4,nL=4,Sno=16,Pno=7
输出表：
00	0c	09	08	0a	02	05	0f	01	04	06	0b	03	0d	07	0e	

内部函数=183
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
Worst Case Unprotected Raw Implementation:
Hardware(In theory): AND=32,XOR=60
Overall GE=181.6
Software Cycles: AND=8,XOR=16,RotatedShift=20,Other=8
Overall cycles with Rotated Shift=52, without Rotated Shift=92
Worst Case Unprotected Round-based Implementation:
Hardware(In theory): AND=16,XOR=30
Overall GE=90.8
Software Cycles: AND=4,XOR=8,RotatedShift=10,Other=4
Overall cycles with Rotated Shift=26, without Rotated Shift=46
******************






mindiff=4,max non-linear=4
