/*
 * ARM Limited (ARM) is supplying this software for use with Cortex-M
 * processor based microcontroller, but can be equally used for other
 * suitable processor architectures. This file can be freely distributed.
 * Modifications to this file shall be clearly marked.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * @file     ZB202.h
 * @brief    CMSIS HeaderFile
 * @version  1.2
 * @date     21. February 2020
 * @note     Generated by SVDConv V3.3.18 on Friday, 21.02.2020 10:00:41
 *           from File 'ZB202.svd',
 *           last modified on Friday, 21.02.2020 01:59:54
 */



/** @addtogroup GS
  * @{
  */


/** @addtogroup ZB202
  * @{
  */


#ifndef ZB202_H
#define ZB202_H

#ifdef __cplusplus
extern "C" {
#endif


#include <stdint.h>

#ifndef __LITEOS_M__
  #ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
    #define __IM   volatile
  #endif
  #ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
    #define __OM   volatile
  #endif
  #ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
    #define __IOM  volatile
  #endif
#endif

/* ========================================  Start of section using anonymous unions  ======================================== */
#if defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
  #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
  #pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                           BPLC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief BPLC (BPLC)
  */

typedef struct {                                /*!< (@ 0x40500000) BPLC Structure                                             */

  union {
    __IOM uint32_t BBP_CONTROL;                 /*!< (@ 0x00000000) BBP_Control                                                */

    struct {
      __IOM uint32_t BPLC_ENABLE : 1;           /*!< [0..0] bplc_enable                                                        */
      __IOM uint32_t TX_RX_MODE : 1;            /*!< [1..1] tx_rx_mode                                                         */
      __IOM uint32_t TX_SOFT_RST : 1;           /*!< [2..2] tx_soft_rst                                                        */
      __IOM uint32_t RX_SOFT_RST_REG : 1;       /*!< [3..3] rx_soft_rst_reg                                                    */
      __IOM uint32_t INI_SOFT_RST : 1;          /*!< [4..4] ini_soft_rst                                                       */
      __IOM uint32_t INIPREAMBLEPULSE : 1;      /*!< [5..5] IniPreamblePulse                                                   */
      __IM  uint32_t            : 1;
      __IOM uint32_t TX_IMME_START : 1;         /*!< [7..7] tx_imme_start                                                      */
      __IOM uint32_t CLK_RATIO  : 4;            /*!< [11..8] clk_ratio                                                         */
      __IOM uint32_t AUTO_CAL_ROBO_PARAM : 1;   /*!< [12..12] auto_cal_robo_param                                              */
      __IOM uint32_t MRCDEMAP   : 1;            /*!< [13..13] MRCDemap                                                         */
      __IOM uint32_t FCMODULATIONMODE : 2;      /*!< [15..14] FCModulationMode                                                 */
      __IOM uint32_t TURBODECODEITERTHR : 4;    /*!< [19..16] TurboDecodeIterThr                                               */
      __IOM uint32_t DISABLEFCINTERPWR : 1;     /*!< [20..20] DisableFCInterpWr                                                */
      __IOM uint32_t OVERWRITERXMEMEN : 1;      /*!< [21..21] OverWriteRxMEMEn                                                 */
      __IOM uint32_t IEEE_TMI_MAP_OPT : 1;      /*!< [22..22] IEEE_TMI_map_opt                                                 */
      __IOM uint32_t TX_PREAM_INI : 1;          /*!< [23..23] tx_pream_ini                                                     */
      __IOM uint32_t DISABLEPLCRC : 1;          /*!< [24..24] DisablePLCRC                                                     */
      __IM  uint32_t            : 3;
      __IOM uint32_t CSI_OPT    : 2;            /*!< [29..28] csi_opt                                                          */
    } BBP_CONTROL_b;
  } ;

  union {
    __IOM uint32_t BBP_STATUS;                  /*!< (@ 0x00000004) BBP_Status                                                 */

    struct {
      __IOM uint32_t RXPLRCVFLAG : 4;           /*!< [3..0] RxPLRcvFlag                                                        */
      __IOM uint32_t RXFCRCVFLAG : 1;           /*!< [4..4] RxFCRcvFlag                                                        */
      __IOM uint32_t RXFCDECODEFINISH : 1;      /*!< [5..5] RxFCDecodeFinish                                                   */
      __IOM uint32_t FRAMESYNCEDFLAG : 1;       /*!< [6..6] FrameSyncedFlag                                                    */
      __IOM uint32_t TXENDFLAG  : 1;            /*!< [7..7] TxEndFlag                                                          */
      __IOM uint32_t INITIALENDFLAG : 1;        /*!< [8..8] InitialEndFlag                                                     */
      __IOM uint32_t RXPLCRCRES : 4;            /*!< [12..9] RxPLCRCRes                                                        */
      __IOM uint32_t RXFCCRCRES : 1;            /*!< [13..13] RxFCCRCRes                                                       */
      __IOM uint32_t TXDMADONEFLAG : 1;         /*!< [14..14] TxDMADoneFlag                                                    */
      __IOM uint32_t TX_START_TRIGGED : 1;      /*!< [15..15] tx_start_trigged                                                 */
      __IOM uint32_t SYNCBEGINFLAG : 1;         /*!< [16..16] SyncBeginFlag                                                    */
      __IOM uint32_t SYNCBEGIN  : 1;            /*!< [17..17] SyncBegin                                                        */
      __IOM uint32_t TX_IMME_START_RX_COLLISION : 1;/*!< [18..18] tx_imme_start_rx_collision                                   */
      __IOM uint32_t TX_NTB_START_RX_COLLISION : 1;/*!< [19..19] tx_ntb_start_rx_collision                                     */
      __IOM uint32_t RXENDFLAG  : 1;            /*!< [20..20] RxEndFlag                                                        */
      __IOM uint32_t RXOVERFLOW : 1;            /*!< [21..21] RxOverFlow                                                       */
      __IOM uint32_t TX_IMME_BUSY : 1;          /*!< [22..22] tx_imme_busy                                                     */
      __IOM uint32_t TX_NTB_BUSY : 1;           /*!< [23..23] tx_ntb_busy                                                      */
      __IOM uint32_t NTB_MATCHED_FLAG0 : 1;     /*!< [24..24] ntb_matched_flag0                                                */
      __IOM uint32_t NTB_MATCHED_FLAG1 : 1;     /*!< [25..25] ntb_matched_flag1                                                */
      __IOM uint32_t NTB_MATCHED_FLAG2 : 1;     /*!< [26..26] ntb_matched_flag2                                                */
      __IOM uint32_t NTB_MATCHED_FLAG3 : 1;     /*!< [27..27] ntb_matched_flag3                                                */
      __IOM uint32_t NTB_MATCHED_FLAG4 : 1;     /*!< [28..28] ntb_matched_flag4                                                */
      __IOM uint32_t TX_COLLISION_IMME_BUSY : 1;/*!< [29..29] tx_collision_imme_busy                                           */
      __IOM uint32_t TX_COLLISION_NTB_BUSY : 1; /*!< [30..30] tx_collision_ntb_busy                                            */
      __IOM uint32_t TX_COLLISION : 1;          /*!< [31..31] tx_collision                                                     */
    } BBP_STATUS_b;
  } ;

  union {
    __IOM uint32_t BBP_INT_EN;                  /*!< (@ 0x00000008) BBP_Int_En                                                 */

    struct {
      __IOM uint32_t RXPLRCVINTEN : 4;          /*!< [3..0] RxPLRcvIntEn                                                       */
      __IOM uint32_t RXFCRCVINTEN : 1;          /*!< [4..4] RxFCRcvIntEn                                                       */
      __IM  uint32_t            : 1;
      __IOM uint32_t FRAMESYNCEDINTEN : 1;      /*!< [6..6] FrameSyncedIntEn                                                   */
      __IOM uint32_t TXENDINTEN : 1;            /*!< [7..7] TxEndIntEn                                                         */
      __IOM uint32_t INITIALENDINTEN : 1;       /*!< [8..8] InitialEndIntEn                                                    */
      __IM  uint32_t            : 5;
      __IOM uint32_t TXDMADONEINTEN : 1;        /*!< [14..14] TxDMADoneIntEn                                                   */
      __IOM uint32_t TXSTARTINTEN : 1;          /*!< [15..15] TxStartIntEn                                                     */
      __IOM uint32_t SYNCBEGININTEN : 1;        /*!< [16..16] SyncBeginIntEn                                                   */
      __IOM uint32_t TX_START_FAIL_INT_EN : 1;  /*!< [17..17] tx_start_fail_int_en                                             */
      __IM  uint32_t            : 2;
      __IOM uint32_t RXENDINTEN : 1;            /*!< [20..20] RxEndIntEn                                                       */
      __IOM uint32_t RXOVERFLOWINTEN : 1;       /*!< [21..21] RxOverFlowIntEn                                                  */
      __IM  uint32_t            : 2;
      __IOM uint32_t NTB_MATCH_IE : 5;          /*!< [28..24] ntb_match_ie                                                     */
    } BBP_INT_EN_b;
  } ;

 uint32_t res1[11];

  union {
    __IOM uint32_t DMA_RX_BADDR;                /*!< (@ 0x00000038) DMA_RX_BADDR                                               */

    struct {
      __IOM uint32_t RX_BASSADDR : 32;          /*!< [31..0] Rx_BassAddr                                                       */
    } DMA_RX_BADDR_b;
  } ;

  union {
    __IOM uint32_t DMA_TX_BADDR;                /*!< (@ 0x0000003C) DMA_TX_BADDR                                               */

    struct {
      __IOM uint32_t TX_BASSADDR : 32;          /*!< [31..0] Tx_BassAddr                                                       */
    } DMA_TX_BADDR_b;
  } ;

  union {
    __IOM uint32_t DMA_CONTROL;                 /*!< (@ 0x00000040) DMA_Control                                                */

    struct {
      __IM  uint32_t            : 2;
      __IOM uint32_t RX_HMASTLOCKEN : 1;        /*!< [2..2] RX_HMASTLOCKEN                                                     */
      __IOM uint32_t TX_HMASTLOCKEN : 1;        /*!< [3..3] TX_HMASTLOCKEN                                                     */
    } DMA_CONTROL_b;
  } ;

 	uint32_t res3[135];

  union {
    __IOM uint32_t AGC_CONTROL;                 /*!< (@ 0x00000260) AGC_Control                                                */

    struct {
      __IOM uint32_t MIN_GAIN   : 7;            /*!< [6..0] min_gain                                                           */
      __IOM uint32_t FFT_USE_FORCED_GAIN : 1;   /*!< [7..7] fft_use_forced_gain                                                */
      __IOM uint32_t MAX_GAIN   : 7;            /*!< [14..8] max_gain                                                          */
      __IM  uint32_t            : 1;
      __IOM uint32_t GAIN_FORCED : 7;           /*!< [22..16] gain_forced                                                      */
      __IOM uint32_t FORCE_GAIN : 1;            /*!< [23..23] force_gain                                                       */
      __IOM uint32_t GAIN_LOCKED : 7;           /*!< [30..24] gain_locked                                                      */
    } AGC_CONTROL_b;
  } ;

  union {
    __IOM uint32_t NTB_CONTROL;                 /*!< (@ 0x00000264) NTB_Control                                                */

    struct {
      __IOM uint32_t NTB_ENABLE : 1;            /*!< [0..0] ntb_enable                                                         */
      __IOM uint32_t ZERO_CROSSING0_SEL : 1;    /*!< [1..1] zero_crossing0_sel                                                 */
      __IM  uint32_t            : 2;
      __IOM uint32_t FRAMESYNC_CAPTURE_ENABLE : 1;/*!< [4..4] framesync_capture_enable                                         */
      __IOM uint32_t TIMER_TX_START_ENABLE : 1; /*!< [5..5] timer_tx_start_enable                                              */
      __IOM uint32_t NTB_AUTO_ADJ_ENABLE : 1;   /*!< [6..6] ntb_auto_adj_enable                                                */
      __IOM uint32_t NTB_AUTO_ADJ_DIR : 1;      /*!< [7..7] ntb_auto_adj_dir                                                   */
      __IOM uint32_t TARGET_MATCH_ENABLE : 5;   /*!< [12..8] target_match_enable                                               */
      __IM  uint32_t            : 3;
      __IOM uint32_t ZC_CAPTURE_ENABLE : 6;     /*!< [21..16] zc_capture_enable                                                */
    } NTB_CONTROL_b;
  } ;

  union {
    __IOM uint32_t NTB_OFFSET_ADJ;              /*!< (@ 0x00000268) NTB_OFFSET_ADJ                                             */

    struct {
      __IOM uint32_t NTB_OFFSET : 32;           /*!< [31..0] ntb_offset                                                        */
    } NTB_OFFSET_ADJ_b;
  } ;

  union {
    __IOM uint32_t NTB_RELOAD;                  /*!< (@ 0x0000026C) NTB_RELOAD                                                 */

    struct {
      __IOM uint32_t NTB_RELOAD_VALUE : 32;     /*!< [31..0] ntb_reload_value                                                  */
    } NTB_RELOAD_b;
  } ;

  union {
    __IOM uint32_t NTB_TX_START_TIME;           /*!< (@ 0x00000270) NTB_TX_START_TIME                                          */

    struct {
      __IOM uint32_t TX_START_TIME : 32;        /*!< [31..0] tx_start_time                                                     */
    } NTB_TX_START_TIME_b;
  } ;

  union {
    __IOM uint32_t NTB_ADJ_INTERVAL0;           /*!< (@ 0x00000274) NTB_ADJ_INTERVAL0                                          */

    struct {
      __IOM uint32_t NTB_AUTO_ADJ_INTERVAL0 : 32;/*!< [31..0] ntb_auto_adj_interval0                                           */
    } NTB_ADJ_INTERVAL0_b;
  } ;

  union {
    __IOM uint32_t NTB_ADJ_INTERVAL1;           /*!< (@ 0x00000278) NTB_ADJ_INTERVAL1                                          */

    struct {
      __IOM uint32_t NTB_AUTO_ADJ_INTERVAL1 : 3;/*!< [2..0] ntb_auto_adj_interval1                                             */
    } NTB_ADJ_INTERVAL1_b;
  } ;

  union {
    __IOM uint32_t NTB_COUNTER_VALUE;           /*!< (@ 0x0000027C) NTB_COUNTER_VALUE                                          */

    struct {
      __IOM uint32_t NTB_COUNTER_OUT : 32;      /*!< [31..0] ntb_counter_out                                                   */
    } NTB_COUNTER_VALUE_b;
  } ;

  union {
    __IOM uint32_t NTB_FRAMESYNC;               /*!< (@ 0x00000280) NTB_FRAMESYNC                                              */

    struct {
      __IOM uint32_t NTB_FRAMESYNC : 32;        /*!< [31..0] ntb_framesync                                                     */
    } NTB_FRAMESYNC_b;
  } ;

  union {
    __IOM uint32_t NTB_ZERO_CROSSING0;          /*!< (@ 0x00000284) NTB_ZERO_CROSSING0                                         */

    struct {
      __IOM uint32_t NTB_ZERO_CROSSING0 : 32;   /*!< [31..0] ntb_zero_crossing0                                                */
    } NTB_ZERO_CROSSING0_b;
  } ;

  union {
    __IOM uint32_t NTB_ZERO_CROSSING1;          /*!< (@ 0x00000288) NTB_ZERO_CROSSING1                                         */

    struct {
      __IOM uint32_t NTB_ZERO_CROSSING1 : 32;   /*!< [31..0] ntb_zero_crossing1                                                */
    } NTB_ZERO_CROSSING1_b;
  } ;

  union {
    __IOM uint32_t NTB_ZERO_CROSSING2;          /*!< (@ 0x0000028C) NTB_ZERO_CROSSING2                                         */

    struct {
      __IOM uint32_t NTB_ZERO_CROSSING2 : 32;   /*!< [31..0] ntb_zero_crossing2                                                */
    } NTB_ZERO_CROSSING2_b;
  } ;

  union {
    __IOM uint32_t NTB_MATCH_TARGET[5];         /*!< (@ 0x00000290) NTB_MATCH_TARGET0                                          */

    struct {
      __IOM uint32_t TIMER_MATCH_TARGET0 : 32;  /*!< [31..0] timer_match_target0                                               */
    } NTB_MATCH_TARGET_b[5];
  } ;

  union {
    __IOM uint32_t NONMASK_PWR_SUM;             /*!< (@ 0x000002A4) NONMASK_PWR_SUM                                            */

    struct {
      __IOM uint32_t NONMASK_AVE_PWR_SUM : 25;  /*!< [24..0] nonmask_ave_pwr_sum                                               */
    } NONMASK_PWR_SUM_b;
  } ;

  union {
    __IOM uint32_t NONMASK_NOISE_SUM;           /*!< (@ 0x000002A8) NONMASK_NOISE_SUM                                          */

    struct {
      __IOM uint32_t NONMASK_NOISE_SUM : 25;    /*!< [24..0] nonmask_noise_sum                                                 */
    } NONMASK_NOISE_SUM_b;
  } ;

  union {
    __IOM uint32_t VALIDTONENUM;                /*!< (@ 0x000002AC) ValidToneNum                                               */

    struct {
      __IOM uint32_t VALIDCARRIERNUM : 9;       /*!< [8..0] ValidCarrierNum                                                    */
    } VALIDTONENUM_b;
  } ;

  union {
    __IOM uint32_t ABSSYNCPSUM;                 /*!< (@ 0x000002B0) ABSSYNCPSUM                                                */

    struct {
      __IOM uint32_t ABSSYNCPSUM : 22;          /*!< [21..0] abssyncpsum                                                       */
    } ABSSYNCPSUM_b;
  } ;

  union {
    __IOM uint32_t AFE_CTR0;                    /*!< (@ 0x000002B4) AFE_CTR0                                                   */

    struct {
      __IOM uint32_t PD_ADC     : 1;            /*!< [0..0] PD_ADC                                                             */
      __IOM uint32_t PD_PGA     : 1;            /*!< [1..1] PD_PGA                                                             */
      __IOM uint32_t PD_REFGEN  : 1;            /*!< [2..2] PD_REFGEN                                                          */
      __IOM uint32_t PD_TX      : 1;            /*!< [3..3] PD_TX                                                              */
      __IOM uint32_t HPF_OFF    : 1;            /*!< [4..4] HPF_OFF                                                            */
      __IOM uint32_t EN_LDO     : 1;            /*!< [5..5] EN_LDO                                                             */
      __IOM uint32_t PD_TX_TESTPGA : 1;         /*!< [6..6] PD_TX_TESTPGA                                                      */
      __IOM uint32_t LPF_SEL    : 1;            /*!< [7..7] LPF_SEL                                                            */
      __IOM uint32_t VCM_CTRL_PGA : 3;          /*!< [10..8] VCM_CTRL_PGA                                                      */
      __IOM uint32_t VCM_CTRL_ADC : 2;          /*!< [12..11] VCM_CTRL_ADC                                                     */
      __IOM uint32_t VCM_CTRL_TX_TESTPGA : 2;   /*!< [14..13] VCM_CTRL_TX_TESTPGA                                              */
      __IOM uint32_t LPF_SEL_TXPGA : 1;         /*!< [15..15] LPF_SEL_TXPGA                                                    */
      __IOM uint32_t I_CTRL_ADC : 3;            /*!< [18..16] I_CTRL_ADC                                                       */
      __IOM uint32_t I_CTRL_DAC : 2;            /*!< [20..19] I_CTRL_DAC                                                       */
      __IOM uint32_t I_CTRL_STAGE1_PGA : 2;     /*!< [22..21] I_CTRL_STAGE1_PGA                                                */
      __IOM uint32_t I_CTRL_STAGE2_PGA : 2;     /*!< [24..23] I_CTRL_STAGE2_PGA                                                */
      __IOM uint32_t I_CTRL_STAGE3_PGA : 2;     /*!< [26..25] I_CTRL_STAGE3_PGA                                                */
      __IOM uint32_t I_CTRL_STAGE1_TXPGA : 2;   /*!< [28..27] I_CTRL_STAGE1_TXPGA                                              */
      __IOM uint32_t I_CTRL_STAGE2_TXPGA : 2;   /*!< [30..29] I_CTRL_STAGE2_TXPGA                                              */
    } AFE_CTR0_b;
  } ;

  union {
    __IOM uint32_t AFE_CTR1;                    /*!< (@ 0x000002B8) AFE_CTR1                                                   */

    struct {
      __IOM uint32_t AR_CTRL_ADC : 2;           /*!< [1..0] AR_CTRL_ADC                                                        */
      __IOM uint32_t TA         : 1;            /*!< [2..2] TA                                                                 */
      __IOM uint32_t TB         : 1;            /*!< [3..3] TB                                                                 */
      __IOM uint32_t TC         : 1;            /*!< [4..4] TC                                                                 */
      __IOM uint32_t TD         : 1;            /*!< [5..5] TD                                                                 */
      __IM  uint32_t            : 2;
      __IOM uint32_t TX_TESTPGA : 5;            /*!< [12..8] TX_TESTPGA                                                        */
      __IM  uint32_t            : 16;
      __IOM uint32_t AFE_TEST   : 1;            /*!< [29..29] AFE_TEST                                                         */
      __IOM uint32_t AFE_CTR1TEST : 2;          /*!< [31..30] AFE_CTR1Test                                                     */
    } AFE_CTR1_b;
  } ;

} BPLC_Type;                                    /*!< Size = 908 (0x38c)                                                        */


/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define BPLC_BASE                   0x40500000UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define BPLC                        ((BPLC_Type*)              BPLC_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================  End of section using anonymous unions  ========================================= */
#if defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
  /* leave anonymous unions enabled */
#elif (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#endif


/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                           BPLC                                            ================ */
/* =========================================================================================================================== */

/* ======================================================  BBP_CONTROL  ====================================================== */
#define BPLC_BBP_CONTROL_CSI_OPT_Pos      (28UL)                    /*!< BPLC BBP_CONTROL: CSI_OPT (Bit 28)                    */
#define BPLC_BBP_CONTROL_CSI_OPT_Msk      (0x30000000UL)            /*!< BPLC BBP_CONTROL: CSI_OPT (Bitfield-Mask: 0x03)       */
#define BPLC_BBP_CONTROL_DISABLEPLCRC_Pos (24UL)                    /*!< BPLC BBP_CONTROL: DISABLEPLCRC (Bit 24)               */
#define BPLC_BBP_CONTROL_DISABLEPLCRC_Msk (0x1000000UL)             /*!< BPLC BBP_CONTROL: DISABLEPLCRC (Bitfield-Mask: 0x01)  */
#define BPLC_BBP_CONTROL_TX_PREAM_INI_Pos (23UL)                    /*!< BPLC BBP_CONTROL: TX_PREAM_INI (Bit 23)               */
#define BPLC_BBP_CONTROL_TX_PREAM_INI_Msk (0x800000UL)              /*!< BPLC BBP_CONTROL: TX_PREAM_INI (Bitfield-Mask: 0x01)  */
#define BPLC_BBP_CONTROL_IEEE_TMI_MAP_OPT_Pos (22UL)                /*!< BPLC BBP_CONTROL: IEEE_TMI_MAP_OPT (Bit 22)           */
#define BPLC_BBP_CONTROL_IEEE_TMI_MAP_OPT_Msk (0x400000UL)          /*!< BPLC BBP_CONTROL: IEEE_TMI_MAP_OPT (Bitfield-Mask: 0x01) */
#define BPLC_BBP_CONTROL_OVERWRITERXMEMEN_Pos (21UL)                /*!< BPLC BBP_CONTROL: OVERWRITERXMEMEN (Bit 21)           */
#define BPLC_BBP_CONTROL_OVERWRITERXMEMEN_Msk (0x200000UL)          /*!< BPLC BBP_CONTROL: OVERWRITERXMEMEN (Bitfield-Mask: 0x01) */
#define BPLC_BBP_CONTROL_DISABLEFCINTERPWR_Pos (20UL)               /*!< BPLC BBP_CONTROL: DISABLEFCINTERPWR (Bit 20)          */
#define BPLC_BBP_CONTROL_DISABLEFCINTERPWR_Msk (0x100000UL)         /*!< BPLC BBP_CONTROL: DISABLEFCINTERPWR (Bitfield-Mask: 0x01) */
#define BPLC_BBP_CONTROL_TURBODECODEITERTHR_Pos (16UL)              /*!< BPLC BBP_CONTROL: TURBODECODEITERTHR (Bit 16)         */
#define BPLC_BBP_CONTROL_TURBODECODEITERTHR_Msk (0xf0000UL)         /*!< BPLC BBP_CONTROL: TURBODECODEITERTHR (Bitfield-Mask: 0x0f) */
#define BPLC_BBP_CONTROL_FCMODULATIONMODE_Pos (14UL)                /*!< BPLC BBP_CONTROL: FCMODULATIONMODE (Bit 14)           */
#define BPLC_BBP_CONTROL_FCMODULATIONMODE_Msk (0xc000UL)            /*!< BPLC BBP_CONTROL: FCMODULATIONMODE (Bitfield-Mask: 0x03) */
#define BPLC_BBP_CONTROL_MRCDEMAP_Pos     (13UL)                    /*!< BPLC BBP_CONTROL: MRCDEMAP (Bit 13)                   */
#define BPLC_BBP_CONTROL_MRCDEMAP_Msk     (0x2000UL)                /*!< BPLC BBP_CONTROL: MRCDEMAP (Bitfield-Mask: 0x01)      */
#define BPLC_BBP_CONTROL_AUTO_CAL_ROBO_PARAM_Pos (12UL)             /*!< BPLC BBP_CONTROL: AUTO_CAL_ROBO_PARAM (Bit 12)        */
#define BPLC_BBP_CONTROL_AUTO_CAL_ROBO_PARAM_Msk (0x1000UL)         /*!< BPLC BBP_CONTROL: AUTO_CAL_ROBO_PARAM (Bitfield-Mask: 0x01) */
#define BPLC_BBP_CONTROL_CLK_RATIO_Pos    (8UL)                     /*!< BPLC BBP_CONTROL: CLK_RATIO (Bit 8)                   */
#define BPLC_BBP_CONTROL_CLK_RATIO_Msk    (0xf00UL)                 /*!< BPLC BBP_CONTROL: CLK_RATIO (Bitfield-Mask: 0x0f)     */
#define BPLC_BBP_CONTROL_TX_IMME_START_Pos (7UL)                    /*!< BPLC BBP_CONTROL: TX_IMME_START (Bit 7)               */
#define BPLC_BBP_CONTROL_TX_IMME_START_Msk (0x80UL)                 /*!< BPLC BBP_CONTROL: TX_IMME_START (Bitfield-Mask: 0x01) */
#define BPLC_BBP_CONTROL_INIPREAMBLEPULSE_Pos (5UL)                 /*!< BPLC BBP_CONTROL: INIPREAMBLEPULSE (Bit 5)            */
#define BPLC_BBP_CONTROL_INIPREAMBLEPULSE_Msk (0x20UL)              /*!< BPLC BBP_CONTROL: INIPREAMBLEPULSE (Bitfield-Mask: 0x01) */
#define BPLC_BBP_CONTROL_INI_SOFT_RST_Pos (4UL)                     /*!< BPLC BBP_CONTROL: INI_SOFT_RST (Bit 4)                */
#define BPLC_BBP_CONTROL_INI_SOFT_RST_Msk (0x10UL)                  /*!< BPLC BBP_CONTROL: INI_SOFT_RST (Bitfield-Mask: 0x01)  */
#define BPLC_BBP_CONTROL_RX_SOFT_RST_REG_Pos (3UL)                  /*!< BPLC BBP_CONTROL: RX_SOFT_RST_REG (Bit 3)             */
#define BPLC_BBP_CONTROL_RX_SOFT_RST_REG_Msk (0x8UL)                /*!< BPLC BBP_CONTROL: RX_SOFT_RST_REG (Bitfield-Mask: 0x01) */
#define BPLC_BBP_CONTROL_TX_SOFT_RST_Pos  (2UL)                     /*!< BPLC BBP_CONTROL: TX_SOFT_RST (Bit 2)                 */
#define BPLC_BBP_CONTROL_TX_SOFT_RST_Msk  (0x4UL)                   /*!< BPLC BBP_CONTROL: TX_SOFT_RST (Bitfield-Mask: 0x01)   */
#define BPLC_BBP_CONTROL_TX_RX_MODE_Pos   (1UL)                     /*!< BPLC BBP_CONTROL: TX_RX_MODE (Bit 1)                  */
#define BPLC_BBP_CONTROL_TX_RX_MODE_Msk   (0x2UL)                   /*!< BPLC BBP_CONTROL: TX_RX_MODE (Bitfield-Mask: 0x01)    */
#define BPLC_BBP_CONTROL_BPLC_ENABLE_Pos  (0UL)                     /*!< BPLC BBP_CONTROL: BPLC_ENABLE (Bit 0)                 */
#define BPLC_BBP_CONTROL_BPLC_ENABLE_Msk  (0x1UL)                   /*!< BPLC BBP_CONTROL: BPLC_ENABLE (Bitfield-Mask: 0x01)   */
/* ======================================================  BBP_STATUS  ======================================================= */
#define BPLC_BBP_STATUS_TX_COLLISION_Pos  (31UL)                    /*!< BPLC BBP_STATUS: TX_COLLISION (Bit 31)                */
#define BPLC_BBP_STATUS_TX_COLLISION_Msk  (0x80000000UL)            /*!< BPLC BBP_STATUS: TX_COLLISION (Bitfield-Mask: 0x01)   */
#define BPLC_BBP_STATUS_TX_COLLISION_NTB_BUSY_Pos (30UL)            /*!< BPLC BBP_STATUS: TX_COLLISION_NTB_BUSY (Bit 30)       */
#define BPLC_BBP_STATUS_TX_COLLISION_NTB_BUSY_Msk (0x40000000UL)    /*!< BPLC BBP_STATUS: TX_COLLISION_NTB_BUSY (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_TX_COLLISION_IMME_BUSY_Pos (29UL)           /*!< BPLC BBP_STATUS: TX_COLLISION_IMME_BUSY (Bit 29)      */
#define BPLC_BBP_STATUS_TX_COLLISION_IMME_BUSY_Msk (0x20000000UL)   /*!< BPLC BBP_STATUS: TX_COLLISION_IMME_BUSY (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG4_Pos (28UL)                /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG4 (Bit 28)           */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG4_Msk (0x10000000UL)        /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG4 (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG3_Pos (27UL)                /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG3 (Bit 27)           */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG3_Msk (0x8000000UL)         /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG3 (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG2_Pos (26UL)                /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG2 (Bit 26)           */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG2_Msk (0x4000000UL)         /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG2 (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG1_Pos (25UL)                /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG1 (Bit 25)           */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG1_Msk (0x2000000UL)         /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG1 (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG0_Pos (24UL)                /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG0 (Bit 24)           */
#define BPLC_BBP_STATUS_NTB_MATCHED_FLAG0_Msk (0x1000000UL)         /*!< BPLC BBP_STATUS: NTB_MATCHED_FLAG0 (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_TX_NTB_BUSY_Pos   (23UL)                    /*!< BPLC BBP_STATUS: TX_NTB_BUSY (Bit 23)                 */
#define BPLC_BBP_STATUS_TX_NTB_BUSY_Msk   (0x800000UL)              /*!< BPLC BBP_STATUS: TX_NTB_BUSY (Bitfield-Mask: 0x01)    */
#define BPLC_BBP_STATUS_TX_IMME_BUSY_Pos  (22UL)                    /*!< BPLC BBP_STATUS: TX_IMME_BUSY (Bit 22)                */
#define BPLC_BBP_STATUS_TX_IMME_BUSY_Msk  (0x400000UL)              /*!< BPLC BBP_STATUS: TX_IMME_BUSY (Bitfield-Mask: 0x01)   */
#define BPLC_BBP_STATUS_RXOVERFLOW_Pos    (21UL)                    /*!< BPLC BBP_STATUS: RXOVERFLOW (Bit 21)                  */
#define BPLC_BBP_STATUS_RXOVERFLOW_Msk    (0x200000UL)              /*!< BPLC BBP_STATUS: RXOVERFLOW (Bitfield-Mask: 0x01)     */
#define BPLC_BBP_STATUS_RXENDFLAG_Pos     (20UL)                    /*!< BPLC BBP_STATUS: RXENDFLAG (Bit 20)                   */
#define BPLC_BBP_STATUS_RXENDFLAG_Msk     (0x100000UL)              /*!< BPLC BBP_STATUS: RXENDFLAG (Bitfield-Mask: 0x01)      */
#define BPLC_BBP_STATUS_TX_NTB_START_RX_COLLISION_Pos (19UL)        /*!< BPLC BBP_STATUS: TX_NTB_START_RX_COLLISION (Bit 19)   */
#define BPLC_BBP_STATUS_TX_NTB_START_RX_COLLISION_Msk (0x80000UL)   /*!< BPLC BBP_STATUS: TX_NTB_START_RX_COLLISION (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_TX_IMME_START_RX_COLLISION_Pos (18UL)       /*!< BPLC BBP_STATUS: TX_IMME_START_RX_COLLISION (Bit 18)  */
#define BPLC_BBP_STATUS_TX_IMME_START_RX_COLLISION_Msk (0x40000UL)  /*!< BPLC BBP_STATUS: TX_IMME_START_RX_COLLISION (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_SYNCBEGIN_Pos     (17UL)                    /*!< BPLC BBP_STATUS: SYNCBEGIN (Bit 17)                   */
#define BPLC_BBP_STATUS_SYNCBEGIN_Msk     (0x20000UL)               /*!< BPLC BBP_STATUS: SYNCBEGIN (Bitfield-Mask: 0x01)      */
#define BPLC_BBP_STATUS_SYNCBEGINFLAG_Pos (16UL)                    /*!< BPLC BBP_STATUS: SYNCBEGINFLAG (Bit 16)               */
#define BPLC_BBP_STATUS_SYNCBEGINFLAG_Msk (0x10000UL)               /*!< BPLC BBP_STATUS: SYNCBEGINFLAG (Bitfield-Mask: 0x01)  */
#define BPLC_BBP_STATUS_TX_START_TRIGGED_Pos (15UL)                 /*!< BPLC BBP_STATUS: TX_START_TRIGGED (Bit 15)            */
#define BPLC_BBP_STATUS_TX_START_TRIGGED_Msk (0x8000UL)             /*!< BPLC BBP_STATUS: TX_START_TRIGGED (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_TXDMADONEFLAG_Pos (14UL)                    /*!< BPLC BBP_STATUS: TXDMADONEFLAG (Bit 14)               */
#define BPLC_BBP_STATUS_TXDMADONEFLAG_Msk (0x4000UL)                /*!< BPLC BBP_STATUS: TXDMADONEFLAG (Bitfield-Mask: 0x01)  */
#define BPLC_BBP_STATUS_RXFCCRCRES_Pos    (13UL)                    /*!< BPLC BBP_STATUS: RXFCCRCRES (Bit 13)                  */
#define BPLC_BBP_STATUS_RXFCCRCRES_Msk    (0x2000UL)                /*!< BPLC BBP_STATUS: RXFCCRCRES (Bitfield-Mask: 0x01)     */
#define BPLC_BBP_STATUS_RXPLCRCRES_Pos    (9UL)                     /*!< BPLC BBP_STATUS: RXPLCRCRES (Bit 9)                   */
#define BPLC_BBP_STATUS_RXPLCRCRES_Msk    (0x1e00UL)                /*!< BPLC BBP_STATUS: RXPLCRCRES (Bitfield-Mask: 0x0f)     */
#define BPLC_BBP_STATUS_INITIALENDFLAG_Pos (8UL)                    /*!< BPLC BBP_STATUS: INITIALENDFLAG (Bit 8)               */
#define BPLC_BBP_STATUS_INITIALENDFLAG_Msk (0x100UL)                /*!< BPLC BBP_STATUS: INITIALENDFLAG (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_TXENDFLAG_Pos     (7UL)                     /*!< BPLC BBP_STATUS: TXENDFLAG (Bit 7)                    */
#define BPLC_BBP_STATUS_TXENDFLAG_Msk     (0x80UL)                  /*!< BPLC BBP_STATUS: TXENDFLAG (Bitfield-Mask: 0x01)      */
#define BPLC_BBP_STATUS_FRAMESYNCEDFLAG_Pos (6UL)                   /*!< BPLC BBP_STATUS: FRAMESYNCEDFLAG (Bit 6)              */
#define BPLC_BBP_STATUS_FRAMESYNCEDFLAG_Msk (0x40UL)                /*!< BPLC BBP_STATUS: FRAMESYNCEDFLAG (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_RXFCDECODEFINISH_Pos (5UL)                  /*!< BPLC BBP_STATUS: RXFCDECODEFINISH (Bit 5)             */
#define BPLC_BBP_STATUS_RXFCDECODEFINISH_Msk (0x20UL)               /*!< BPLC BBP_STATUS: RXFCDECODEFINISH (Bitfield-Mask: 0x01) */
#define BPLC_BBP_STATUS_RXFCRCVFLAG_Pos   (4UL)                     /*!< BPLC BBP_STATUS: RXFCRCVFLAG (Bit 4)                  */
#define BPLC_BBP_STATUS_RXFCRCVFLAG_Msk   (0x10UL)                  /*!< BPLC BBP_STATUS: RXFCRCVFLAG (Bitfield-Mask: 0x01)    */
#define BPLC_BBP_STATUS_RXPLRCVFLAG_Pos   (0UL)                     /*!< BPLC BBP_STATUS: RXPLRCVFLAG (Bit 0)                  */
#define BPLC_BBP_STATUS_RXPLRCVFLAG_Msk   (0xfUL)                   /*!< BPLC BBP_STATUS: RXPLRCVFLAG (Bitfield-Mask: 0x0f)    */
/* ======================================================  BBP_INT_EN  ======================================================= */
#define BPLC_BBP_INT_EN_NTB_MATCH_IE_Pos  (24UL)                    /*!< BPLC BBP_INT_EN: NTB_MATCH_IE (Bit 24)                */
#define BPLC_BBP_INT_EN_NTB_MATCH_IE_Msk  (0x1f000000UL)            /*!< BPLC BBP_INT_EN: NTB_MATCH_IE (Bitfield-Mask: 0x1f)   */
#define BPLC_BBP_INT_EN_RXOVERFLOWINTEN_Pos (21UL)                  /*!< BPLC BBP_INT_EN: RXOVERFLOWINTEN (Bit 21)             */
#define BPLC_BBP_INT_EN_RXOVERFLOWINTEN_Msk (0x200000UL)            /*!< BPLC BBP_INT_EN: RXOVERFLOWINTEN (Bitfield-Mask: 0x01) */
#define BPLC_BBP_INT_EN_RXENDINTEN_Pos    (20UL)                    /*!< BPLC BBP_INT_EN: RXENDINTEN (Bit 20)                  */
#define BPLC_BBP_INT_EN_RXENDINTEN_Msk    (0x100000UL)              /*!< BPLC BBP_INT_EN: RXENDINTEN (Bitfield-Mask: 0x01)     */
#define BPLC_BBP_INT_EN_TX_START_FAIL_INT_EN_Pos (17UL)             /*!< BPLC BBP_INT_EN: TX_START_FAIL_INT_EN (Bit 17)        */
#define BPLC_BBP_INT_EN_TX_START_FAIL_INT_EN_Msk (0x20000UL)        /*!< BPLC BBP_INT_EN: TX_START_FAIL_INT_EN (Bitfield-Mask: 0x01) */
#define BPLC_BBP_INT_EN_SYNCBEGININTEN_Pos (16UL)                   /*!< BPLC BBP_INT_EN: SYNCBEGININTEN (Bit 16)              */
#define BPLC_BBP_INT_EN_SYNCBEGININTEN_Msk (0x10000UL)              /*!< BPLC BBP_INT_EN: SYNCBEGININTEN (Bitfield-Mask: 0x01) */
#define BPLC_BBP_INT_EN_TXSTARTINTEN_Pos  (15UL)                    /*!< BPLC BBP_INT_EN: TXSTARTINTEN (Bit 15)                */
#define BPLC_BBP_INT_EN_TXSTARTINTEN_Msk  (0x8000UL)                /*!< BPLC BBP_INT_EN: TXSTARTINTEN (Bitfield-Mask: 0x01)   */
#define BPLC_BBP_INT_EN_TXDMADONEINTEN_Pos (14UL)                   /*!< BPLC BBP_INT_EN: TXDMADONEINTEN (Bit 14)              */
#define BPLC_BBP_INT_EN_TXDMADONEINTEN_Msk (0x4000UL)               /*!< BPLC BBP_INT_EN: TXDMADONEINTEN (Bitfield-Mask: 0x01) */
#define BPLC_BBP_INT_EN_INITIALENDINTEN_Pos (8UL)                   /*!< BPLC BBP_INT_EN: INITIALENDINTEN (Bit 8)              */
#define BPLC_BBP_INT_EN_INITIALENDINTEN_Msk (0x100UL)               /*!< BPLC BBP_INT_EN: INITIALENDINTEN (Bitfield-Mask: 0x01) */
#define BPLC_BBP_INT_EN_TXENDINTEN_Pos    (7UL)                     /*!< BPLC BBP_INT_EN: TXENDINTEN (Bit 7)                   */
#define BPLC_BBP_INT_EN_TXENDINTEN_Msk    (0x80UL)                  /*!< BPLC BBP_INT_EN: TXENDINTEN (Bitfield-Mask: 0x01)     */
#define BPLC_BBP_INT_EN_FRAMESYNCEDINTEN_Pos (6UL)                  /*!< BPLC BBP_INT_EN: FRAMESYNCEDINTEN (Bit 6)             */
#define BPLC_BBP_INT_EN_FRAMESYNCEDINTEN_Msk (0x40UL)               /*!< BPLC BBP_INT_EN: FRAMESYNCEDINTEN (Bitfield-Mask: 0x01) */
#define BPLC_BBP_INT_EN_RXFCRCVINTEN_Pos  (4UL)                     /*!< BPLC BBP_INT_EN: RXFCRCVINTEN (Bit 4)                 */
#define BPLC_BBP_INT_EN_RXFCRCVINTEN_Msk  (0x10UL)                  /*!< BPLC BBP_INT_EN: RXFCRCVINTEN (Bitfield-Mask: 0x01)   */
#define BPLC_BBP_INT_EN_RXPLRCVINTEN_Pos  (0UL)                     /*!< BPLC BBP_INT_EN: RXPLRCVINTEN (Bit 0)                 */
#define BPLC_BBP_INT_EN_RXPLRCVINTEN_Msk  (0xfUL)                   /*!< BPLC BBP_INT_EN: RXPLRCVINTEN (Bitfield-Mask: 0x0f)   */
/* ======================================================  SFO_CONFIG  ======================================================= */
#define BPLC_SFO_CONFIG_TX_SFO_CONFIG_Pos (8UL)                     /*!< BPLC SFO_CONFIG: TX_SFO_CONFIG (Bit 8)                */
#define BPLC_SFO_CONFIG_TX_SFO_CONFIG_Msk (0xffff00UL)              /*!< BPLC SFO_CONFIG: TX_SFO_CONFIG (Bitfield-Mask: 0xffff) */
#define BPLC_SFO_CONFIG_SFO_CI_Pos        (5UL)                     /*!< BPLC SFO_CONFIG: SFO_CI (Bit 5)                       */
#define BPLC_SFO_CONFIG_SFO_CI_Msk        (0xe0UL)                  /*!< BPLC SFO_CONFIG: SFO_CI (Bitfield-Mask: 0x07)         */
#define BPLC_SFO_CONFIG_SFO_CL_Pos        (2UL)                     /*!< BPLC SFO_CONFIG: SFO_CL (Bit 2)                       */
#define BPLC_SFO_CONFIG_SFO_CL_Msk        (0x1cUL)                  /*!< BPLC SFO_CONFIG: SFO_CL (Bitfield-Mask: 0x07)         */
#define BPLC_SFO_CONFIG_RX_USE_CONST_SFO_Pos (1UL)                  /*!< BPLC SFO_CONFIG: RX_USE_CONST_SFO (Bit 1)             */
#define BPLC_SFO_CONFIG_RX_USE_CONST_SFO_Msk (0x2UL)                /*!< BPLC SFO_CONFIG: RX_USE_CONST_SFO (Bitfield-Mask: 0x01) */
#define BPLC_SFO_CONFIG_FARROW_ENABLE_Pos (0UL)                     /*!< BPLC SFO_CONFIG: FARROW_ENABLE (Bit 0)                */
#define BPLC_SFO_CONFIG_FARROW_ENABLE_Msk (0x1UL)                   /*!< BPLC SFO_CONFIG: FARROW_ENABLE (Bitfield-Mask: 0x01)  */
/* =======================================================  FC_CONFIG  ======================================================= */
#define BPLC_FC_CONFIG_FC_PB_SIZE_Pos     (8UL)                     /*!< BPLC FC_CONFIG: FC_PB_SIZE (Bit 8)                    */
#define BPLC_FC_CONFIG_FC_PB_SIZE_Msk     (0x1f00UL)                /*!< BPLC FC_CONFIG: FC_PB_SIZE (Bitfield-Mask: 0x1f)      */
#define BPLC_FC_CONFIG_FC_SYM_NUM_Pos     (0UL)                     /*!< BPLC FC_CONFIG: FC_SYM_NUM (Bit 0)                    */
#define BPLC_FC_CONFIG_FC_SYM_NUM_Msk     (0xfUL)                   /*!< BPLC FC_CONFIG: FC_SYM_NUM (Bitfield-Mask: 0x0f)      */
/* ======================================================  FFT_COEFF0  ======================================================= */
#define BPLC_FFT_COEFF0_NBI_DET_FFT_COEFF_Pos (16UL)                /*!< BPLC FFT_COEFF0: NBI_DET_FFT_COEFF (Bit 16)           */
#define BPLC_FFT_COEFF0_NBI_DET_FFT_COEFF_Msk (0x3fff0000UL)        /*!< BPLC FFT_COEFF0: NBI_DET_FFT_COEFF (Bitfield-Mask: 0x3fff) */
#define BPLC_FFT_COEFF0_FFTCOEFFSYNC_Pos  (0UL)                     /*!< BPLC FFT_COEFF0: FFTCOEFFSYNC (Bit 0)                 */
#define BPLC_FFT_COEFF0_FFTCOEFFSYNC_Msk  (0x3fffUL)                /*!< BPLC FFT_COEFF0: FFTCOEFFSYNC (Bitfield-Mask: 0x3fff) */
/* ======================================================  FFT_COEFF1  ======================================================= */
#define BPLC_FFT_COEFF1_GEN_PRE_IFFT_COEFF_IN_Pos (16UL)            /*!< BPLC FFT_COEFF1: GEN_PRE_IFFT_COEFF_IN (Bit 16)       */
#define BPLC_FFT_COEFF1_GEN_PRE_IFFT_COEFF_IN_Msk (0x3fff0000UL)    /*!< BPLC FFT_COEFF1: GEN_PRE_IFFT_COEFF_IN (Bitfield-Mask: 0x3fff) */
#define BPLC_FFT_COEFF1_GEN_LOCAL_PRE_IFFT_COEFF_IN_Pos (0UL)       /*!< BPLC FFT_COEFF1: GEN_LOCAL_PRE_IFFT_COEFF_IN (Bit 0)  */
#define BPLC_FFT_COEFF1_GEN_LOCAL_PRE_IFFT_COEFF_IN_Msk (0x3fffUL)  /*!< BPLC FFT_COEFF1: GEN_LOCAL_PRE_IFFT_COEFF_IN (Bitfield-Mask: 0x3fff) */
/* ======================================================  FFT_COEFF2  ======================================================= */
#define BPLC_FFT_COEFF2_RXSYM_FFTCOEFFPL_Pos (16UL)                 /*!< BPLC FFT_COEFF2: RXSYM_FFTCOEFFPL (Bit 16)            */
#define BPLC_FFT_COEFF2_RXSYM_FFTCOEFFPL_Msk (0x3fff0000UL)         /*!< BPLC FFT_COEFF2: RXSYM_FFTCOEFFPL (Bitfield-Mask: 0x3fff) */
#define BPLC_FFT_COEFF2_RXSYM_FFTCOEFFFC_Pos (0UL)                  /*!< BPLC FFT_COEFF2: RXSYM_FFTCOEFFFC (Bit 0)             */
#define BPLC_FFT_COEFF2_RXSYM_FFTCOEFFFC_Msk (0x3fffUL)             /*!< BPLC FFT_COEFF2: RXSYM_FFTCOEFFFC (Bitfield-Mask: 0x3fff) */
/* ======================================================  FFT_COEFF3  ======================================================= */
#define BPLC_FFT_COEFF3_TX_IFFT_COEFF_PL_IN_Pos (16UL)              /*!< BPLC FFT_COEFF3: TX_IFFT_COEFF_PL_IN (Bit 16)         */
#define BPLC_FFT_COEFF3_TX_IFFT_COEFF_PL_IN_Msk (0x3fff0000UL)      /*!< BPLC FFT_COEFF3: TX_IFFT_COEFF_PL_IN (Bitfield-Mask: 0x3fff) */
#define BPLC_FFT_COEFF3_TX_IFFT_COEFF_FC_IN_Pos (0UL)               /*!< BPLC FFT_COEFF3: TX_IFFT_COEFF_FC_IN (Bit 0)          */
#define BPLC_FFT_COEFF3_TX_IFFT_COEFF_FC_IN_Msk (0x3fffUL)          /*!< BPLC FFT_COEFF3: TX_IFFT_COEFF_FC_IN (Bitfield-Mask: 0x3fff) */
/* ======================================================  FRAMESYNC0  ======================================================= */
#define BPLC_FRAMESYNC0_AUTOCORRSYNCMTHR_Pos (16UL)                 /*!< BPLC FRAMESYNC0: AUTOCORRSYNCMTHR (Bit 16)            */
#define BPLC_FRAMESYNC0_AUTOCORRSYNCMTHR_Msk (0xffff0000UL)         /*!< BPLC FRAMESYNC0: AUTOCORRSYNCMTHR (Bitfield-Mask: 0xffff) */
#define BPLC_FRAMESYNC0_SYNCBEGINCONTTHR_Pos (12UL)                 /*!< BPLC FRAMESYNC0: SYNCBEGINCONTTHR (Bit 12)            */
#define BPLC_FRAMESYNC0_SYNCBEGINCONTTHR_Msk (0xf000UL)             /*!< BPLC FRAMESYNC0: SYNCBEGINCONTTHR (Bitfield-Mask: 0x0f) */
#define BPLC_FRAMESYNC0_MAXWINLEN_Pos     (0UL)                     /*!< BPLC FRAMESYNC0: MAXWINLEN (Bit 0)                    */
#define BPLC_FRAMESYNC0_MAXWINLEN_Msk     (0xfffUL)                 /*!< BPLC FRAMESYNC0: MAXWINLEN (Bitfield-Mask: 0xfff)     */
/* ======================================================  FRAMESYNC1  ======================================================= */
#define BPLC_FRAMESYNC1_SYNCMRATIOTHR_Pos (24UL)                    /*!< BPLC FRAMESYNC1: SYNCMRATIOTHR (Bit 24)               */
#define BPLC_FRAMESYNC1_SYNCMRATIOTHR_Msk (0x3f000000UL)            /*!< BPLC FRAMESYNC1: SYNCMRATIOTHR (Bitfield-Mask: 0x3f)  */
#define BPLC_FRAMESYNC1_CONTDISTANCETHR_Pos (16UL)                  /*!< BPLC FRAMESYNC1: CONTDISTANCETHR (Bit 16)             */
#define BPLC_FRAMESYNC1_CONTDISTANCETHR_Msk (0x3f0000UL)            /*!< BPLC FRAMESYNC1: CONTDISTANCETHR (Bitfield-Mask: 0x3f) */
#define BPLC_FRAMESYNC1_SKIPLEN_Pos       (8UL)                     /*!< BPLC FRAMESYNC1: SKIPLEN (Bit 8)                      */
#define BPLC_FRAMESYNC1_SKIPLEN_Msk       (0x1f00UL)                /*!< BPLC FRAMESYNC1: SKIPLEN (Bitfield-Mask: 0x1f)        */
#define BPLC_FRAMESYNC1_RATIOTHR_Pos      (0UL)                     /*!< BPLC FRAMESYNC1: RATIOTHR (Bit 0)                     */
#define BPLC_FRAMESYNC1_RATIOTHR_Msk      (0x3fUL)                  /*!< BPLC FRAMESYNC1: RATIOTHR (Bitfield-Mask: 0x3f)       */
/* ======================================================  FRAMESYNC2  ======================================================= */
#define BPLC_FRAMESYNC2_ALPHA_Pos         (30UL)                    /*!< BPLC FRAMESYNC2: ALPHA (Bit 30)                       */
#define BPLC_FRAMESYNC2_ALPHA_Msk         (0xc0000000UL)            /*!< BPLC FRAMESYNC2: ALPHA (Bitfield-Mask: 0x03)          */
#define BPLC_FRAMESYNC2_CHECKLEN_Pos      (20UL)                    /*!< BPLC FRAMESYNC2: CHECKLEN (Bit 20)                    */
#define BPLC_FRAMESYNC2_CHECKLEN_Msk      (0x3ff00000UL)            /*!< BPLC FRAMESYNC2: CHECKLEN (Bitfield-Mask: 0x3ff)      */
#define BPLC_FRAMESYNC2_AUTOCORRTHR_Pos   (0UL)                     /*!< BPLC FRAMESYNC2: AUTOCORRTHR (Bit 0)                  */
#define BPLC_FRAMESYNC2_AUTOCORRTHR_Msk   (0xfffffUL)               /*!< BPLC FRAMESYNC2: AUTOCORRTHR (Bitfield-Mask: 0xfffff) */
/* =====================================================  PHYATTRIBUTE0  ===================================================== */
#define BPLC_PHYATTRIBUTE0_PL_CRC_SEL_Pos (31UL)                    /*!< BPLC PHYATTRIBUTE0: PL_CRC_SEL (Bit 31)               */
#define BPLC_PHYATTRIBUTE0_PL_CRC_SEL_Msk (0x80000000UL)            /*!< BPLC PHYATTRIBUTE0: PL_CRC_SEL (Bitfield-Mask: 0x01)  */
#define BPLC_PHYATTRIBUTE0_IEEE_PROTOCAL_Pos (30UL)                 /*!< BPLC PHYATTRIBUTE0: IEEE_PROTOCAL (Bit 30)            */
#define BPLC_PHYATTRIBUTE0_IEEE_PROTOCAL_Msk (0x40000000UL)         /*!< BPLC PHYATTRIBUTE0: IEEE_PROTOCAL (Bitfield-Mask: 0x01) */
#define BPLC_PHYATTRIBUTE0_PUNC_MODE_DIR_OPT_Pos (29UL)             /*!< BPLC PHYATTRIBUTE0: PUNC_MODE_DIR_OPT (Bit 29)        */
#define BPLC_PHYATTRIBUTE0_PUNC_MODE_DIR_OPT_Msk (0x20000000UL)     /*!< BPLC PHYATTRIBUTE0: PUNC_MODE_DIR_OPT (Bitfield-Mask: 0x01) */
#define BPLC_PHYATTRIBUTE0_NIBBLE_ROT_MODE_Pos (28UL)               /*!< BPLC PHYATTRIBUTE0: NIBBLE_ROT_MODE (Bit 28)          */
#define BPLC_PHYATTRIBUTE0_NIBBLE_ROT_MODE_Msk (0x10000000UL)       /*!< BPLC PHYATTRIBUTE0: NIBBLE_ROT_MODE (Bitfield-Mask: 0x01) */
#define BPLC_PHYATTRIBUTE0_SCRAMBLERSTMODE_Pos (27UL)               /*!< BPLC PHYATTRIBUTE0: SCRAMBLERSTMODE (Bit 27)          */
#define BPLC_PHYATTRIBUTE0_SCRAMBLERSTMODE_Msk (0x8000000UL)        /*!< BPLC PHYATTRIBUTE0: SCRAMBLERSTMODE (Bitfield-Mask: 0x01) */
#define BPLC_PHYATTRIBUTE0_PROTOCOL_VER_Pos (26UL)                  /*!< BPLC PHYATTRIBUTE0: PROTOCOL_VER (Bit 26)             */
#define BPLC_PHYATTRIBUTE0_PROTOCOL_VER_Msk (0x4000000UL)           /*!< BPLC PHYATTRIBUTE0: PROTOCOL_VER (Bitfield-Mask: 0x01) */
#define BPLC_PHYATTRIBUTE0_PILEN1_Pos     (17UL)                    /*!< BPLC PHYATTRIBUTE0: PILEN1 (Bit 17)                   */
#define BPLC_PHYATTRIBUTE0_PILEN1_Msk     (0x3fe0000UL)             /*!< BPLC PHYATTRIBUTE0: PILEN1 (Bitfield-Mask: 0x1ff)     */
#define BPLC_PHYATTRIBUTE0_PILEN0_Pos     (8UL)                     /*!< BPLC PHYATTRIBUTE0: PILEN0 (Bit 8)                    */
#define BPLC_PHYATTRIBUTE0_PILEN0_Msk     (0x1ff00UL)               /*!< BPLC PHYATTRIBUTE0: PILEN0 (Bitfield-Mask: 0x1ff)     */
#define BPLC_PHYATTRIBUTE0_RILEN_Pos      (0UL)                     /*!< BPLC PHYATTRIBUTE0: RILEN (Bit 0)                     */
#define BPLC_PHYATTRIBUTE0_RILEN_Msk      (0xffUL)                  /*!< BPLC PHYATTRIBUTE0: RILEN (Bitfield-Mask: 0xff)       */
/* =====================================================  PHYATTRIBUTE1  ===================================================== */
#define BPLC_PHYATTRIBUTE1_LOW_PWR_SYNC_EN_Pos (23UL)               /*!< BPLC PHYATTRIBUTE1: LOW_PWR_SYNC_EN (Bit 23)          */
#define BPLC_PHYATTRIBUTE1_LOW_PWR_SYNC_EN_Msk (0x800000UL)         /*!< BPLC PHYATTRIBUTE1: LOW_PWR_SYNC_EN (Bitfield-Mask: 0x01) */
#define BPLC_PHYATTRIBUTE1_CRC_ERR_INSERT_Pos (16UL)                /*!< BPLC PHYATTRIBUTE1: CRC_ERR_INSERT (Bit 16)           */
#define BPLC_PHYATTRIBUTE1_CRC_ERR_INSERT_Msk (0x1f0000UL)          /*!< BPLC PHYATTRIBUTE1: CRC_ERR_INSERT (Bitfield-Mask: 0x1f) */
#define BPLC_PHYATTRIBUTE1_OFDMPOSPRE_Pos (0UL)                     /*!< BPLC PHYATTRIBUTE1: OFDMPOSPRE (Bit 0)                */
#define BPLC_PHYATTRIBUTE1_OFDMPOSPRE_Msk (0x7fUL)                  /*!< BPLC PHYATTRIBUTE1: OFDMPOSPRE (Bitfield-Mask: 0x7f)  */
/* =====================================================  DMA_RX_BADDR  ====================================================== */
#define BPLC_DMA_RX_BADDR_RX_BASSADDR_Pos (0UL)                     /*!< BPLC DMA_RX_BADDR: RX_BASSADDR (Bit 0)                */
#define BPLC_DMA_RX_BADDR_RX_BASSADDR_Msk (0xffffffffUL)            /*!< BPLC DMA_RX_BADDR: RX_BASSADDR (Bitfield-Mask: 0xffffffff) */
/* =====================================================  DMA_TX_BADDR  ====================================================== */
#define BPLC_DMA_TX_BADDR_TX_BASSADDR_Pos (0UL)                     /*!< BPLC DMA_TX_BADDR: TX_BASSADDR (Bit 0)                */
#define BPLC_DMA_TX_BADDR_TX_BASSADDR_Msk (0xffffffffUL)            /*!< BPLC DMA_TX_BADDR: TX_BASSADDR (Bitfield-Mask: 0xffffffff) */
/* ======================================================  DMA_CONTROL  ====================================================== */
#define BPLC_DMA_CONTROL_TX_HMASTLOCKEN_Pos (3UL)                   /*!< BPLC DMA_CONTROL: TX_HMASTLOCKEN (Bit 3)              */
#define BPLC_DMA_CONTROL_TX_HMASTLOCKEN_Msk (0x8UL)                 /*!< BPLC DMA_CONTROL: TX_HMASTLOCKEN (Bitfield-Mask: 0x01) */
#define BPLC_DMA_CONTROL_RX_HMASTLOCKEN_Pos (2UL)                   /*!< BPLC DMA_CONTROL: RX_HMASTLOCKEN (Bit 2)              */
#define BPLC_DMA_CONTROL_RX_HMASTLOCKEN_Msk (0x4UL)                 /*!< BPLC DMA_CONTROL: RX_HMASTLOCKEN (Bitfield-Mask: 0x01) */
/* =====================================================  TX_PL_CONFIG0  ===================================================== */
#define BPLC_TX_PL_CONFIG0_TX_INTERSHIFTSTEP_Pos (28UL)             /*!< BPLC TX_PL_CONFIG0: TX_INTERSHIFTSTEP (Bit 28)        */
#define BPLC_TX_PL_CONFIG0_TX_INTERSHIFTSTEP_Msk (0xf0000000UL)     /*!< BPLC TX_PL_CONFIG0: TX_INTERSHIFTSTEP (Bitfield-Mask: 0x0f) */
#define BPLC_TX_PL_CONFIG0_TX_COPYNUM_Pos (24UL)                    /*!< BPLC TX_PL_CONFIG0: TX_COPYNUM (Bit 24)               */
#define BPLC_TX_PL_CONFIG0_TX_COPYNUM_Msk (0xf000000UL)             /*!< BPLC TX_PL_CONFIG0: TX_COPYNUM (Bitfield-Mask: 0x0f)  */
#define BPLC_TX_PL_CONFIG0_TX_PBNUM_Pos   (18UL)                    /*!< BPLC TX_PL_CONFIG0: TX_PBNUM (Bit 18)                 */
#define BPLC_TX_PL_CONFIG0_TX_PBNUM_Msk   (0x1c0000UL)              /*!< BPLC TX_PL_CONFIG0: TX_PBNUM (Bitfield-Mask: 0x07)    */
#define BPLC_TX_PL_CONFIG0_TX_MODULATIONMODE_Pos (16UL)             /*!< BPLC TX_PL_CONFIG0: TX_MODULATIONMODE (Bit 16)        */
#define BPLC_TX_PL_CONFIG0_TX_MODULATIONMODE_Msk (0x30000UL)        /*!< BPLC TX_PL_CONFIG0: TX_MODULATIONMODE (Bitfield-Mask: 0x03) */
#define BPLC_TX_PL_CONFIG0_TX_PL_SYMNUMPERPB_Pos (0UL)              /*!< BPLC TX_PL_CONFIG0: TX_PL_SYMNUMPERPB (Bit 0)         */
#define BPLC_TX_PL_CONFIG0_TX_PL_SYMNUMPERPB_Msk (0xffffUL)         /*!< BPLC TX_PL_CONFIG0: TX_PL_SYMNUMPERPB (Bitfield-Mask: 0xffff) */
/* =====================================================  TX_PL_CONFIG1  ===================================================== */
#define BPLC_TX_PL_CONFIG1_TX_BITSINLASTSYMB_Pos (18UL)             /*!< BPLC TX_PL_CONFIG1: TX_BITSINLASTSYMB (Bit 18)        */
#define BPLC_TX_PL_CONFIG1_TX_BITSINLASTSYMB_Msk (0x3ffc0000UL)     /*!< BPLC TX_PL_CONFIG1: TX_BITSINLASTSYMB (Bitfield-Mask: 0xfff) */
#define BPLC_TX_PL_CONFIG1_TX_CARRIERNUMPERINTER_Pos (9UL)          /*!< BPLC TX_PL_CONFIG1: TX_CARRIERNUMPERINTER (Bit 9)     */
#define BPLC_TX_PL_CONFIG1_TX_CARRIERNUMPERINTER_Msk (0x3fe00UL)    /*!< BPLC TX_PL_CONFIG1: TX_CARRIERNUMPERINTER (Bitfield-Mask: 0x1ff) */
#define BPLC_TX_PL_CONFIG1_TX_CARRIERNUMPERGROUP_Pos (0UL)          /*!< BPLC TX_PL_CONFIG1: TX_CARRIERNUMPERGROUP (Bit 0)     */
#define BPLC_TX_PL_CONFIG1_TX_CARRIERNUMPERGROUP_Msk (0x1ffUL)      /*!< BPLC TX_PL_CONFIG1: TX_CARRIERNUMPERGROUP (Bitfield-Mask: 0x1ff) */
/* =====================================================  TX_PL_CONFIG2  ===================================================== */
#define BPLC_TX_PL_CONFIG2_TX_PBSIZE_Pos  (16UL)                    /*!< BPLC TX_PL_CONFIG2: TX_PBSIZE (Bit 16)                */
#define BPLC_TX_PL_CONFIG2_TX_PBSIZE_Msk  (0x3ff0000UL)             /*!< BPLC TX_PL_CONFIG2: TX_PBSIZE (Bitfield-Mask: 0x3ff)  */
#define BPLC_TX_PL_CONFIG2_TX_BITSPERGROUP_Pos (0UL)                /*!< BPLC TX_PL_CONFIG2: TX_BITSPERGROUP (Bit 0)           */
#define BPLC_TX_PL_CONFIG2_TX_BITSPERGROUP_Msk (0x7ffUL)            /*!< BPLC TX_PL_CONFIG2: TX_BITSPERGROUP (Bitfield-Mask: 0x7ff) */
/* =====================================================  TX_PL_CONFIG3  ===================================================== */
#define BPLC_TX_PL_CONFIG3_TX_PUNCMODE_Pos (21UL)                   /*!< BPLC TX_PL_CONFIG3: TX_PUNCMODE (Bit 21)              */
#define BPLC_TX_PL_CONFIG3_TX_PUNCMODE_Msk (0x200000UL)             /*!< BPLC TX_PL_CONFIG3: TX_PUNCMODE (Bitfield-Mask: 0x01) */
#define BPLC_TX_PL_CONFIG3_TX_ROBOUSEDCARRIERNUM_Pos (11UL)         /*!< BPLC TX_PL_CONFIG3: TX_ROBOUSEDCARRIERNUM (Bit 11)    */
#define BPLC_TX_PL_CONFIG3_TX_ROBOUSEDCARRIERNUM_Msk (0x1ff800UL)   /*!< BPLC TX_PL_CONFIG3: TX_ROBOUSEDCARRIERNUM (Bitfield-Mask: 0x3ff) */
#define BPLC_TX_PL_CONFIG3_TX_NPAD_Pos    (0UL)                     /*!< BPLC TX_PL_CONFIG3: TX_NPAD (Bit 0)                   */
#define BPLC_TX_PL_CONFIG3_TX_NPAD_Msk    (0x7ffUL)                 /*!< BPLC TX_PL_CONFIG3: TX_NPAD (Bitfield-Mask: 0x7ff)    */
/* =====================================================  TX_ROBOMREG0  ====================================================== */
#define BPLC_TX_ROBOMREG0_TX_ROBOM0_Pos   (24UL)                    /*!< BPLC TX_ROBOMREG0: TX_ROBOM0 (Bit 24)                 */
#define BPLC_TX_ROBOMREG0_TX_ROBOM0_Msk   (0x7f000000UL)            /*!< BPLC TX_ROBOMREG0: TX_ROBOM0 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG0_TX_ROBOM1_Pos   (16UL)                    /*!< BPLC TX_ROBOMREG0: TX_ROBOM1 (Bit 16)                 */
#define BPLC_TX_ROBOMREG0_TX_ROBOM1_Msk   (0x7f0000UL)              /*!< BPLC TX_ROBOMREG0: TX_ROBOM1 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG0_TX_ROBOM2_Pos   (8UL)                     /*!< BPLC TX_ROBOMREG0: TX_ROBOM2 (Bit 8)                  */
#define BPLC_TX_ROBOMREG0_TX_ROBOM2_Msk   (0x7f00UL)                /*!< BPLC TX_ROBOMREG0: TX_ROBOM2 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG0_TX_ROBOM3_Pos   (0UL)                     /*!< BPLC TX_ROBOMREG0: TX_ROBOM3 (Bit 0)                  */
#define BPLC_TX_ROBOMREG0_TX_ROBOM3_Msk   (0x7fUL)                  /*!< BPLC TX_ROBOMREG0: TX_ROBOM3 (Bitfield-Mask: 0x7f)    */
/* =====================================================  TX_ROBOMREG1  ====================================================== */
#define BPLC_TX_ROBOMREG1_TX_ROBOM4_Pos   (24UL)                    /*!< BPLC TX_ROBOMREG1: TX_ROBOM4 (Bit 24)                 */
#define BPLC_TX_ROBOMREG1_TX_ROBOM4_Msk   (0x7f000000UL)            /*!< BPLC TX_ROBOMREG1: TX_ROBOM4 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG1_TX_ROBOM5_Pos   (16UL)                    /*!< BPLC TX_ROBOMREG1: TX_ROBOM5 (Bit 16)                 */
#define BPLC_TX_ROBOMREG1_TX_ROBOM5_Msk   (0x7f0000UL)              /*!< BPLC TX_ROBOMREG1: TX_ROBOM5 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG1_TX_ROBOM6_Pos   (8UL)                     /*!< BPLC TX_ROBOMREG1: TX_ROBOM6 (Bit 8)                  */
#define BPLC_TX_ROBOMREG1_TX_ROBOM6_Msk   (0x7f00UL)                /*!< BPLC TX_ROBOMREG1: TX_ROBOM6 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG1_TX_ROBOM7_Pos   (0UL)                     /*!< BPLC TX_ROBOMREG1: TX_ROBOM7 (Bit 0)                  */
#define BPLC_TX_ROBOMREG1_TX_ROBOM7_Msk   (0x7fUL)                  /*!< BPLC TX_ROBOMREG1: TX_ROBOM7 (Bitfield-Mask: 0x7f)    */
/* =====================================================  TX_ROBOMREG2  ====================================================== */
#define BPLC_TX_ROBOMREG2_TX_ROBOM8_Pos   (24UL)                    /*!< BPLC TX_ROBOMREG2: TX_ROBOM8 (Bit 24)                 */
#define BPLC_TX_ROBOMREG2_TX_ROBOM8_Msk   (0x7f000000UL)            /*!< BPLC TX_ROBOMREG2: TX_ROBOM8 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG2_TX_ROBOM9_Pos   (16UL)                    /*!< BPLC TX_ROBOMREG2: TX_ROBOM9 (Bit 16)                 */
#define BPLC_TX_ROBOMREG2_TX_ROBOM9_Msk   (0x7f0000UL)              /*!< BPLC TX_ROBOMREG2: TX_ROBOM9 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBOMREG2_TX_ROBOM10_Pos  (8UL)                     /*!< BPLC TX_ROBOMREG2: TX_ROBOM10 (Bit 8)                 */
#define BPLC_TX_ROBOMREG2_TX_ROBOM10_Msk  (0x7f00UL)                /*!< BPLC TX_ROBOMREG2: TX_ROBOM10 (Bitfield-Mask: 0x7f)   */
#define BPLC_TX_ROBOMREG2_TX_ROBOM11_Pos  (0UL)                     /*!< BPLC TX_ROBOMREG2: TX_ROBOM11 (Bit 0)                 */
#define BPLC_TX_ROBOMREG2_TX_ROBOM11_Msk  (0x7fUL)                  /*!< BPLC TX_ROBOMREG2: TX_ROBOM11 (Bitfield-Mask: 0x7f)   */
/* =====================================================  TX_ROBOMREG3  ====================================================== */
#define BPLC_TX_ROBOMREG3_TX_ROBOM12_Pos  (8UL)                     /*!< BPLC TX_ROBOMREG3: TX_ROBOM12 (Bit 8)                 */
#define BPLC_TX_ROBOMREG3_TX_ROBOM12_Msk  (0x7f00UL)                /*!< BPLC TX_ROBOMREG3: TX_ROBOM12 (Bitfield-Mask: 0x7f)   */
#define BPLC_TX_ROBOMREG3_TX_ROBOM13_Pos  (0UL)                     /*!< BPLC TX_ROBOMREG3: TX_ROBOM13 (Bit 0)                 */
#define BPLC_TX_ROBOMREG3_TX_ROBOM13_Msk  (0x7fUL)                  /*!< BPLC TX_ROBOMREG3: TX_ROBOM13 (Bitfield-Mask: 0x7f)   */
/* =====================================================  TX_ROBONREG0  ====================================================== */
#define BPLC_TX_ROBONREG0_TX_ROBON0_Pos   (24UL)                    /*!< BPLC TX_ROBONREG0: TX_ROBON0 (Bit 24)                 */
#define BPLC_TX_ROBONREG0_TX_ROBON0_Msk   (0x7f000000UL)            /*!< BPLC TX_ROBONREG0: TX_ROBON0 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG0_TX_ROBON1_Pos   (16UL)                    /*!< BPLC TX_ROBONREG0: TX_ROBON1 (Bit 16)                 */
#define BPLC_TX_ROBONREG0_TX_ROBON1_Msk   (0x7f0000UL)              /*!< BPLC TX_ROBONREG0: TX_ROBON1 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG0_TX_ROBON2_Pos   (8UL)                     /*!< BPLC TX_ROBONREG0: TX_ROBON2 (Bit 8)                  */
#define BPLC_TX_ROBONREG0_TX_ROBON2_Msk   (0x7f00UL)                /*!< BPLC TX_ROBONREG0: TX_ROBON2 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG0_TX_ROBON3_Pos   (0UL)                     /*!< BPLC TX_ROBONREG0: TX_ROBON3 (Bit 0)                  */
#define BPLC_TX_ROBONREG0_TX_ROBON3_Msk   (0x7fUL)                  /*!< BPLC TX_ROBONREG0: TX_ROBON3 (Bitfield-Mask: 0x7f)    */
/* =====================================================  TX_ROBONREG1  ====================================================== */
#define BPLC_TX_ROBONREG1_TX_ROBON4_Pos   (24UL)                    /*!< BPLC TX_ROBONREG1: TX_ROBON4 (Bit 24)                 */
#define BPLC_TX_ROBONREG1_TX_ROBON4_Msk   (0x7f000000UL)            /*!< BPLC TX_ROBONREG1: TX_ROBON4 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG1_TX_ROBON5_Pos   (16UL)                    /*!< BPLC TX_ROBONREG1: TX_ROBON5 (Bit 16)                 */
#define BPLC_TX_ROBONREG1_TX_ROBON5_Msk   (0x7f0000UL)              /*!< BPLC TX_ROBONREG1: TX_ROBON5 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG1_TX_ROBON6_Pos   (8UL)                     /*!< BPLC TX_ROBONREG1: TX_ROBON6 (Bit 8)                  */
#define BPLC_TX_ROBONREG1_TX_ROBON6_Msk   (0x7f00UL)                /*!< BPLC TX_ROBONREG1: TX_ROBON6 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG1_TX_ROBON7_Pos   (0UL)                     /*!< BPLC TX_ROBONREG1: TX_ROBON7 (Bit 0)                  */
#define BPLC_TX_ROBONREG1_TX_ROBON7_Msk   (0x7fUL)                  /*!< BPLC TX_ROBONREG1: TX_ROBON7 (Bitfield-Mask: 0x7f)    */
/* =====================================================  TX_ROBONREG2  ====================================================== */
#define BPLC_TX_ROBONREG2_TX_ROBON8_Pos   (24UL)                    /*!< BPLC TX_ROBONREG2: TX_ROBON8 (Bit 24)                 */
#define BPLC_TX_ROBONREG2_TX_ROBON8_Msk   (0x7f000000UL)            /*!< BPLC TX_ROBONREG2: TX_ROBON8 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG2_TX_ROBON9_Pos   (16UL)                    /*!< BPLC TX_ROBONREG2: TX_ROBON9 (Bit 16)                 */
#define BPLC_TX_ROBONREG2_TX_ROBON9_Msk   (0x7f0000UL)              /*!< BPLC TX_ROBONREG2: TX_ROBON9 (Bitfield-Mask: 0x7f)    */
#define BPLC_TX_ROBONREG2_TX_ROBON10_Pos  (8UL)                     /*!< BPLC TX_ROBONREG2: TX_ROBON10 (Bit 8)                 */
#define BPLC_TX_ROBONREG2_TX_ROBON10_Msk  (0x7f00UL)                /*!< BPLC TX_ROBONREG2: TX_ROBON10 (Bitfield-Mask: 0x7f)   */
#define BPLC_TX_ROBONREG2_TX_ROBON11_Pos  (0UL)                     /*!< BPLC TX_ROBONREG2: TX_ROBON11 (Bit 0)                 */
#define BPLC_TX_ROBONREG2_TX_ROBON11_Msk  (0x7fUL)                  /*!< BPLC TX_ROBONREG2: TX_ROBON11 (Bitfield-Mask: 0x7f)   */
/* =====================================================  TX_ROBONREG3  ====================================================== */
#define BPLC_TX_ROBONREG3_TX_ROBON12_Pos  (8UL)                     /*!< BPLC TX_ROBONREG3: TX_ROBON12 (Bit 8)                 */
#define BPLC_TX_ROBONREG3_TX_ROBON12_Msk  (0x7f00UL)                /*!< BPLC TX_ROBONREG3: TX_ROBON12 (Bitfield-Mask: 0x7f)   */
#define BPLC_TX_ROBONREG3_TX_ROBON13_Pos  (0UL)                     /*!< BPLC TX_ROBONREG3: TX_ROBON13 (Bit 0)                 */
#define BPLC_TX_ROBONREG3_TX_ROBON13_Msk  (0x7fUL)                  /*!< BPLC TX_ROBONREG3: TX_ROBON13 (Bitfield-Mask: 0x7f)   */
/* ==================================================  TX_ROBOINTERPADREG0  ================================================== */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD0_Pos (24UL)        /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD0 (Bit 24)   */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD0_Msk (0x7f000000UL) /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD0 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD1_Pos (16UL)        /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD1 (Bit 16)   */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD1_Msk (0x7f0000UL)  /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD1 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD2_Pos (8UL)         /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD2 (Bit 8)    */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD2_Msk (0x7f00UL)    /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD2 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD3_Pos (0UL)         /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD3 (Bit 0)    */
#define BPLC_TX_ROBOINTERPADREG0_TX_ROBOINTERPAD3_Msk (0x7fUL)      /*!< BPLC TX_ROBOINTERPADREG0: TX_ROBOINTERPAD3 (Bitfield-Mask: 0x7f) */
/* ==================================================  TX_ROBOINTERPADREG1  ================================================== */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD4_Pos (24UL)        /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD4 (Bit 24)   */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD4_Msk (0x7f000000UL) /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD4 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD5_Pos (16UL)        /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD5 (Bit 16)   */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD5_Msk (0x7f0000UL)  /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD5 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD6_Pos (8UL)         /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD6 (Bit 8)    */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD6_Msk (0x7f00UL)    /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD6 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD7_Pos (0UL)         /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD7 (Bit 0)    */
#define BPLC_TX_ROBOINTERPADREG1_TX_ROBOINTERPAD7_Msk (0x7fUL)      /*!< BPLC TX_ROBOINTERPADREG1: TX_ROBOINTERPAD7 (Bitfield-Mask: 0x7f) */
/* ==================================================  TX_ROBOINTERPADREG2  ================================================== */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD8_Pos (24UL)        /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD8 (Bit 24)   */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD8_Msk (0x7f000000UL) /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD8 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD9_Pos (16UL)        /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD9 (Bit 16)   */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD9_Msk (0x7f0000UL)  /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD9 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD10_Pos (8UL)        /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD10 (Bit 8)   */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD10_Msk (0x7f00UL)   /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD10 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD11_Pos (0UL)        /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD11 (Bit 0)   */
#define BPLC_TX_ROBOINTERPADREG2_TX_ROBOINTERPAD11_Msk (0x7fUL)     /*!< BPLC TX_ROBOINTERPADREG2: TX_ROBOINTERPAD11 (Bitfield-Mask: 0x7f) */
/* ==================================================  TX_ROBOINTERPADREG3  ================================================== */
#define BPLC_TX_ROBOINTERPADREG3_TX_ROBOINTERPAD12_Pos (8UL)        /*!< BPLC TX_ROBOINTERPADREG3: TX_ROBOINTERPAD12 (Bit 8)   */
#define BPLC_TX_ROBOINTERPADREG3_TX_ROBOINTERPAD12_Msk (0x7f00UL)   /*!< BPLC TX_ROBOINTERPADREG3: TX_ROBOINTERPAD12 (Bitfield-Mask: 0x7f) */
#define BPLC_TX_ROBOINTERPADREG3_TX_ROBOINTERPAD13_Pos (0UL)        /*!< BPLC TX_ROBOINTERPADREG3: TX_ROBOINTERPAD13 (Bit 0)   */
#define BPLC_TX_ROBOINTERPADREG3_TX_ROBOINTERPAD13_Msk (0x7fUL)     /*!< BPLC TX_ROBOINTERPADREG3: TX_ROBOINTERPAD13 (Bitfield-Mask: 0x7f) */
/* =====================================================  RX_PL_CONFIG0  ===================================================== */
#define BPLC_RX_PL_CONFIG0_RX_INTERSHIFTSTEP_Pos (28UL)             /*!< BPLC RX_PL_CONFIG0: RX_INTERSHIFTSTEP (Bit 28)        */
#define BPLC_RX_PL_CONFIG0_RX_INTERSHIFTSTEP_Msk (0xf0000000UL)     /*!< BPLC RX_PL_CONFIG0: RX_INTERSHIFTSTEP (Bitfield-Mask: 0x0f) */
#define BPLC_RX_PL_CONFIG0_RX_COPYNUM_Pos (24UL)                    /*!< BPLC RX_PL_CONFIG0: RX_COPYNUM (Bit 24)               */
#define BPLC_RX_PL_CONFIG0_RX_COPYNUM_Msk (0xf000000UL)             /*!< BPLC RX_PL_CONFIG0: RX_COPYNUM (Bitfield-Mask: 0x0f)  */
#define BPLC_RX_PL_CONFIG0_RX_PBNUM_Pos   (18UL)                    /*!< BPLC RX_PL_CONFIG0: RX_PBNUM (Bit 18)                 */
#define BPLC_RX_PL_CONFIG0_RX_PBNUM_Msk   (0x1c0000UL)              /*!< BPLC RX_PL_CONFIG0: RX_PBNUM (Bitfield-Mask: 0x07)    */
#define BPLC_RX_PL_CONFIG0_RX_MODULATIONMODE_Pos (16UL)             /*!< BPLC RX_PL_CONFIG0: RX_MODULATIONMODE (Bit 16)        */
#define BPLC_RX_PL_CONFIG0_RX_MODULATIONMODE_Msk (0x30000UL)        /*!< BPLC RX_PL_CONFIG0: RX_MODULATIONMODE (Bitfield-Mask: 0x03) */
#define BPLC_RX_PL_CONFIG0_RX_PL_SYMNUMPERPB_Pos (0UL)              /*!< BPLC RX_PL_CONFIG0: RX_PL_SYMNUMPERPB (Bit 0)         */
#define BPLC_RX_PL_CONFIG0_RX_PL_SYMNUMPERPB_Msk (0xffffUL)         /*!< BPLC RX_PL_CONFIG0: RX_PL_SYMNUMPERPB (Bitfield-Mask: 0xffff) */
/* =====================================================  RX_PL_CONFIG1  ===================================================== */
#define BPLC_RX_PL_CONFIG1_RX_BITSINLASTSYMB_Pos (18UL)             /*!< BPLC RX_PL_CONFIG1: RX_BITSINLASTSYMB (Bit 18)        */
#define BPLC_RX_PL_CONFIG1_RX_BITSINLASTSYMB_Msk (0x3ffc0000UL)     /*!< BPLC RX_PL_CONFIG1: RX_BITSINLASTSYMB (Bitfield-Mask: 0xfff) */
#define BPLC_RX_PL_CONFIG1_RX_CARRIERNUMPERINTER_Pos (9UL)          /*!< BPLC RX_PL_CONFIG1: RX_CARRIERNUMPERINTER (Bit 9)     */
#define BPLC_RX_PL_CONFIG1_RX_CARRIERNUMPERINTER_Msk (0x3fe00UL)    /*!< BPLC RX_PL_CONFIG1: RX_CARRIERNUMPERINTER (Bitfield-Mask: 0x1ff) */
#define BPLC_RX_PL_CONFIG1_RX_CARRIERNUMPERGROUP_Pos (0UL)          /*!< BPLC RX_PL_CONFIG1: RX_CARRIERNUMPERGROUP (Bit 0)     */
#define BPLC_RX_PL_CONFIG1_RX_CARRIERNUMPERGROUP_Msk (0x1ffUL)      /*!< BPLC RX_PL_CONFIG1: RX_CARRIERNUMPERGROUP (Bitfield-Mask: 0x1ff) */
/* =====================================================  RX_PL_CONFIG2  ===================================================== */
#define BPLC_RX_PL_CONFIG2_RX_PBSIZE_Pos  (16UL)                    /*!< BPLC RX_PL_CONFIG2: RX_PBSIZE (Bit 16)                */
#define BPLC_RX_PL_CONFIG2_RX_PBSIZE_Msk  (0x3ff0000UL)             /*!< BPLC RX_PL_CONFIG2: RX_PBSIZE (Bitfield-Mask: 0x3ff)  */
#define BPLC_RX_PL_CONFIG2_RX_BITSPERGROUP_Pos (0UL)                /*!< BPLC RX_PL_CONFIG2: RX_BITSPERGROUP (Bit 0)           */
#define BPLC_RX_PL_CONFIG2_RX_BITSPERGROUP_Msk (0x7ffUL)            /*!< BPLC RX_PL_CONFIG2: RX_BITSPERGROUP (Bitfield-Mask: 0x7ff) */
/* =====================================================  RX_PL_CONFIG3  ===================================================== */
#define BPLC_RX_PL_CONFIG3_RX_PUNCMODE_Pos (21UL)                   /*!< BPLC RX_PL_CONFIG3: RX_PUNCMODE (Bit 21)              */
#define BPLC_RX_PL_CONFIG3_RX_PUNCMODE_Msk (0x200000UL)             /*!< BPLC RX_PL_CONFIG3: RX_PUNCMODE (Bitfield-Mask: 0x01) */
#define BPLC_RX_PL_CONFIG3_RX_ROBOUSEDCARRIERNUM_Pos (11UL)         /*!< BPLC RX_PL_CONFIG3: RX_ROBOUSEDCARRIERNUM (Bit 11)    */
#define BPLC_RX_PL_CONFIG3_RX_ROBOUSEDCARRIERNUM_Msk (0x1ff800UL)   /*!< BPLC RX_PL_CONFIG3: RX_ROBOUSEDCARRIERNUM (Bitfield-Mask: 0x3ff) */
#define BPLC_RX_PL_CONFIG3_RX_NPAD_Pos    (0UL)                     /*!< BPLC RX_PL_CONFIG3: RX_NPAD (Bit 0)                   */
#define BPLC_RX_PL_CONFIG3_RX_NPAD_Msk    (0x7ffUL)                 /*!< BPLC RX_PL_CONFIG3: RX_NPAD (Bitfield-Mask: 0x7ff)    */
/* =====================================================  RX_ROBOMREG0  ====================================================== */
#define BPLC_RX_ROBOMREG0_RX_ROBOM0_Pos   (24UL)                    /*!< BPLC RX_ROBOMREG0: RX_ROBOM0 (Bit 24)                 */
#define BPLC_RX_ROBOMREG0_RX_ROBOM0_Msk   (0x7f000000UL)            /*!< BPLC RX_ROBOMREG0: RX_ROBOM0 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG0_RX_ROBOM1_Pos   (16UL)                    /*!< BPLC RX_ROBOMREG0: RX_ROBOM1 (Bit 16)                 */
#define BPLC_RX_ROBOMREG0_RX_ROBOM1_Msk   (0x7f0000UL)              /*!< BPLC RX_ROBOMREG0: RX_ROBOM1 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG0_RX_ROBOM2_Pos   (8UL)                     /*!< BPLC RX_ROBOMREG0: RX_ROBOM2 (Bit 8)                  */
#define BPLC_RX_ROBOMREG0_RX_ROBOM2_Msk   (0x7f00UL)                /*!< BPLC RX_ROBOMREG0: RX_ROBOM2 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG0_RX_ROBOM3_Pos   (0UL)                     /*!< BPLC RX_ROBOMREG0: RX_ROBOM3 (Bit 0)                  */
#define BPLC_RX_ROBOMREG0_RX_ROBOM3_Msk   (0x7fUL)                  /*!< BPLC RX_ROBOMREG0: RX_ROBOM3 (Bitfield-Mask: 0x7f)    */
/* =====================================================  RX_ROBOMREG1  ====================================================== */
#define BPLC_RX_ROBOMREG1_RX_ROBOM4_Pos   (24UL)                    /*!< BPLC RX_ROBOMREG1: RX_ROBOM4 (Bit 24)                 */
#define BPLC_RX_ROBOMREG1_RX_ROBOM4_Msk   (0x7f000000UL)            /*!< BPLC RX_ROBOMREG1: RX_ROBOM4 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG1_RX_ROBOM5_Pos   (16UL)                    /*!< BPLC RX_ROBOMREG1: RX_ROBOM5 (Bit 16)                 */
#define BPLC_RX_ROBOMREG1_RX_ROBOM5_Msk   (0x7f0000UL)              /*!< BPLC RX_ROBOMREG1: RX_ROBOM5 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG1_RX_ROBOM6_Pos   (8UL)                     /*!< BPLC RX_ROBOMREG1: RX_ROBOM6 (Bit 8)                  */
#define BPLC_RX_ROBOMREG1_RX_ROBOM6_Msk   (0x7f00UL)                /*!< BPLC RX_ROBOMREG1: RX_ROBOM6 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG1_RX_ROBOM7_Pos   (0UL)                     /*!< BPLC RX_ROBOMREG1: RX_ROBOM7 (Bit 0)                  */
#define BPLC_RX_ROBOMREG1_RX_ROBOM7_Msk   (0x7fUL)                  /*!< BPLC RX_ROBOMREG1: RX_ROBOM7 (Bitfield-Mask: 0x7f)    */
/* =====================================================  RX_ROBOMREG2  ====================================================== */
#define BPLC_RX_ROBOMREG2_RX_ROBOM8_Pos   (24UL)                    /*!< BPLC RX_ROBOMREG2: RX_ROBOM8 (Bit 24)                 */
#define BPLC_RX_ROBOMREG2_RX_ROBOM8_Msk   (0x7f000000UL)            /*!< BPLC RX_ROBOMREG2: RX_ROBOM8 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG2_RX_ROBOM9_Pos   (16UL)                    /*!< BPLC RX_ROBOMREG2: RX_ROBOM9 (Bit 16)                 */
#define BPLC_RX_ROBOMREG2_RX_ROBOM9_Msk   (0x7f0000UL)              /*!< BPLC RX_ROBOMREG2: RX_ROBOM9 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBOMREG2_RX_ROBOM10_Pos  (8UL)                     /*!< BPLC RX_ROBOMREG2: RX_ROBOM10 (Bit 8)                 */
#define BPLC_RX_ROBOMREG2_RX_ROBOM10_Msk  (0x7f00UL)                /*!< BPLC RX_ROBOMREG2: RX_ROBOM10 (Bitfield-Mask: 0x7f)   */
#define BPLC_RX_ROBOMREG2_RX_ROBOM11_Pos  (0UL)                     /*!< BPLC RX_ROBOMREG2: RX_ROBOM11 (Bit 0)                 */
#define BPLC_RX_ROBOMREG2_RX_ROBOM11_Msk  (0x7fUL)                  /*!< BPLC RX_ROBOMREG2: RX_ROBOM11 (Bitfield-Mask: 0x7f)   */
/* =====================================================  RX_ROBOMREG3  ====================================================== */
#define BPLC_RX_ROBOMREG3_RX_ROBOM12_Pos  (8UL)                     /*!< BPLC RX_ROBOMREG3: RX_ROBOM12 (Bit 8)                 */
#define BPLC_RX_ROBOMREG3_RX_ROBOM12_Msk  (0x7f00UL)                /*!< BPLC RX_ROBOMREG3: RX_ROBOM12 (Bitfield-Mask: 0x7f)   */
#define BPLC_RX_ROBOMREG3_RX_ROBOM13_Pos  (0UL)                     /*!< BPLC RX_ROBOMREG3: RX_ROBOM13 (Bit 0)                 */
#define BPLC_RX_ROBOMREG3_RX_ROBOM13_Msk  (0x7fUL)                  /*!< BPLC RX_ROBOMREG3: RX_ROBOM13 (Bitfield-Mask: 0x7f)   */
/* =====================================================  RX_ROBONREG0  ====================================================== */
#define BPLC_RX_ROBONREG0_RX_ROBON0_Pos   (24UL)                    /*!< BPLC RX_ROBONREG0: RX_ROBON0 (Bit 24)                 */
#define BPLC_RX_ROBONREG0_RX_ROBON0_Msk   (0x7f000000UL)            /*!< BPLC RX_ROBONREG0: RX_ROBON0 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG0_RX_ROBON1_Pos   (16UL)                    /*!< BPLC RX_ROBONREG0: RX_ROBON1 (Bit 16)                 */
#define BPLC_RX_ROBONREG0_RX_ROBON1_Msk   (0x7f0000UL)              /*!< BPLC RX_ROBONREG0: RX_ROBON1 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG0_RX_ROBON2_Pos   (8UL)                     /*!< BPLC RX_ROBONREG0: RX_ROBON2 (Bit 8)                  */
#define BPLC_RX_ROBONREG0_RX_ROBON2_Msk   (0x7f00UL)                /*!< BPLC RX_ROBONREG0: RX_ROBON2 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG0_RX_ROBON3_Pos   (0UL)                     /*!< BPLC RX_ROBONREG0: RX_ROBON3 (Bit 0)                  */
#define BPLC_RX_ROBONREG0_RX_ROBON3_Msk   (0x7fUL)                  /*!< BPLC RX_ROBONREG0: RX_ROBON3 (Bitfield-Mask: 0x7f)    */
/* =====================================================  RX_ROBONREG1  ====================================================== */
#define BPLC_RX_ROBONREG1_RX_ROBON4_Pos   (24UL)                    /*!< BPLC RX_ROBONREG1: RX_ROBON4 (Bit 24)                 */
#define BPLC_RX_ROBONREG1_RX_ROBON4_Msk   (0x7f000000UL)            /*!< BPLC RX_ROBONREG1: RX_ROBON4 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG1_RX_ROBON5_Pos   (16UL)                    /*!< BPLC RX_ROBONREG1: RX_ROBON5 (Bit 16)                 */
#define BPLC_RX_ROBONREG1_RX_ROBON5_Msk   (0x7f0000UL)              /*!< BPLC RX_ROBONREG1: RX_ROBON5 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG1_RX_ROBON6_Pos   (8UL)                     /*!< BPLC RX_ROBONREG1: RX_ROBON6 (Bit 8)                  */
#define BPLC_RX_ROBONREG1_RX_ROBON6_Msk   (0x7f00UL)                /*!< BPLC RX_ROBONREG1: RX_ROBON6 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG1_RX_ROBON7_Pos   (0UL)                     /*!< BPLC RX_ROBONREG1: RX_ROBON7 (Bit 0)                  */
#define BPLC_RX_ROBONREG1_RX_ROBON7_Msk   (0x7fUL)                  /*!< BPLC RX_ROBONREG1: RX_ROBON7 (Bitfield-Mask: 0x7f)    */
/* =====================================================  RX_ROBONREG2  ====================================================== */
#define BPLC_RX_ROBONREG2_RX_ROBON8_Pos   (24UL)                    /*!< BPLC RX_ROBONREG2: RX_ROBON8 (Bit 24)                 */
#define BPLC_RX_ROBONREG2_RX_ROBON8_Msk   (0x7f000000UL)            /*!< BPLC RX_ROBONREG2: RX_ROBON8 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG2_RX_ROBON9_Pos   (16UL)                    /*!< BPLC RX_ROBONREG2: RX_ROBON9 (Bit 16)                 */
#define BPLC_RX_ROBONREG2_RX_ROBON9_Msk   (0x7f0000UL)              /*!< BPLC RX_ROBONREG2: RX_ROBON9 (Bitfield-Mask: 0x7f)    */
#define BPLC_RX_ROBONREG2_RX_ROBON10_Pos  (8UL)                     /*!< BPLC RX_ROBONREG2: RX_ROBON10 (Bit 8)                 */
#define BPLC_RX_ROBONREG2_RX_ROBON10_Msk  (0x7f00UL)                /*!< BPLC RX_ROBONREG2: RX_ROBON10 (Bitfield-Mask: 0x7f)   */
#define BPLC_RX_ROBONREG2_RX_ROBON11_Pos  (0UL)                     /*!< BPLC RX_ROBONREG2: RX_ROBON11 (Bit 0)                 */
#define BPLC_RX_ROBONREG2_RX_ROBON11_Msk  (0x7fUL)                  /*!< BPLC RX_ROBONREG2: RX_ROBON11 (Bitfield-Mask: 0x7f)   */
/* =====================================================  RX_ROBONREG3  ====================================================== */
#define BPLC_RX_ROBONREG3_RX_ROBON12_Pos  (8UL)                     /*!< BPLC RX_ROBONREG3: RX_ROBON12 (Bit 8)                 */
#define BPLC_RX_ROBONREG3_RX_ROBON12_Msk  (0x7f00UL)                /*!< BPLC RX_ROBONREG3: RX_ROBON12 (Bitfield-Mask: 0x7f)   */
#define BPLC_RX_ROBONREG3_RX_ROBON13_Pos  (0UL)                     /*!< BPLC RX_ROBONREG3: RX_ROBON13 (Bit 0)                 */
#define BPLC_RX_ROBONREG3_RX_ROBON13_Msk  (0x7fUL)                  /*!< BPLC RX_ROBONREG3: RX_ROBON13 (Bitfield-Mask: 0x7f)   */
/* ==================================================  RX_ROBOINTERPADREG0  ================================================== */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD0_Pos (24UL)        /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD0 (Bit 24)   */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD0_Msk (0x7f000000UL) /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD0 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD1_Pos (16UL)        /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD1 (Bit 16)   */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD1_Msk (0x7f0000UL)  /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD1 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD2_Pos (8UL)         /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD2 (Bit 8)    */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD2_Msk (0x7f00UL)    /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD2 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD3_Pos (0UL)         /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD3 (Bit 0)    */
#define BPLC_RX_ROBOINTERPADREG0_RX_ROBOINTERPAD3_Msk (0x7fUL)      /*!< BPLC RX_ROBOINTERPADREG0: RX_ROBOINTERPAD3 (Bitfield-Mask: 0x7f) */
/* ==================================================  RX_ROBOINTERPADREG1  ================================================== */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD4_Pos (24UL)        /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD4 (Bit 24)   */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD4_Msk (0x7f000000UL) /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD4 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD5_Pos (16UL)        /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD5 (Bit 16)   */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD5_Msk (0x7f0000UL)  /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD5 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD6_Pos (8UL)         /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD6 (Bit 8)    */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD6_Msk (0x7f00UL)    /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD6 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD7_Pos (0UL)         /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD7 (Bit 0)    */
#define BPLC_RX_ROBOINTERPADREG1_RX_ROBOINTERPAD7_Msk (0x7fUL)      /*!< BPLC RX_ROBOINTERPADREG1: RX_ROBOINTERPAD7 (Bitfield-Mask: 0x7f) */
/* ==================================================  RX_ROBOINTERPADREG2  ================================================== */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD8_Pos (24UL)        /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD8 (Bit 24)   */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD8_Msk (0x7f000000UL) /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD8 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD9_Pos (16UL)        /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD9 (Bit 16)   */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD9_Msk (0x7f0000UL)  /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD9 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD10_Pos (8UL)        /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD10 (Bit 8)   */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD10_Msk (0x7f00UL)   /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD10 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD11_Pos (0UL)        /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD11 (Bit 0)   */
#define BPLC_RX_ROBOINTERPADREG2_RX_ROBOINTERPAD11_Msk (0x7fUL)     /*!< BPLC RX_ROBOINTERPADREG2: RX_ROBOINTERPAD11 (Bitfield-Mask: 0x7f) */
/* ==================================================  RX_ROBOINTERPADREG3  ================================================== */
#define BPLC_RX_ROBOINTERPADREG3_RX_ROBOINTERPAD12_Pos (8UL)        /*!< BPLC RX_ROBOINTERPADREG3: RX_ROBOINTERPAD12 (Bit 8)   */
#define BPLC_RX_ROBOINTERPADREG3_RX_ROBOINTERPAD12_Msk (0x7f00UL)   /*!< BPLC RX_ROBOINTERPADREG3: RX_ROBOINTERPAD12 (Bitfield-Mask: 0x7f) */
#define BPLC_RX_ROBOINTERPADREG3_RX_ROBOINTERPAD13_Pos (0UL)        /*!< BPLC RX_ROBOINTERPADREG3: RX_ROBOINTERPAD13 (Bit 0)   */
#define BPLC_RX_ROBOINTERPADREG3_RX_ROBOINTERPAD13_Msk (0x7fUL)     /*!< BPLC RX_ROBOINTERPADREG3: RX_ROBOINTERPAD13 (Bitfield-Mask: 0x7f) */
/* ====================================================  TONEMASKTABLE0  ===================================================== */
#define BPLC_TONEMASKTABLE0_TONEMASKTABLE0_Pos (0UL)                /*!< BPLC TONEMASKTABLE0: TONEMASKTABLE0 (Bit 0)           */
#define BPLC_TONEMASKTABLE0_TONEMASKTABLE0_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE0: TONEMASKTABLE0 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE1  ===================================================== */
#define BPLC_TONEMASKTABLE1_TONEMASKTABLE1_Pos (0UL)                /*!< BPLC TONEMASKTABLE1: TONEMASKTABLE1 (Bit 0)           */
#define BPLC_TONEMASKTABLE1_TONEMASKTABLE1_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE1: TONEMASKTABLE1 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE2  ===================================================== */
#define BPLC_TONEMASKTABLE2_TONEMASKTABLE2_Pos (0UL)                /*!< BPLC TONEMASKTABLE2: TONEMASKTABLE2 (Bit 0)           */
#define BPLC_TONEMASKTABLE2_TONEMASKTABLE2_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE2: TONEMASKTABLE2 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE3  ===================================================== */
#define BPLC_TONEMASKTABLE3_TONEMASKTABLE3_Pos (0UL)                /*!< BPLC TONEMASKTABLE3: TONEMASKTABLE3 (Bit 0)           */
#define BPLC_TONEMASKTABLE3_TONEMASKTABLE3_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE3: TONEMASKTABLE3 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE4  ===================================================== */
#define BPLC_TONEMASKTABLE4_TONEMASKTABLE4_Pos (0UL)                /*!< BPLC TONEMASKTABLE4: TONEMASKTABLE4 (Bit 0)           */
#define BPLC_TONEMASKTABLE4_TONEMASKTABLE4_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE4: TONEMASKTABLE4 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE5  ===================================================== */
#define BPLC_TONEMASKTABLE5_TONEMASKTABLE5_Pos (0UL)                /*!< BPLC TONEMASKTABLE5: TONEMASKTABLE5 (Bit 0)           */
#define BPLC_TONEMASKTABLE5_TONEMASKTABLE5_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE5: TONEMASKTABLE5 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE6  ===================================================== */
#define BPLC_TONEMASKTABLE6_TONEMASKTABLE6_Pos (0UL)                /*!< BPLC TONEMASKTABLE6: TONEMASKTABLE6 (Bit 0)           */
#define BPLC_TONEMASKTABLE6_TONEMASKTABLE6_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE6: TONEMASKTABLE6 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE7  ===================================================== */
#define BPLC_TONEMASKTABLE7_TONEMASKTABLE7_Pos (0UL)                /*!< BPLC TONEMASKTABLE7: TONEMASKTABLE7 (Bit 0)           */
#define BPLC_TONEMASKTABLE7_TONEMASKTABLE7_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE7: TONEMASKTABLE7 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE8  ===================================================== */
#define BPLC_TONEMASKTABLE8_TONEMASKTABLE8_Pos (0UL)                /*!< BPLC TONEMASKTABLE8: TONEMASKTABLE8 (Bit 0)           */
#define BPLC_TONEMASKTABLE8_TONEMASKTABLE8_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE8: TONEMASKTABLE8 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE9  ===================================================== */
#define BPLC_TONEMASKTABLE9_TONEMASKTABLE9_Pos (0UL)                /*!< BPLC TONEMASKTABLE9: TONEMASKTABLE9 (Bit 0)           */
#define BPLC_TONEMASKTABLE9_TONEMASKTABLE9_Msk (0xffffffffUL)       /*!< BPLC TONEMASKTABLE9: TONEMASKTABLE9 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE10  ==================================================== */
#define BPLC_TONEMASKTABLE10_TONEMASKTABLE10_Pos (0UL)              /*!< BPLC TONEMASKTABLE10: TONEMASKTABLE10 (Bit 0)         */
#define BPLC_TONEMASKTABLE10_TONEMASKTABLE10_Msk (0xffffffffUL)     /*!< BPLC TONEMASKTABLE10: TONEMASKTABLE10 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE11  ==================================================== */
#define BPLC_TONEMASKTABLE11_TONEMASKTABLE11_Pos (0UL)              /*!< BPLC TONEMASKTABLE11: TONEMASKTABLE11 (Bit 0)         */
#define BPLC_TONEMASKTABLE11_TONEMASKTABLE11_Msk (0xffffffffUL)     /*!< BPLC TONEMASKTABLE11: TONEMASKTABLE11 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE12  ==================================================== */
#define BPLC_TONEMASKTABLE12_TONEMASKTABLE12_Pos (0UL)              /*!< BPLC TONEMASKTABLE12: TONEMASKTABLE12 (Bit 0)         */
#define BPLC_TONEMASKTABLE12_TONEMASKTABLE12_Msk (0xffffffffUL)     /*!< BPLC TONEMASKTABLE12: TONEMASKTABLE12 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE13  ==================================================== */
#define BPLC_TONEMASKTABLE13_TONEMASKTABLE13_Pos (0UL)              /*!< BPLC TONEMASKTABLE13: TONEMASKTABLE13 (Bit 0)         */
#define BPLC_TONEMASKTABLE13_TONEMASKTABLE13_Msk (0xffffffffUL)     /*!< BPLC TONEMASKTABLE13: TONEMASKTABLE13 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE14  ==================================================== */
#define BPLC_TONEMASKTABLE14_TONEMASKTABLE14_Pos (0UL)              /*!< BPLC TONEMASKTABLE14: TONEMASKTABLE14 (Bit 0)         */
#define BPLC_TONEMASKTABLE14_TONEMASKTABLE14_Msk (0xffffffffUL)     /*!< BPLC TONEMASKTABLE14: TONEMASKTABLE14 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  TONEMASKTABLE15  ==================================================== */
#define BPLC_TONEMASKTABLE15_TONEMASKTABLE15_Pos (0UL)              /*!< BPLC TONEMASKTABLE15: TONEMASKTABLE15 (Bit 0)         */
#define BPLC_TONEMASKTABLE15_TONEMASKTABLE15_Msk (0xffffffffUL)     /*!< BPLC TONEMASKTABLE15: TONEMASKTABLE15 (Bitfield-Mask: 0xffffffff) */
/* ================================================  FC_MAPPING_ADDR_OFFSET0  ================================================ */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET0_Pos (24UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET0 (Bit 24) */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET0_Msk (0xff000000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET0 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET1_Pos (16UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET1 (Bit 16) */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET1_Msk (0xff0000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET1 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET2_Pos (8UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET2 (Bit 8) */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET2_Msk (0xff00UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET2 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET3_Pos (0UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET3 (Bit 0) */
#define BPLC_FC_MAPPING_ADDR_OFFSET0_FC_MAPPING_ADDR_OFFSET3_Msk (0xffUL) /*!< BPLC FC_MAPPING_ADDR_OFFSET0: FC_MAPPING_ADDR_OFFSET3 (Bitfield-Mask: 0xff) */
/* ================================================  FC_MAPPING_ADDR_OFFSET1  ================================================ */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET4_Pos (24UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET4 (Bit 24) */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET4_Msk (0xff000000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET4 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET5_Pos (16UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET5 (Bit 16) */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET5_Msk (0xff0000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET5 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET6_Pos (8UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET6 (Bit 8) */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET6_Msk (0xff00UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET6 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET7_Pos (0UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET7 (Bit 0) */
#define BPLC_FC_MAPPING_ADDR_OFFSET1_FC_MAPPING_ADDR_OFFSET7_Msk (0xffUL) /*!< BPLC FC_MAPPING_ADDR_OFFSET1: FC_MAPPING_ADDR_OFFSET7 (Bitfield-Mask: 0xff) */
/* ================================================  FC_MAPPING_ADDR_OFFSET2  ================================================ */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET8_Pos (24UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET8 (Bit 24) */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET8_Msk (0xff000000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET8 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET9_Pos (16UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET9 (Bit 16) */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET9_Msk (0xff0000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET9 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET10_Pos (8UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET10 (Bit 8) */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET10_Msk (0xff00UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET10 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET11_Pos (0UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET11 (Bit 0) */
#define BPLC_FC_MAPPING_ADDR_OFFSET2_FC_MAPPING_ADDR_OFFSET11_Msk (0xffUL) /*!< BPLC FC_MAPPING_ADDR_OFFSET2: FC_MAPPING_ADDR_OFFSET11 (Bitfield-Mask: 0xff) */
/* ================================================  FC_MAPPING_ADDR_OFFSET3  ================================================ */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET12_Pos (24UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET12 (Bit 24) */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET12_Msk (0xff000000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET12 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET13_Pos (16UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET13 (Bit 16) */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET13_Msk (0xff0000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET13 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET14_Pos (8UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET14 (Bit 8) */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET14_Msk (0xff00UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET14 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET15_Pos (0UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET15 (Bit 0) */
#define BPLC_FC_MAPPING_ADDR_OFFSET3_FC_MAPPING_ADDR_OFFSET15_Msk (0xffUL) /*!< BPLC FC_MAPPING_ADDR_OFFSET3: FC_MAPPING_ADDR_OFFSET15 (Bitfield-Mask: 0xff) */
/* ================================================  FC_MAPPING_ADDR_OFFSET4  ================================================ */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET16_Pos (24UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET16 (Bit 24) */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET16_Msk (0xff000000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET16 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET17_Pos (16UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET17 (Bit 16) */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET17_Msk (0xff0000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET17 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET18_Pos (8UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET18 (Bit 8) */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET18_Msk (0xff00UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET18 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET19_Pos (0UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET19 (Bit 0) */
#define BPLC_FC_MAPPING_ADDR_OFFSET4_FC_MAPPING_ADDR_OFFSET19_Msk (0xffUL) /*!< BPLC FC_MAPPING_ADDR_OFFSET4: FC_MAPPING_ADDR_OFFSET19 (Bitfield-Mask: 0xff) */
/* ================================================  FC_MAPPING_ADDR_OFFSET5  ================================================ */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET20_Pos (24UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET20 (Bit 24) */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET20_Msk (0xff000000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET20 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET21_Pos (16UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET21 (Bit 16) */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET21_Msk (0xff0000UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET21 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET22_Pos (8UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET22 (Bit 8) */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET22_Msk (0xff00UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET22 (Bitfield-Mask: 0xff) */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET23_Pos (0UL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET23 (Bit 0) */
#define BPLC_FC_MAPPING_ADDR_OFFSET5_FC_MAPPING_ADDR_OFFSET23_Msk (0xffUL) /*!< BPLC FC_MAPPING_ADDR_OFFSET5: FC_MAPPING_ADDR_OFFSET23 (Bitfield-Mask: 0xff) */
/* =====================================================  TURBO_S1_REG0  ===================================================== */
#define BPLC_TURBO_S1_REG0_TURBO_S1_0_Pos (24UL)                    /*!< BPLC TURBO_S1_REG0: TURBO_S1_0 (Bit 24)               */
#define BPLC_TURBO_S1_REG0_TURBO_S1_0_Msk (0x3f000000UL)            /*!< BPLC TURBO_S1_REG0: TURBO_S1_0 (Bitfield-Mask: 0x3f)  */
#define BPLC_TURBO_S1_REG0_TURBO_S1_1_Pos (16UL)                    /*!< BPLC TURBO_S1_REG0: TURBO_S1_1 (Bit 16)               */
#define BPLC_TURBO_S1_REG0_TURBO_S1_1_Msk (0x3f0000UL)              /*!< BPLC TURBO_S1_REG0: TURBO_S1_1 (Bitfield-Mask: 0x3f)  */
#define BPLC_TURBO_S1_REG0_TURBO_S1_2_Pos (8UL)                     /*!< BPLC TURBO_S1_REG0: TURBO_S1_2 (Bit 8)                */
#define BPLC_TURBO_S1_REG0_TURBO_S1_2_Msk (0x3f00UL)                /*!< BPLC TURBO_S1_REG0: TURBO_S1_2 (Bitfield-Mask: 0x3f)  */
#define BPLC_TURBO_S1_REG0_TURBO_S1_3_Pos (0UL)                     /*!< BPLC TURBO_S1_REG0: TURBO_S1_3 (Bit 0)                */
#define BPLC_TURBO_S1_REG0_TURBO_S1_3_Msk (0x3fUL)                  /*!< BPLC TURBO_S1_REG0: TURBO_S1_3 (Bitfield-Mask: 0x3f)  */
/* =====================================================  TURBO_S1_REG1  ===================================================== */
#define BPLC_TURBO_S1_REG1_TURBO_S1_4_Pos (24UL)                    /*!< BPLC TURBO_S1_REG1: TURBO_S1_4 (Bit 24)               */
#define BPLC_TURBO_S1_REG1_TURBO_S1_4_Msk (0x3f000000UL)            /*!< BPLC TURBO_S1_REG1: TURBO_S1_4 (Bitfield-Mask: 0x3f)  */
#define BPLC_TURBO_S1_REG1_TURBO_S1_5_Pos (16UL)                    /*!< BPLC TURBO_S1_REG1: TURBO_S1_5 (Bit 16)               */
#define BPLC_TURBO_S1_REG1_TURBO_S1_5_Msk (0x3f0000UL)              /*!< BPLC TURBO_S1_REG1: TURBO_S1_5 (Bitfield-Mask: 0x3f)  */
#define BPLC_TURBO_S1_REG1_TURBO_S1_6_Pos (8UL)                     /*!< BPLC TURBO_S1_REG1: TURBO_S1_6 (Bit 8)                */
#define BPLC_TURBO_S1_REG1_TURBO_S1_6_Msk (0x3f00UL)                /*!< BPLC TURBO_S1_REG1: TURBO_S1_6 (Bitfield-Mask: 0x3f)  */
#define BPLC_TURBO_S1_REG1_TURBO_S1_7_Pos (0UL)                     /*!< BPLC TURBO_S1_REG1: TURBO_S1_7 (Bit 0)                */
#define BPLC_TURBO_S1_REG1_TURBO_S1_7_Msk (0x3fUL)                  /*!< BPLC TURBO_S1_REG1: TURBO_S1_7 (Bitfield-Mask: 0x3f)  */
/* =====================================================  TURBO_S2_REG0  ===================================================== */
#define BPLC_TURBO_S2_REG0_TURBO_S2_0_Pos (16UL)                    /*!< BPLC TURBO_S2_REG0: TURBO_S2_0 (Bit 16)               */
#define BPLC_TURBO_S2_REG0_TURBO_S2_0_Msk (0x1ff0000UL)             /*!< BPLC TURBO_S2_REG0: TURBO_S2_0 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG0_TURBO_S2_1_Pos (0UL)                     /*!< BPLC TURBO_S2_REG0: TURBO_S2_1 (Bit 0)                */
#define BPLC_TURBO_S2_REG0_TURBO_S2_1_Msk (0x1ffUL)                 /*!< BPLC TURBO_S2_REG0: TURBO_S2_1 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG1  ===================================================== */
#define BPLC_TURBO_S2_REG1_TURBO_S2_2_Pos (16UL)                    /*!< BPLC TURBO_S2_REG1: TURBO_S2_2 (Bit 16)               */
#define BPLC_TURBO_S2_REG1_TURBO_S2_2_Msk (0x1ff0000UL)             /*!< BPLC TURBO_S2_REG1: TURBO_S2_2 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG1_TURBO_S2_3_Pos (0UL)                     /*!< BPLC TURBO_S2_REG1: TURBO_S2_3 (Bit 0)                */
#define BPLC_TURBO_S2_REG1_TURBO_S2_3_Msk (0x1ffUL)                 /*!< BPLC TURBO_S2_REG1: TURBO_S2_3 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG2  ===================================================== */
#define BPLC_TURBO_S2_REG2_TURBO_S2_4_Pos (16UL)                    /*!< BPLC TURBO_S2_REG2: TURBO_S2_4 (Bit 16)               */
#define BPLC_TURBO_S2_REG2_TURBO_S2_4_Msk (0x1ff0000UL)             /*!< BPLC TURBO_S2_REG2: TURBO_S2_4 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG2_TURBO_S2_5_Pos (0UL)                     /*!< BPLC TURBO_S2_REG2: TURBO_S2_5 (Bit 0)                */
#define BPLC_TURBO_S2_REG2_TURBO_S2_5_Msk (0x1ffUL)                 /*!< BPLC TURBO_S2_REG2: TURBO_S2_5 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG3  ===================================================== */
#define BPLC_TURBO_S2_REG3_TURBO_S2_6_Pos (16UL)                    /*!< BPLC TURBO_S2_REG3: TURBO_S2_6 (Bit 16)               */
#define BPLC_TURBO_S2_REG3_TURBO_S2_6_Msk (0x1ff0000UL)             /*!< BPLC TURBO_S2_REG3: TURBO_S2_6 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG3_TURBO_S2_7_Pos (0UL)                     /*!< BPLC TURBO_S2_REG3: TURBO_S2_7 (Bit 0)                */
#define BPLC_TURBO_S2_REG3_TURBO_S2_7_Msk (0x1ffUL)                 /*!< BPLC TURBO_S2_REG3: TURBO_S2_7 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG4  ===================================================== */
#define BPLC_TURBO_S2_REG4_TURBO_S2_8_Pos (16UL)                    /*!< BPLC TURBO_S2_REG4: TURBO_S2_8 (Bit 16)               */
#define BPLC_TURBO_S2_REG4_TURBO_S2_8_Msk (0x1ff0000UL)             /*!< BPLC TURBO_S2_REG4: TURBO_S2_8 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG4_TURBO_S2_9_Pos (0UL)                     /*!< BPLC TURBO_S2_REG4: TURBO_S2_9 (Bit 0)                */
#define BPLC_TURBO_S2_REG4_TURBO_S2_9_Msk (0x1ffUL)                 /*!< BPLC TURBO_S2_REG4: TURBO_S2_9 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG5  ===================================================== */
#define BPLC_TURBO_S2_REG5_TURBO_S2_10_Pos (16UL)                   /*!< BPLC TURBO_S2_REG5: TURBO_S2_10 (Bit 16)              */
#define BPLC_TURBO_S2_REG5_TURBO_S2_10_Msk (0x1ff0000UL)            /*!< BPLC TURBO_S2_REG5: TURBO_S2_10 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG5_TURBO_S2_11_Pos (0UL)                    /*!< BPLC TURBO_S2_REG5: TURBO_S2_11 (Bit 0)               */
#define BPLC_TURBO_S2_REG5_TURBO_S2_11_Msk (0x1ffUL)                /*!< BPLC TURBO_S2_REG5: TURBO_S2_11 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG6  ===================================================== */
#define BPLC_TURBO_S2_REG6_TURBO_S2_12_Pos (16UL)                   /*!< BPLC TURBO_S2_REG6: TURBO_S2_12 (Bit 16)              */
#define BPLC_TURBO_S2_REG6_TURBO_S2_12_Msk (0x1ff0000UL)            /*!< BPLC TURBO_S2_REG6: TURBO_S2_12 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG6_TURBO_S2_13_Pos (0UL)                    /*!< BPLC TURBO_S2_REG6: TURBO_S2_13 (Bit 0)               */
#define BPLC_TURBO_S2_REG6_TURBO_S2_13_Msk (0x1ffUL)                /*!< BPLC TURBO_S2_REG6: TURBO_S2_13 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG7  ===================================================== */
#define BPLC_TURBO_S2_REG7_TURBO_S2_14_Pos (16UL)                   /*!< BPLC TURBO_S2_REG7: TURBO_S2_14 (Bit 16)              */
#define BPLC_TURBO_S2_REG7_TURBO_S2_14_Msk (0x1ff0000UL)            /*!< BPLC TURBO_S2_REG7: TURBO_S2_14 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG7_TURBO_S2_15_Pos (0UL)                    /*!< BPLC TURBO_S2_REG7: TURBO_S2_15 (Bit 0)               */
#define BPLC_TURBO_S2_REG7_TURBO_S2_15_Msk (0x1ffUL)                /*!< BPLC TURBO_S2_REG7: TURBO_S2_15 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S2_REG8  ===================================================== */
#define BPLC_TURBO_S2_REG8_TURBO_S2_16_Pos (16UL)                   /*!< BPLC TURBO_S2_REG8: TURBO_S2_16 (Bit 16)              */
#define BPLC_TURBO_S2_REG8_TURBO_S2_16_Msk (0x1ff0000UL)            /*!< BPLC TURBO_S2_REG8: TURBO_S2_16 (Bitfield-Mask: 0x1ff) */
#define BPLC_TURBO_S2_REG8_TURBO_S2_17_Pos (0UL)                    /*!< BPLC TURBO_S2_REG8: TURBO_S2_17 (Bit 0)               */
#define BPLC_TURBO_S2_REG8_TURBO_S2_17_Msk (0x1ffUL)                /*!< BPLC TURBO_S2_REG8: TURBO_S2_17 (Bitfield-Mask: 0x1ff) */
/* =====================================================  TURBO_S3_REG0  ===================================================== */
#define BPLC_TURBO_S3_REG0_TURBO_S3_0_Pos (16UL)                    /*!< BPLC TURBO_S3_REG0: TURBO_S3_0 (Bit 16)               */
#define BPLC_TURBO_S3_REG0_TURBO_S3_0_Msk (0x3ff0000UL)             /*!< BPLC TURBO_S3_REG0: TURBO_S3_0 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG0_TURBO_S3_1_Pos (0UL)                     /*!< BPLC TURBO_S3_REG0: TURBO_S3_1 (Bit 0)                */
#define BPLC_TURBO_S3_REG0_TURBO_S3_1_Msk (0x3ffUL)                 /*!< BPLC TURBO_S3_REG0: TURBO_S3_1 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG1  ===================================================== */
#define BPLC_TURBO_S3_REG1_TURBO_S3_2_Pos (16UL)                    /*!< BPLC TURBO_S3_REG1: TURBO_S3_2 (Bit 16)               */
#define BPLC_TURBO_S3_REG1_TURBO_S3_2_Msk (0x3ff0000UL)             /*!< BPLC TURBO_S3_REG1: TURBO_S3_2 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG1_TURBO_S3_3_Pos (0UL)                     /*!< BPLC TURBO_S3_REG1: TURBO_S3_3 (Bit 0)                */
#define BPLC_TURBO_S3_REG1_TURBO_S3_3_Msk (0x3ffUL)                 /*!< BPLC TURBO_S3_REG1: TURBO_S3_3 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG2  ===================================================== */
#define BPLC_TURBO_S3_REG2_TURBO_S3_4_Pos (16UL)                    /*!< BPLC TURBO_S3_REG2: TURBO_S3_4 (Bit 16)               */
#define BPLC_TURBO_S3_REG2_TURBO_S3_4_Msk (0x3ff0000UL)             /*!< BPLC TURBO_S3_REG2: TURBO_S3_4 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG2_TURBO_S3_5_Pos (0UL)                     /*!< BPLC TURBO_S3_REG2: TURBO_S3_5 (Bit 0)                */
#define BPLC_TURBO_S3_REG2_TURBO_S3_5_Msk (0x3ffUL)                 /*!< BPLC TURBO_S3_REG2: TURBO_S3_5 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG3  ===================================================== */
#define BPLC_TURBO_S3_REG3_TURBO_S3_6_Pos (16UL)                    /*!< BPLC TURBO_S3_REG3: TURBO_S3_6 (Bit 16)               */
#define BPLC_TURBO_S3_REG3_TURBO_S3_6_Msk (0x3ff0000UL)             /*!< BPLC TURBO_S3_REG3: TURBO_S3_6 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG3_TURBO_S3_7_Pos (0UL)                     /*!< BPLC TURBO_S3_REG3: TURBO_S3_7 (Bit 0)                */
#define BPLC_TURBO_S3_REG3_TURBO_S3_7_Msk (0x3ffUL)                 /*!< BPLC TURBO_S3_REG3: TURBO_S3_7 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG4  ===================================================== */
#define BPLC_TURBO_S3_REG4_TURBO_S3_8_Pos (16UL)                    /*!< BPLC TURBO_S3_REG4: TURBO_S3_8 (Bit 16)               */
#define BPLC_TURBO_S3_REG4_TURBO_S3_8_Msk (0x3ff0000UL)             /*!< BPLC TURBO_S3_REG4: TURBO_S3_8 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG4_TURBO_S3_9_Pos (0UL)                     /*!< BPLC TURBO_S3_REG4: TURBO_S3_9 (Bit 0)                */
#define BPLC_TURBO_S3_REG4_TURBO_S3_9_Msk (0x3ffUL)                 /*!< BPLC TURBO_S3_REG4: TURBO_S3_9 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG5  ===================================================== */
#define BPLC_TURBO_S3_REG5_TURBO_S3_10_Pos (16UL)                   /*!< BPLC TURBO_S3_REG5: TURBO_S3_10 (Bit 16)              */
#define BPLC_TURBO_S3_REG5_TURBO_S3_10_Msk (0x3ff0000UL)            /*!< BPLC TURBO_S3_REG5: TURBO_S3_10 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG5_TURBO_S3_11_Pos (0UL)                    /*!< BPLC TURBO_S3_REG5: TURBO_S3_11 (Bit 0)               */
#define BPLC_TURBO_S3_REG5_TURBO_S3_11_Msk (0x3ffUL)                /*!< BPLC TURBO_S3_REG5: TURBO_S3_11 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG6  ===================================================== */
#define BPLC_TURBO_S3_REG6_TURBO_S3_12_Pos (16UL)                   /*!< BPLC TURBO_S3_REG6: TURBO_S3_12 (Bit 16)              */
#define BPLC_TURBO_S3_REG6_TURBO_S3_12_Msk (0x3ff0000UL)            /*!< BPLC TURBO_S3_REG6: TURBO_S3_12 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG6_TURBO_S3_13_Pos (0UL)                    /*!< BPLC TURBO_S3_REG6: TURBO_S3_13 (Bit 0)               */
#define BPLC_TURBO_S3_REG6_TURBO_S3_13_Msk (0x3ffUL)                /*!< BPLC TURBO_S3_REG6: TURBO_S3_13 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG7  ===================================================== */
#define BPLC_TURBO_S3_REG7_TURBO_S3_14_Pos (16UL)                   /*!< BPLC TURBO_S3_REG7: TURBO_S3_14 (Bit 16)              */
#define BPLC_TURBO_S3_REG7_TURBO_S3_14_Msk (0x3ff0000UL)            /*!< BPLC TURBO_S3_REG7: TURBO_S3_14 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG7_TURBO_S3_15_Pos (0UL)                    /*!< BPLC TURBO_S3_REG7: TURBO_S3_15 (Bit 0)               */
#define BPLC_TURBO_S3_REG7_TURBO_S3_15_Msk (0x3ffUL)                /*!< BPLC TURBO_S3_REG7: TURBO_S3_15 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG8  ===================================================== */
#define BPLC_TURBO_S3_REG8_TURBO_S3_16_Pos (16UL)                   /*!< BPLC TURBO_S3_REG8: TURBO_S3_16 (Bit 16)              */
#define BPLC_TURBO_S3_REG8_TURBO_S3_16_Msk (0x3ff0000UL)            /*!< BPLC TURBO_S3_REG8: TURBO_S3_16 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG8_TURBO_S3_17_Pos (0UL)                    /*!< BPLC TURBO_S3_REG8: TURBO_S3_17 (Bit 0)               */
#define BPLC_TURBO_S3_REG8_TURBO_S3_17_Msk (0x3ffUL)                /*!< BPLC TURBO_S3_REG8: TURBO_S3_17 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S3_REG9  ===================================================== */
#define BPLC_TURBO_S3_REG9_TURBO_S3_18_Pos (16UL)                   /*!< BPLC TURBO_S3_REG9: TURBO_S3_18 (Bit 16)              */
#define BPLC_TURBO_S3_REG9_TURBO_S3_18_Msk (0x3ff0000UL)            /*!< BPLC TURBO_S3_REG9: TURBO_S3_18 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG9_TURBO_S3_19_Pos (0UL)                    /*!< BPLC TURBO_S3_REG9: TURBO_S3_19 (Bit 0)               */
#define BPLC_TURBO_S3_REG9_TURBO_S3_19_Msk (0x3ffUL)                /*!< BPLC TURBO_S3_REG9: TURBO_S3_19 (Bitfield-Mask: 0x3ff) */
/* ====================================================  TURBO_S3_REG10  ===================================================== */
#define BPLC_TURBO_S3_REG10_TURBO_S3_20_Pos (16UL)                  /*!< BPLC TURBO_S3_REG10: TURBO_S3_20 (Bit 16)             */
#define BPLC_TURBO_S3_REG10_TURBO_S3_20_Msk (0x3ff0000UL)           /*!< BPLC TURBO_S3_REG10: TURBO_S3_20 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG10_TURBO_S3_21_Pos (0UL)                   /*!< BPLC TURBO_S3_REG10: TURBO_S3_21 (Bit 0)              */
#define BPLC_TURBO_S3_REG10_TURBO_S3_21_Msk (0x3ffUL)               /*!< BPLC TURBO_S3_REG10: TURBO_S3_21 (Bitfield-Mask: 0x3ff) */
/* ====================================================  TURBO_S3_REG11  ===================================================== */
#define BPLC_TURBO_S3_REG11_TURBO_S3_22_Pos (16UL)                  /*!< BPLC TURBO_S3_REG11: TURBO_S3_22 (Bit 16)             */
#define BPLC_TURBO_S3_REG11_TURBO_S3_22_Msk (0x3ff0000UL)           /*!< BPLC TURBO_S3_REG11: TURBO_S3_22 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG11_TURBO_S3_23_Pos (0UL)                   /*!< BPLC TURBO_S3_REG11: TURBO_S3_23 (Bit 0)              */
#define BPLC_TURBO_S3_REG11_TURBO_S3_23_Msk (0x3ffUL)               /*!< BPLC TURBO_S3_REG11: TURBO_S3_23 (Bitfield-Mask: 0x3ff) */
/* ====================================================  TURBO_S3_REG12  ===================================================== */
#define BPLC_TURBO_S3_REG12_TURBO_S3_24_Pos (16UL)                  /*!< BPLC TURBO_S3_REG12: TURBO_S3_24 (Bit 16)             */
#define BPLC_TURBO_S3_REG12_TURBO_S3_24_Msk (0x3ff0000UL)           /*!< BPLC TURBO_S3_REG12: TURBO_S3_24 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG12_TURBO_S3_25_Pos (0UL)                   /*!< BPLC TURBO_S3_REG12: TURBO_S3_25 (Bit 0)              */
#define BPLC_TURBO_S3_REG12_TURBO_S3_25_Msk (0x3ffUL)               /*!< BPLC TURBO_S3_REG12: TURBO_S3_25 (Bitfield-Mask: 0x3ff) */
/* ====================================================  TURBO_S3_REG13  ===================================================== */
#define BPLC_TURBO_S3_REG13_TURBO_S3_26_Pos (16UL)                  /*!< BPLC TURBO_S3_REG13: TURBO_S3_26 (Bit 16)             */
#define BPLC_TURBO_S3_REG13_TURBO_S3_26_Msk (0x3ff0000UL)           /*!< BPLC TURBO_S3_REG13: TURBO_S3_26 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG13_TURBO_S3_27_Pos (0UL)                   /*!< BPLC TURBO_S3_REG13: TURBO_S3_27 (Bit 0)              */
#define BPLC_TURBO_S3_REG13_TURBO_S3_27_Msk (0x3ffUL)               /*!< BPLC TURBO_S3_REG13: TURBO_S3_27 (Bitfield-Mask: 0x3ff) */
/* ====================================================  TURBO_S3_REG14  ===================================================== */
#define BPLC_TURBO_S3_REG14_TURBO_S3_28_Pos (16UL)                  /*!< BPLC TURBO_S3_REG14: TURBO_S3_28 (Bit 16)             */
#define BPLC_TURBO_S3_REG14_TURBO_S3_28_Msk (0x3ff0000UL)           /*!< BPLC TURBO_S3_REG14: TURBO_S3_28 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG14_TURBO_S3_29_Pos (0UL)                   /*!< BPLC TURBO_S3_REG14: TURBO_S3_29 (Bit 0)              */
#define BPLC_TURBO_S3_REG14_TURBO_S3_29_Msk (0x3ffUL)               /*!< BPLC TURBO_S3_REG14: TURBO_S3_29 (Bitfield-Mask: 0x3ff) */
/* ====================================================  TURBO_S3_REG15  ===================================================== */
#define BPLC_TURBO_S3_REG15_TURBO_S3_30_Pos (16UL)                  /*!< BPLC TURBO_S3_REG15: TURBO_S3_30 (Bit 16)             */
#define BPLC_TURBO_S3_REG15_TURBO_S3_30_Msk (0x3ff0000UL)           /*!< BPLC TURBO_S3_REG15: TURBO_S3_30 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG15_TURBO_S3_31_Pos (0UL)                   /*!< BPLC TURBO_S3_REG15: TURBO_S3_31 (Bit 0)              */
#define BPLC_TURBO_S3_REG15_TURBO_S3_31_Msk (0x3ffUL)               /*!< BPLC TURBO_S3_REG15: TURBO_S3_31 (Bitfield-Mask: 0x3ff) */
/* ====================================================  TURBO_S3_REG16  ===================================================== */
#define BPLC_TURBO_S3_REG16_TURBO_S3_32_Pos (16UL)                  /*!< BPLC TURBO_S3_REG16: TURBO_S3_32 (Bit 16)             */
#define BPLC_TURBO_S3_REG16_TURBO_S3_32_Msk (0x3ff0000UL)           /*!< BPLC TURBO_S3_REG16: TURBO_S3_32 (Bitfield-Mask: 0x3ff) */
#define BPLC_TURBO_S3_REG16_TURBO_S3_33_Pos (0UL)                   /*!< BPLC TURBO_S3_REG16: TURBO_S3_33 (Bit 0)              */
#define BPLC_TURBO_S3_REG16_TURBO_S3_33_Msk (0x3ffUL)               /*!< BPLC TURBO_S3_REG16: TURBO_S3_33 (Bitfield-Mask: 0x3ff) */
/* =====================================================  TURBO_S4_REG0  ===================================================== */
#define BPLC_TURBO_S4_REG0_TURBO_S4_0_Pos (16UL)                    /*!< BPLC TURBO_S4_REG0: TURBO_S4_0 (Bit 16)               */
#define BPLC_TURBO_S4_REG0_TURBO_S4_0_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S4_REG0: TURBO_S4_0 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG0_TURBO_S4_1_Pos (0UL)                     /*!< BPLC TURBO_S4_REG0: TURBO_S4_1 (Bit 0)                */
#define BPLC_TURBO_S4_REG0_TURBO_S4_1_Msk (0x7ffUL)                 /*!< BPLC TURBO_S4_REG0: TURBO_S4_1 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG1  ===================================================== */
#define BPLC_TURBO_S4_REG1_TURBO_S4_2_Pos (16UL)                    /*!< BPLC TURBO_S4_REG1: TURBO_S4_2 (Bit 16)               */
#define BPLC_TURBO_S4_REG1_TURBO_S4_2_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S4_REG1: TURBO_S4_2 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG1_TURBO_S4_3_Pos (0UL)                     /*!< BPLC TURBO_S4_REG1: TURBO_S4_3 (Bit 0)                */
#define BPLC_TURBO_S4_REG1_TURBO_S4_3_Msk (0x7ffUL)                 /*!< BPLC TURBO_S4_REG1: TURBO_S4_3 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG2  ===================================================== */
#define BPLC_TURBO_S4_REG2_TURBO_S4_4_Pos (16UL)                    /*!< BPLC TURBO_S4_REG2: TURBO_S4_4 (Bit 16)               */
#define BPLC_TURBO_S4_REG2_TURBO_S4_4_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S4_REG2: TURBO_S4_4 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG2_TURBO_S4_5_Pos (0UL)                     /*!< BPLC TURBO_S4_REG2: TURBO_S4_5 (Bit 0)                */
#define BPLC_TURBO_S4_REG2_TURBO_S4_5_Msk (0x7ffUL)                 /*!< BPLC TURBO_S4_REG2: TURBO_S4_5 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG3  ===================================================== */
#define BPLC_TURBO_S4_REG3_TURBO_S4_6_Pos (16UL)                    /*!< BPLC TURBO_S4_REG3: TURBO_S4_6 (Bit 16)               */
#define BPLC_TURBO_S4_REG3_TURBO_S4_6_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S4_REG3: TURBO_S4_6 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG3_TURBO_S4_7_Pos (0UL)                     /*!< BPLC TURBO_S4_REG3: TURBO_S4_7 (Bit 0)                */
#define BPLC_TURBO_S4_REG3_TURBO_S4_7_Msk (0x7ffUL)                 /*!< BPLC TURBO_S4_REG3: TURBO_S4_7 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG4  ===================================================== */
#define BPLC_TURBO_S4_REG4_TURBO_S4_8_Pos (16UL)                    /*!< BPLC TURBO_S4_REG4: TURBO_S4_8 (Bit 16)               */
#define BPLC_TURBO_S4_REG4_TURBO_S4_8_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S4_REG4: TURBO_S4_8 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG4_TURBO_S4_9_Pos (0UL)                     /*!< BPLC TURBO_S4_REG4: TURBO_S4_9 (Bit 0)                */
#define BPLC_TURBO_S4_REG4_TURBO_S4_9_Msk (0x7ffUL)                 /*!< BPLC TURBO_S4_REG4: TURBO_S4_9 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG5  ===================================================== */
#define BPLC_TURBO_S4_REG5_TURBO_S4_10_Pos (16UL)                   /*!< BPLC TURBO_S4_REG5: TURBO_S4_10 (Bit 16)              */
#define BPLC_TURBO_S4_REG5_TURBO_S4_10_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S4_REG5: TURBO_S4_10 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG5_TURBO_S4_11_Pos (0UL)                    /*!< BPLC TURBO_S4_REG5: TURBO_S4_11 (Bit 0)               */
#define BPLC_TURBO_S4_REG5_TURBO_S4_11_Msk (0x7ffUL)                /*!< BPLC TURBO_S4_REG5: TURBO_S4_11 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG6  ===================================================== */
#define BPLC_TURBO_S4_REG6_TURBO_S4_12_Pos (16UL)                   /*!< BPLC TURBO_S4_REG6: TURBO_S4_12 (Bit 16)              */
#define BPLC_TURBO_S4_REG6_TURBO_S4_12_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S4_REG6: TURBO_S4_12 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG6_TURBO_S4_13_Pos (0UL)                    /*!< BPLC TURBO_S4_REG6: TURBO_S4_13 (Bit 0)               */
#define BPLC_TURBO_S4_REG6_TURBO_S4_13_Msk (0x7ffUL)                /*!< BPLC TURBO_S4_REG6: TURBO_S4_13 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG7  ===================================================== */
#define BPLC_TURBO_S4_REG7_TURBO_S4_14_Pos (16UL)                   /*!< BPLC TURBO_S4_REG7: TURBO_S4_14 (Bit 16)              */
#define BPLC_TURBO_S4_REG7_TURBO_S4_14_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S4_REG7: TURBO_S4_14 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG7_TURBO_S4_15_Pos (0UL)                    /*!< BPLC TURBO_S4_REG7: TURBO_S4_15 (Bit 0)               */
#define BPLC_TURBO_S4_REG7_TURBO_S4_15_Msk (0x7ffUL)                /*!< BPLC TURBO_S4_REG7: TURBO_S4_15 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG8  ===================================================== */
#define BPLC_TURBO_S4_REG8_TURBO_S4_16_Pos (16UL)                   /*!< BPLC TURBO_S4_REG8: TURBO_S4_16 (Bit 16)              */
#define BPLC_TURBO_S4_REG8_TURBO_S4_16_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S4_REG8: TURBO_S4_16 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG8_TURBO_S4_17_Pos (0UL)                    /*!< BPLC TURBO_S4_REG8: TURBO_S4_17 (Bit 0)               */
#define BPLC_TURBO_S4_REG8_TURBO_S4_17_Msk (0x7ffUL)                /*!< BPLC TURBO_S4_REG8: TURBO_S4_17 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S4_REG9  ===================================================== */
#define BPLC_TURBO_S4_REG9_TURBO_S4_18_Pos (16UL)                   /*!< BPLC TURBO_S4_REG9: TURBO_S4_18 (Bit 16)              */
#define BPLC_TURBO_S4_REG9_TURBO_S4_18_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S4_REG9: TURBO_S4_18 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG9_TURBO_S4_19_Pos (0UL)                    /*!< BPLC TURBO_S4_REG9: TURBO_S4_19 (Bit 0)               */
#define BPLC_TURBO_S4_REG9_TURBO_S4_19_Msk (0x7ffUL)                /*!< BPLC TURBO_S4_REG9: TURBO_S4_19 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S4_REG10  ===================================================== */
#define BPLC_TURBO_S4_REG10_TURBO_S4_20_Pos (16UL)                  /*!< BPLC TURBO_S4_REG10: TURBO_S4_20 (Bit 16)             */
#define BPLC_TURBO_S4_REG10_TURBO_S4_20_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S4_REG10: TURBO_S4_20 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG10_TURBO_S4_21_Pos (0UL)                   /*!< BPLC TURBO_S4_REG10: TURBO_S4_21 (Bit 0)              */
#define BPLC_TURBO_S4_REG10_TURBO_S4_21_Msk (0x7ffUL)               /*!< BPLC TURBO_S4_REG10: TURBO_S4_21 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S4_REG11  ===================================================== */
#define BPLC_TURBO_S4_REG11_TURBO_S4_22_Pos (16UL)                  /*!< BPLC TURBO_S4_REG11: TURBO_S4_22 (Bit 16)             */
#define BPLC_TURBO_S4_REG11_TURBO_S4_22_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S4_REG11: TURBO_S4_22 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG11_TURBO_S4_23_Pos (0UL)                   /*!< BPLC TURBO_S4_REG11: TURBO_S4_23 (Bit 0)              */
#define BPLC_TURBO_S4_REG11_TURBO_S4_23_Msk (0x7ffUL)               /*!< BPLC TURBO_S4_REG11: TURBO_S4_23 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S4_REG12  ===================================================== */
#define BPLC_TURBO_S4_REG12_TURBO_S4_24_Pos (16UL)                  /*!< BPLC TURBO_S4_REG12: TURBO_S4_24 (Bit 16)             */
#define BPLC_TURBO_S4_REG12_TURBO_S4_24_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S4_REG12: TURBO_S4_24 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG12_TURBO_S4_25_Pos (0UL)                   /*!< BPLC TURBO_S4_REG12: TURBO_S4_25 (Bit 0)              */
#define BPLC_TURBO_S4_REG12_TURBO_S4_25_Msk (0x7ffUL)               /*!< BPLC TURBO_S4_REG12: TURBO_S4_25 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S4_REG13  ===================================================== */
#define BPLC_TURBO_S4_REG13_TURBO_S4_26_Pos (16UL)                  /*!< BPLC TURBO_S4_REG13: TURBO_S4_26 (Bit 16)             */
#define BPLC_TURBO_S4_REG13_TURBO_S4_26_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S4_REG13: TURBO_S4_26 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG13_TURBO_S4_27_Pos (0UL)                   /*!< BPLC TURBO_S4_REG13: TURBO_S4_27 (Bit 0)              */
#define BPLC_TURBO_S4_REG13_TURBO_S4_27_Msk (0x7ffUL)               /*!< BPLC TURBO_S4_REG13: TURBO_S4_27 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S4_REG14  ===================================================== */
#define BPLC_TURBO_S4_REG14_TURBO_S4_28_Pos (16UL)                  /*!< BPLC TURBO_S4_REG14: TURBO_S4_28 (Bit 16)             */
#define BPLC_TURBO_S4_REG14_TURBO_S4_28_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S4_REG14: TURBO_S4_28 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG14_TURBO_S4_29_Pos (0UL)                   /*!< BPLC TURBO_S4_REG14: TURBO_S4_29 (Bit 0)              */
#define BPLC_TURBO_S4_REG14_TURBO_S4_29_Msk (0x7ffUL)               /*!< BPLC TURBO_S4_REG14: TURBO_S4_29 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S4_REG15  ===================================================== */
#define BPLC_TURBO_S4_REG15_TURBO_S4_30_Pos (16UL)                  /*!< BPLC TURBO_S4_REG15: TURBO_S4_30 (Bit 16)             */
#define BPLC_TURBO_S4_REG15_TURBO_S4_30_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S4_REG15: TURBO_S4_30 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S4_REG15_TURBO_S4_31_Pos (0UL)                   /*!< BPLC TURBO_S4_REG15: TURBO_S4_31 (Bit 0)              */
#define BPLC_TURBO_S4_REG15_TURBO_S4_31_Msk (0x7ffUL)               /*!< BPLC TURBO_S4_REG15: TURBO_S4_31 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S4_REG16  ===================================================== */
#define BPLC_TURBO_S4_REG16_TURBO_S4_32_Pos (0UL)                   /*!< BPLC TURBO_S4_REG16: TURBO_S4_32 (Bit 0)              */
#define BPLC_TURBO_S4_REG16_TURBO_S4_32_Msk (0x7ffUL)               /*!< BPLC TURBO_S4_REG16: TURBO_S4_32 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG0  ===================================================== */
#define BPLC_TURBO_S5_REG0_TURBO_S5_0_Pos (16UL)                    /*!< BPLC TURBO_S5_REG0: TURBO_S5_0 (Bit 16)               */
#define BPLC_TURBO_S5_REG0_TURBO_S5_0_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S5_REG0: TURBO_S5_0 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG0_TURBO_S5_1_Pos (0UL)                     /*!< BPLC TURBO_S5_REG0: TURBO_S5_1 (Bit 0)                */
#define BPLC_TURBO_S5_REG0_TURBO_S5_1_Msk (0x7ffUL)                 /*!< BPLC TURBO_S5_REG0: TURBO_S5_1 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG1  ===================================================== */
#define BPLC_TURBO_S5_REG1_TURBO_S5_2_Pos (16UL)                    /*!< BPLC TURBO_S5_REG1: TURBO_S5_2 (Bit 16)               */
#define BPLC_TURBO_S5_REG1_TURBO_S5_2_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S5_REG1: TURBO_S5_2 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG1_TURBO_S5_3_Pos (0UL)                     /*!< BPLC TURBO_S5_REG1: TURBO_S5_3 (Bit 0)                */
#define BPLC_TURBO_S5_REG1_TURBO_S5_3_Msk (0x7ffUL)                 /*!< BPLC TURBO_S5_REG1: TURBO_S5_3 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG2  ===================================================== */
#define BPLC_TURBO_S5_REG2_TURBO_S5_4_Pos (16UL)                    /*!< BPLC TURBO_S5_REG2: TURBO_S5_4 (Bit 16)               */
#define BPLC_TURBO_S5_REG2_TURBO_S5_4_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S5_REG2: TURBO_S5_4 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG2_TURBO_S5_5_Pos (0UL)                     /*!< BPLC TURBO_S5_REG2: TURBO_S5_5 (Bit 0)                */
#define BPLC_TURBO_S5_REG2_TURBO_S5_5_Msk (0x7ffUL)                 /*!< BPLC TURBO_S5_REG2: TURBO_S5_5 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG3  ===================================================== */
#define BPLC_TURBO_S5_REG3_TURBO_S5_6_Pos (16UL)                    /*!< BPLC TURBO_S5_REG3: TURBO_S5_6 (Bit 16)               */
#define BPLC_TURBO_S5_REG3_TURBO_S5_6_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S5_REG3: TURBO_S5_6 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG3_TURBO_S5_7_Pos (0UL)                     /*!< BPLC TURBO_S5_REG3: TURBO_S5_7 (Bit 0)                */
#define BPLC_TURBO_S5_REG3_TURBO_S5_7_Msk (0x7ffUL)                 /*!< BPLC TURBO_S5_REG3: TURBO_S5_7 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG4  ===================================================== */
#define BPLC_TURBO_S5_REG4_TURBO_S5_8_Pos (16UL)                    /*!< BPLC TURBO_S5_REG4: TURBO_S5_8 (Bit 16)               */
#define BPLC_TURBO_S5_REG4_TURBO_S5_8_Msk (0x7ff0000UL)             /*!< BPLC TURBO_S5_REG4: TURBO_S5_8 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG4_TURBO_S5_9_Pos (0UL)                     /*!< BPLC TURBO_S5_REG4: TURBO_S5_9 (Bit 0)                */
#define BPLC_TURBO_S5_REG4_TURBO_S5_9_Msk (0x7ffUL)                 /*!< BPLC TURBO_S5_REG4: TURBO_S5_9 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG5  ===================================================== */
#define BPLC_TURBO_S5_REG5_TURBO_S5_10_Pos (16UL)                   /*!< BPLC TURBO_S5_REG5: TURBO_S5_10 (Bit 16)              */
#define BPLC_TURBO_S5_REG5_TURBO_S5_10_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S5_REG5: TURBO_S5_10 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG5_TURBO_S5_11_Pos (0UL)                    /*!< BPLC TURBO_S5_REG5: TURBO_S5_11 (Bit 0)               */
#define BPLC_TURBO_S5_REG5_TURBO_S5_11_Msk (0x7ffUL)                /*!< BPLC TURBO_S5_REG5: TURBO_S5_11 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG6  ===================================================== */
#define BPLC_TURBO_S5_REG6_TURBO_S5_12_Pos (16UL)                   /*!< BPLC TURBO_S5_REG6: TURBO_S5_12 (Bit 16)              */
#define BPLC_TURBO_S5_REG6_TURBO_S5_12_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S5_REG6: TURBO_S5_12 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG6_TURBO_S5_13_Pos (0UL)                    /*!< BPLC TURBO_S5_REG6: TURBO_S5_13 (Bit 0)               */
#define BPLC_TURBO_S5_REG6_TURBO_S5_13_Msk (0x7ffUL)                /*!< BPLC TURBO_S5_REG6: TURBO_S5_13 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG7  ===================================================== */
#define BPLC_TURBO_S5_REG7_TURBO_S5_14_Pos (16UL)                   /*!< BPLC TURBO_S5_REG7: TURBO_S5_14 (Bit 16)              */
#define BPLC_TURBO_S5_REG7_TURBO_S5_14_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S5_REG7: TURBO_S5_14 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG7_TURBO_S5_15_Pos (0UL)                    /*!< BPLC TURBO_S5_REG7: TURBO_S5_15 (Bit 0)               */
#define BPLC_TURBO_S5_REG7_TURBO_S5_15_Msk (0x7ffUL)                /*!< BPLC TURBO_S5_REG7: TURBO_S5_15 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG8  ===================================================== */
#define BPLC_TURBO_S5_REG8_TURBO_S5_16_Pos (16UL)                   /*!< BPLC TURBO_S5_REG8: TURBO_S5_16 (Bit 16)              */
#define BPLC_TURBO_S5_REG8_TURBO_S5_16_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S5_REG8: TURBO_S5_16 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG8_TURBO_S5_17_Pos (0UL)                    /*!< BPLC TURBO_S5_REG8: TURBO_S5_17 (Bit 0)               */
#define BPLC_TURBO_S5_REG8_TURBO_S5_17_Msk (0x7ffUL)                /*!< BPLC TURBO_S5_REG8: TURBO_S5_17 (Bitfield-Mask: 0x7ff) */
/* =====================================================  TURBO_S5_REG9  ===================================================== */
#define BPLC_TURBO_S5_REG9_TURBO_S5_18_Pos (16UL)                   /*!< BPLC TURBO_S5_REG9: TURBO_S5_18 (Bit 16)              */
#define BPLC_TURBO_S5_REG9_TURBO_S5_18_Msk (0x7ff0000UL)            /*!< BPLC TURBO_S5_REG9: TURBO_S5_18 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG9_TURBO_S5_19_Pos (0UL)                    /*!< BPLC TURBO_S5_REG9: TURBO_S5_19 (Bit 0)               */
#define BPLC_TURBO_S5_REG9_TURBO_S5_19_Msk (0x7ffUL)                /*!< BPLC TURBO_S5_REG9: TURBO_S5_19 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG10  ===================================================== */
#define BPLC_TURBO_S5_REG10_TURBO_S5_20_Pos (16UL)                  /*!< BPLC TURBO_S5_REG10: TURBO_S5_20 (Bit 16)             */
#define BPLC_TURBO_S5_REG10_TURBO_S5_20_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG10: TURBO_S5_20 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG10_TURBO_S5_21_Pos (0UL)                   /*!< BPLC TURBO_S5_REG10: TURBO_S5_21 (Bit 0)              */
#define BPLC_TURBO_S5_REG10_TURBO_S5_21_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG10: TURBO_S5_21 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG11  ===================================================== */
#define BPLC_TURBO_S5_REG11_TURBO_S5_22_Pos (16UL)                  /*!< BPLC TURBO_S5_REG11: TURBO_S5_22 (Bit 16)             */
#define BPLC_TURBO_S5_REG11_TURBO_S5_22_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG11: TURBO_S5_22 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG11_TURBO_S5_23_Pos (0UL)                   /*!< BPLC TURBO_S5_REG11: TURBO_S5_23 (Bit 0)              */
#define BPLC_TURBO_S5_REG11_TURBO_S5_23_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG11: TURBO_S5_23 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG12  ===================================================== */
#define BPLC_TURBO_S5_REG12_TURBO_S5_24_Pos (16UL)                  /*!< BPLC TURBO_S5_REG12: TURBO_S5_24 (Bit 16)             */
#define BPLC_TURBO_S5_REG12_TURBO_S5_24_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG12: TURBO_S5_24 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG12_TURBO_S5_25_Pos (0UL)                   /*!< BPLC TURBO_S5_REG12: TURBO_S5_25 (Bit 0)              */
#define BPLC_TURBO_S5_REG12_TURBO_S5_25_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG12: TURBO_S5_25 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG13  ===================================================== */
#define BPLC_TURBO_S5_REG13_TURBO_S5_26_Pos (16UL)                  /*!< BPLC TURBO_S5_REG13: TURBO_S5_26 (Bit 16)             */
#define BPLC_TURBO_S5_REG13_TURBO_S5_26_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG13: TURBO_S5_26 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG13_TURBO_S5_27_Pos (0UL)                   /*!< BPLC TURBO_S5_REG13: TURBO_S5_27 (Bit 0)              */
#define BPLC_TURBO_S5_REG13_TURBO_S5_27_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG13: TURBO_S5_27 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG14  ===================================================== */
#define BPLC_TURBO_S5_REG14_TURBO_S5_28_Pos (16UL)                  /*!< BPLC TURBO_S5_REG14: TURBO_S5_28 (Bit 16)             */
#define BPLC_TURBO_S5_REG14_TURBO_S5_28_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG14: TURBO_S5_28 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG14_TURBO_S5_29_Pos (0UL)                   /*!< BPLC TURBO_S5_REG14: TURBO_S5_29 (Bit 0)              */
#define BPLC_TURBO_S5_REG14_TURBO_S5_29_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG14: TURBO_S5_29 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG15  ===================================================== */
#define BPLC_TURBO_S5_REG15_TURBO_S5_30_Pos (16UL)                  /*!< BPLC TURBO_S5_REG15: TURBO_S5_30 (Bit 16)             */
#define BPLC_TURBO_S5_REG15_TURBO_S5_30_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG15: TURBO_S5_30 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG15_TURBO_S5_31_Pos (0UL)                   /*!< BPLC TURBO_S5_REG15: TURBO_S5_31 (Bit 0)              */
#define BPLC_TURBO_S5_REG15_TURBO_S5_31_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG15: TURBO_S5_31 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG16  ===================================================== */
#define BPLC_TURBO_S5_REG16_TURBO_S5_32_Pos (16UL)                  /*!< BPLC TURBO_S5_REG16: TURBO_S5_32 (Bit 16)             */
#define BPLC_TURBO_S5_REG16_TURBO_S5_32_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG16: TURBO_S5_32 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG16_TURBO_S5_33_Pos (0UL)                   /*!< BPLC TURBO_S5_REG16: TURBO_S5_33 (Bit 0)              */
#define BPLC_TURBO_S5_REG16_TURBO_S5_33_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG16: TURBO_S5_33 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG17  ===================================================== */
#define BPLC_TURBO_S5_REG17_TURBO_S5_34_Pos (16UL)                  /*!< BPLC TURBO_S5_REG17: TURBO_S5_34 (Bit 16)             */
#define BPLC_TURBO_S5_REG17_TURBO_S5_34_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG17: TURBO_S5_34 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG17_TURBO_S5_35_Pos (0UL)                   /*!< BPLC TURBO_S5_REG17: TURBO_S5_35 (Bit 0)              */
#define BPLC_TURBO_S5_REG17_TURBO_S5_35_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG17: TURBO_S5_35 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG18  ===================================================== */
#define BPLC_TURBO_S5_REG18_TURBO_S5_36_Pos (16UL)                  /*!< BPLC TURBO_S5_REG18: TURBO_S5_36 (Bit 16)             */
#define BPLC_TURBO_S5_REG18_TURBO_S5_36_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG18: TURBO_S5_36 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG18_TURBO_S5_37_Pos (0UL)                   /*!< BPLC TURBO_S5_REG18: TURBO_S5_37 (Bit 0)              */
#define BPLC_TURBO_S5_REG18_TURBO_S5_37_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG18: TURBO_S5_37 (Bitfield-Mask: 0x7ff) */
/* ====================================================  TURBO_S5_REG19  ===================================================== */
#define BPLC_TURBO_S5_REG19_TURBO_S5_38_Pos (16UL)                  /*!< BPLC TURBO_S5_REG19: TURBO_S5_38 (Bit 16)             */
#define BPLC_TURBO_S5_REG19_TURBO_S5_38_Msk (0x7ff0000UL)           /*!< BPLC TURBO_S5_REG19: TURBO_S5_38 (Bitfield-Mask: 0x7ff) */
#define BPLC_TURBO_S5_REG19_TURBO_S5_39_Pos (0UL)                   /*!< BPLC TURBO_S5_REG19: TURBO_S5_39 (Bit 0)              */
#define BPLC_TURBO_S5_REG19_TURBO_S5_39_Msk (0x7ffUL)               /*!< BPLC TURBO_S5_REG19: TURBO_S5_39 (Bitfield-Mask: 0x7ff) */
/* ====================================================  FARROW_COEFF00  ===================================================== */
#define BPLC_FARROW_COEFF00_FARROW_COEFF0_0_Pos (16UL)              /*!< BPLC FARROW_COEFF00: FARROW_COEFF0_0 (Bit 16)         */
#define BPLC_FARROW_COEFF00_FARROW_COEFF0_0_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF00: FARROW_COEFF0_0 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF00_FARROW_COEFF0_1_Pos (0UL)               /*!< BPLC FARROW_COEFF00: FARROW_COEFF0_1 (Bit 0)          */
#define BPLC_FARROW_COEFF00_FARROW_COEFF0_1_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF00: FARROW_COEFF0_1 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF01  ===================================================== */
#define BPLC_FARROW_COEFF01_FARROW_COEFF0_2_Pos (16UL)              /*!< BPLC FARROW_COEFF01: FARROW_COEFF0_2 (Bit 16)         */
#define BPLC_FARROW_COEFF01_FARROW_COEFF0_2_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF01: FARROW_COEFF0_2 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF01_FARROW_COEFF0_3_Pos (0UL)               /*!< BPLC FARROW_COEFF01: FARROW_COEFF0_3 (Bit 0)          */
#define BPLC_FARROW_COEFF01_FARROW_COEFF0_3_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF01: FARROW_COEFF0_3 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF02  ===================================================== */
#define BPLC_FARROW_COEFF02_FARROW_COEFF0_4_Pos (16UL)              /*!< BPLC FARROW_COEFF02: FARROW_COEFF0_4 (Bit 16)         */
#define BPLC_FARROW_COEFF02_FARROW_COEFF0_4_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF02: FARROW_COEFF0_4 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF02_FARROW_COEFF0_5_Pos (0UL)               /*!< BPLC FARROW_COEFF02: FARROW_COEFF0_5 (Bit 0)          */
#define BPLC_FARROW_COEFF02_FARROW_COEFF0_5_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF02: FARROW_COEFF0_5 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF03  ===================================================== */
#define BPLC_FARROW_COEFF03_FARROW_COEFF0_6_Pos (16UL)              /*!< BPLC FARROW_COEFF03: FARROW_COEFF0_6 (Bit 16)         */
#define BPLC_FARROW_COEFF03_FARROW_COEFF0_6_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF03: FARROW_COEFF0_6 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF03_FARROW_COEFF0_7_Pos (0UL)               /*!< BPLC FARROW_COEFF03: FARROW_COEFF0_7 (Bit 0)          */
#define BPLC_FARROW_COEFF03_FARROW_COEFF0_7_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF03: FARROW_COEFF0_7 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF10  ===================================================== */
#define BPLC_FARROW_COEFF10_FARROW_COEFF1_0_Pos (16UL)              /*!< BPLC FARROW_COEFF10: FARROW_COEFF1_0 (Bit 16)         */
#define BPLC_FARROW_COEFF10_FARROW_COEFF1_0_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF10: FARROW_COEFF1_0 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF10_FARROW_COEFF1_1_Pos (0UL)               /*!< BPLC FARROW_COEFF10: FARROW_COEFF1_1 (Bit 0)          */
#define BPLC_FARROW_COEFF10_FARROW_COEFF1_1_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF10: FARROW_COEFF1_1 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF11  ===================================================== */
#define BPLC_FARROW_COEFF11_FARROW_COEFF1_2_Pos (16UL)              /*!< BPLC FARROW_COEFF11: FARROW_COEFF1_2 (Bit 16)         */
#define BPLC_FARROW_COEFF11_FARROW_COEFF1_2_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF11: FARROW_COEFF1_2 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF11_FARROW_COEFF1_3_Pos (0UL)               /*!< BPLC FARROW_COEFF11: FARROW_COEFF1_3 (Bit 0)          */
#define BPLC_FARROW_COEFF11_FARROW_COEFF1_3_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF11: FARROW_COEFF1_3 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF12  ===================================================== */
#define BPLC_FARROW_COEFF12_FARROW_COEFF1_4_Pos (16UL)              /*!< BPLC FARROW_COEFF12: FARROW_COEFF1_4 (Bit 16)         */
#define BPLC_FARROW_COEFF12_FARROW_COEFF1_4_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF12: FARROW_COEFF1_4 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF12_FARROW_COEFF1_5_Pos (0UL)               /*!< BPLC FARROW_COEFF12: FARROW_COEFF1_5 (Bit 0)          */
#define BPLC_FARROW_COEFF12_FARROW_COEFF1_5_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF12: FARROW_COEFF1_5 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF13  ===================================================== */
#define BPLC_FARROW_COEFF13_FARROW_COEFF1_6_Pos (16UL)              /*!< BPLC FARROW_COEFF13: FARROW_COEFF1_6 (Bit 16)         */
#define BPLC_FARROW_COEFF13_FARROW_COEFF1_6_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF13: FARROW_COEFF1_6 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF13_FARROW_COEFF1_7_Pos (0UL)               /*!< BPLC FARROW_COEFF13: FARROW_COEFF1_7 (Bit 0)          */
#define BPLC_FARROW_COEFF13_FARROW_COEFF1_7_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF13: FARROW_COEFF1_7 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF20  ===================================================== */
#define BPLC_FARROW_COEFF20_FARROW_COEFF2_0_Pos (16UL)              /*!< BPLC FARROW_COEFF20: FARROW_COEFF2_0 (Bit 16)         */
#define BPLC_FARROW_COEFF20_FARROW_COEFF2_0_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF20: FARROW_COEFF2_0 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF20_FARROW_COEFF2_1_Pos (0UL)               /*!< BPLC FARROW_COEFF20: FARROW_COEFF2_1 (Bit 0)          */
#define BPLC_FARROW_COEFF20_FARROW_COEFF2_1_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF20: FARROW_COEFF2_1 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF21  ===================================================== */
#define BPLC_FARROW_COEFF21_FARROW_COEFF2_2_Pos (16UL)              /*!< BPLC FARROW_COEFF21: FARROW_COEFF2_2 (Bit 16)         */
#define BPLC_FARROW_COEFF21_FARROW_COEFF2_2_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF21: FARROW_COEFF2_2 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF21_FARROW_COEFF2_3_Pos (0UL)               /*!< BPLC FARROW_COEFF21: FARROW_COEFF2_3 (Bit 0)          */
#define BPLC_FARROW_COEFF21_FARROW_COEFF2_3_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF21: FARROW_COEFF2_3 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF22  ===================================================== */
#define BPLC_FARROW_COEFF22_FARROW_COEFF2_4_Pos (16UL)              /*!< BPLC FARROW_COEFF22: FARROW_COEFF2_4 (Bit 16)         */
#define BPLC_FARROW_COEFF22_FARROW_COEFF2_4_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF22: FARROW_COEFF2_4 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF22_FARROW_COEFF2_5_Pos (0UL)               /*!< BPLC FARROW_COEFF22: FARROW_COEFF2_5 (Bit 0)          */
#define BPLC_FARROW_COEFF22_FARROW_COEFF2_5_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF22: FARROW_COEFF2_5 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF23  ===================================================== */
#define BPLC_FARROW_COEFF23_FARROW_COEFF2_6_Pos (16UL)              /*!< BPLC FARROW_COEFF23: FARROW_COEFF2_6 (Bit 16)         */
#define BPLC_FARROW_COEFF23_FARROW_COEFF2_6_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF23: FARROW_COEFF2_6 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF23_FARROW_COEFF2_7_Pos (0UL)               /*!< BPLC FARROW_COEFF23: FARROW_COEFF2_7 (Bit 0)          */
#define BPLC_FARROW_COEFF23_FARROW_COEFF2_7_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF23: FARROW_COEFF2_7 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF30  ===================================================== */
#define BPLC_FARROW_COEFF30_FARROW_COEFF3_0_Pos (16UL)              /*!< BPLC FARROW_COEFF30: FARROW_COEFF3_0 (Bit 16)         */
#define BPLC_FARROW_COEFF30_FARROW_COEFF3_0_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF30: FARROW_COEFF3_0 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF30_FARROW_COEFF3_1_Pos (0UL)               /*!< BPLC FARROW_COEFF30: FARROW_COEFF3_1 (Bit 0)          */
#define BPLC_FARROW_COEFF30_FARROW_COEFF3_1_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF30: FARROW_COEFF3_1 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF31  ===================================================== */
#define BPLC_FARROW_COEFF31_FARROW_COEFF3_2_Pos (16UL)              /*!< BPLC FARROW_COEFF31: FARROW_COEFF3_2 (Bit 16)         */
#define BPLC_FARROW_COEFF31_FARROW_COEFF3_2_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF31: FARROW_COEFF3_2 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF31_FARROW_COEFF3_3_Pos (0UL)               /*!< BPLC FARROW_COEFF31: FARROW_COEFF3_3 (Bit 0)          */
#define BPLC_FARROW_COEFF31_FARROW_COEFF3_3_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF31: FARROW_COEFF3_3 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF32  ===================================================== */
#define BPLC_FARROW_COEFF32_FARROW_COEFF3_4_Pos (16UL)              /*!< BPLC FARROW_COEFF32: FARROW_COEFF3_4 (Bit 16)         */
#define BPLC_FARROW_COEFF32_FARROW_COEFF3_4_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF32: FARROW_COEFF3_4 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF32_FARROW_COEFF3_5_Pos (0UL)               /*!< BPLC FARROW_COEFF32: FARROW_COEFF3_5 (Bit 0)          */
#define BPLC_FARROW_COEFF32_FARROW_COEFF3_5_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF32: FARROW_COEFF3_5 (Bitfield-Mask: 0x3fff) */
/* ====================================================  FARROW_COEFF33  ===================================================== */
#define BPLC_FARROW_COEFF33_FARROW_COEFF3_6_Pos (16UL)              /*!< BPLC FARROW_COEFF33: FARROW_COEFF3_6 (Bit 16)         */
#define BPLC_FARROW_COEFF33_FARROW_COEFF3_6_Msk (0x3fff0000UL)      /*!< BPLC FARROW_COEFF33: FARROW_COEFF3_6 (Bitfield-Mask: 0x3fff) */
#define BPLC_FARROW_COEFF33_FARROW_COEFF3_7_Pos (0UL)               /*!< BPLC FARROW_COEFF33: FARROW_COEFF3_7 (Bit 0)          */
#define BPLC_FARROW_COEFF33_FARROW_COEFF3_7_Msk (0x3fffUL)          /*!< BPLC FARROW_COEFF33: FARROW_COEFF3_7 (Bitfield-Mask: 0x3fff) */
/* ======================================================  AGC_CONTROL  ====================================================== */
#define BPLC_AGC_CONTROL_GAIN_LOCKED_Pos  (24UL)                    /*!< BPLC AGC_CONTROL: GAIN_LOCKED (Bit 24)                */
#define BPLC_AGC_CONTROL_GAIN_LOCKED_Msk  (0x7f000000UL)            /*!< BPLC AGC_CONTROL: GAIN_LOCKED (Bitfield-Mask: 0x7f)   */
#define BPLC_AGC_CONTROL_FORCE_GAIN_Pos   (23UL)                    /*!< BPLC AGC_CONTROL: FORCE_GAIN (Bit 23)                 */
#define BPLC_AGC_CONTROL_FORCE_GAIN_Msk   (0x800000UL)              /*!< BPLC AGC_CONTROL: FORCE_GAIN (Bitfield-Mask: 0x01)    */
#define BPLC_AGC_CONTROL_GAIN_FORCED_Pos  (16UL)                    /*!< BPLC AGC_CONTROL: GAIN_FORCED (Bit 16)                */
#define BPLC_AGC_CONTROL_GAIN_FORCED_Msk  (0x7f0000UL)              /*!< BPLC AGC_CONTROL: GAIN_FORCED (Bitfield-Mask: 0x7f)   */
#define BPLC_AGC_CONTROL_MAX_GAIN_Pos     (8UL)                     /*!< BPLC AGC_CONTROL: MAX_GAIN (Bit 8)                    */
#define BPLC_AGC_CONTROL_MAX_GAIN_Msk     (0x7f00UL)                /*!< BPLC AGC_CONTROL: MAX_GAIN (Bitfield-Mask: 0x7f)      */
#define BPLC_AGC_CONTROL_FFT_USE_FORCED_GAIN_Pos (7UL)              /*!< BPLC AGC_CONTROL: FFT_USE_FORCED_GAIN (Bit 7)         */
#define BPLC_AGC_CONTROL_FFT_USE_FORCED_GAIN_Msk (0x80UL)           /*!< BPLC AGC_CONTROL: FFT_USE_FORCED_GAIN (Bitfield-Mask: 0x01) */
#define BPLC_AGC_CONTROL_MIN_GAIN_Pos     (0UL)                     /*!< BPLC AGC_CONTROL: MIN_GAIN (Bit 0)                    */
#define BPLC_AGC_CONTROL_MIN_GAIN_Msk     (0x7fUL)                  /*!< BPLC AGC_CONTROL: MIN_GAIN (Bitfield-Mask: 0x7f)      */
/* ======================================================  NTB_CONTROL  ====================================================== */
#define BPLC_NTB_CONTROL_ZC_CAPTURE_ENABLE_Pos (16UL)               /*!< BPLC NTB_CONTROL: ZC_CAPTURE_ENABLE (Bit 16)          */
#define BPLC_NTB_CONTROL_ZC_CAPTURE_ENABLE_Msk (0x3f0000UL)         /*!< BPLC NTB_CONTROL: ZC_CAPTURE_ENABLE (Bitfield-Mask: 0x3f) */
#define BPLC_NTB_CONTROL_TARGET_MATCH_ENABLE_Pos (8UL)              /*!< BPLC NTB_CONTROL: TARGET_MATCH_ENABLE (Bit 8)         */
#define BPLC_NTB_CONTROL_TARGET_MATCH_ENABLE_Msk (0x1f00UL)         /*!< BPLC NTB_CONTROL: TARGET_MATCH_ENABLE (Bitfield-Mask: 0x1f) */
#define BPLC_NTB_CONTROL_NTB_AUTO_ADJ_DIR_Pos (7UL)                 /*!< BPLC NTB_CONTROL: NTB_AUTO_ADJ_DIR (Bit 7)            */
#define BPLC_NTB_CONTROL_NTB_AUTO_ADJ_DIR_Msk (0x80UL)              /*!< BPLC NTB_CONTROL: NTB_AUTO_ADJ_DIR (Bitfield-Mask: 0x01) */
#define BPLC_NTB_CONTROL_NTB_AUTO_ADJ_ENABLE_Pos (6UL)              /*!< BPLC NTB_CONTROL: NTB_AUTO_ADJ_ENABLE (Bit 6)         */
#define BPLC_NTB_CONTROL_NTB_AUTO_ADJ_ENABLE_Msk (0x40UL)           /*!< BPLC NTB_CONTROL: NTB_AUTO_ADJ_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_NTB_CONTROL_TIMER_TX_START_ENABLE_Pos (5UL)            /*!< BPLC NTB_CONTROL: TIMER_TX_START_ENABLE (Bit 5)       */
#define BPLC_NTB_CONTROL_TIMER_TX_START_ENABLE_Msk (0x20UL)         /*!< BPLC NTB_CONTROL: TIMER_TX_START_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_NTB_CONTROL_FRAMESYNC_CAPTURE_ENABLE_Pos (4UL)         /*!< BPLC NTB_CONTROL: FRAMESYNC_CAPTURE_ENABLE (Bit 4)    */
#define BPLC_NTB_CONTROL_FRAMESYNC_CAPTURE_ENABLE_Msk (0x10UL)      /*!< BPLC NTB_CONTROL: FRAMESYNC_CAPTURE_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_NTB_CONTROL_ZERO_CROSSING0_SEL_Pos (1UL)               /*!< BPLC NTB_CONTROL: ZERO_CROSSING0_SEL (Bit 1)          */
#define BPLC_NTB_CONTROL_ZERO_CROSSING0_SEL_Msk (0x2UL)             /*!< BPLC NTB_CONTROL: ZERO_CROSSING0_SEL (Bitfield-Mask: 0x01) */
#define BPLC_NTB_CONTROL_NTB_ENABLE_Pos   (0UL)                     /*!< BPLC NTB_CONTROL: NTB_ENABLE (Bit 0)                  */
#define BPLC_NTB_CONTROL_NTB_ENABLE_Msk   (0x1UL)                   /*!< BPLC NTB_CONTROL: NTB_ENABLE (Bitfield-Mask: 0x01)    */
/* ====================================================  NTB_OFFSET_ADJ  ===================================================== */
#define BPLC_NTB_OFFSET_ADJ_NTB_OFFSET_Pos (0UL)                    /*!< BPLC NTB_OFFSET_ADJ: NTB_OFFSET (Bit 0)               */
#define BPLC_NTB_OFFSET_ADJ_NTB_OFFSET_Msk (0xffffffffUL)           /*!< BPLC NTB_OFFSET_ADJ: NTB_OFFSET (Bitfield-Mask: 0xffffffff) */
/* ======================================================  NTB_RELOAD  ======================================================= */
#define BPLC_NTB_RELOAD_NTB_RELOAD_VALUE_Pos (0UL)                  /*!< BPLC NTB_RELOAD: NTB_RELOAD_VALUE (Bit 0)             */
#define BPLC_NTB_RELOAD_NTB_RELOAD_VALUE_Msk (0xffffffffUL)         /*!< BPLC NTB_RELOAD: NTB_RELOAD_VALUE (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_TX_START_TIME  =================================================== */
#define BPLC_NTB_TX_START_TIME_TX_START_TIME_Pos (0UL)              /*!< BPLC NTB_TX_START_TIME: TX_START_TIME (Bit 0)         */
#define BPLC_NTB_TX_START_TIME_TX_START_TIME_Msk (0xffffffffUL)     /*!< BPLC NTB_TX_START_TIME: TX_START_TIME (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_ADJ_INTERVAL0  =================================================== */
#define BPLC_NTB_ADJ_INTERVAL0_NTB_AUTO_ADJ_INTERVAL0_Pos (0UL)     /*!< BPLC NTB_ADJ_INTERVAL0: NTB_AUTO_ADJ_INTERVAL0 (Bit 0) */
#define BPLC_NTB_ADJ_INTERVAL0_NTB_AUTO_ADJ_INTERVAL0_Msk (0xffffffffUL) /*!< BPLC NTB_ADJ_INTERVAL0: NTB_AUTO_ADJ_INTERVAL0 (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_ADJ_INTERVAL1  =================================================== */
#define BPLC_NTB_ADJ_INTERVAL1_NTB_AUTO_ADJ_INTERVAL1_Pos (0UL)     /*!< BPLC NTB_ADJ_INTERVAL1: NTB_AUTO_ADJ_INTERVAL1 (Bit 0) */
#define BPLC_NTB_ADJ_INTERVAL1_NTB_AUTO_ADJ_INTERVAL1_Msk (0x7UL)   /*!< BPLC NTB_ADJ_INTERVAL1: NTB_AUTO_ADJ_INTERVAL1 (Bitfield-Mask: 0x07) */
/* ===================================================  NTB_COUNTER_VALUE  =================================================== */
#define BPLC_NTB_COUNTER_VALUE_NTB_COUNTER_OUT_Pos (0UL)            /*!< BPLC NTB_COUNTER_VALUE: NTB_COUNTER_OUT (Bit 0)       */
#define BPLC_NTB_COUNTER_VALUE_NTB_COUNTER_OUT_Msk (0xffffffffUL)   /*!< BPLC NTB_COUNTER_VALUE: NTB_COUNTER_OUT (Bitfield-Mask: 0xffffffff) */
/* =====================================================  NTB_FRAMESYNC  ===================================================== */
#define BPLC_NTB_FRAMESYNC_NTB_FRAMESYNC_Pos (0UL)                  /*!< BPLC NTB_FRAMESYNC: NTB_FRAMESYNC (Bit 0)             */
#define BPLC_NTB_FRAMESYNC_NTB_FRAMESYNC_Msk (0xffffffffUL)         /*!< BPLC NTB_FRAMESYNC: NTB_FRAMESYNC (Bitfield-Mask: 0xffffffff) */
/* ==================================================  NTB_ZERO_CROSSING0  =================================================== */
#define BPLC_NTB_ZERO_CROSSING0_NTB_ZERO_CROSSING0_Pos (0UL)        /*!< BPLC NTB_ZERO_CROSSING0: NTB_ZERO_CROSSING0 (Bit 0)   */
#define BPLC_NTB_ZERO_CROSSING0_NTB_ZERO_CROSSING0_Msk (0xffffffffUL) /*!< BPLC NTB_ZERO_CROSSING0: NTB_ZERO_CROSSING0 (Bitfield-Mask: 0xffffffff) */
/* ==================================================  NTB_ZERO_CROSSING1  =================================================== */
#define BPLC_NTB_ZERO_CROSSING1_NTB_ZERO_CROSSING1_Pos (0UL)        /*!< BPLC NTB_ZERO_CROSSING1: NTB_ZERO_CROSSING1 (Bit 0)   */
#define BPLC_NTB_ZERO_CROSSING1_NTB_ZERO_CROSSING1_Msk (0xffffffffUL) /*!< BPLC NTB_ZERO_CROSSING1: NTB_ZERO_CROSSING1 (Bitfield-Mask: 0xffffffff) */
/* ==================================================  NTB_ZERO_CROSSING2  =================================================== */
#define BPLC_NTB_ZERO_CROSSING2_NTB_ZERO_CROSSING2_Pos (0UL)        /*!< BPLC NTB_ZERO_CROSSING2: NTB_ZERO_CROSSING2 (Bit 0)   */
#define BPLC_NTB_ZERO_CROSSING2_NTB_ZERO_CROSSING2_Msk (0xffffffffUL) /*!< BPLC NTB_ZERO_CROSSING2: NTB_ZERO_CROSSING2 (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_MATCH_TARGET0  =================================================== */
#define BPLC_NTB_MATCH_TARGET0_TIMER_MATCH_TARGET0_Pos (0UL)        /*!< BPLC NTB_MATCH_TARGET0: TIMER_MATCH_TARGET0 (Bit 0)   */
#define BPLC_NTB_MATCH_TARGET0_TIMER_MATCH_TARGET0_Msk (0xffffffffUL) /*!< BPLC NTB_MATCH_TARGET0: TIMER_MATCH_TARGET0 (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_MATCH_TARGET1  =================================================== */
#define BPLC_NTB_MATCH_TARGET1_TIMER_MATCH_TARGET1_Pos (0UL)        /*!< BPLC NTB_MATCH_TARGET1: TIMER_MATCH_TARGET1 (Bit 0)   */
#define BPLC_NTB_MATCH_TARGET1_TIMER_MATCH_TARGET1_Msk (0xffffffffUL) /*!< BPLC NTB_MATCH_TARGET1: TIMER_MATCH_TARGET1 (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_MATCH_TARGET2  =================================================== */
#define BPLC_NTB_MATCH_TARGET2_TIMER_MATCH_TARGET2_Pos (0UL)        /*!< BPLC NTB_MATCH_TARGET2: TIMER_MATCH_TARGET2 (Bit 0)   */
#define BPLC_NTB_MATCH_TARGET2_TIMER_MATCH_TARGET2_Msk (0xffffffffUL) /*!< BPLC NTB_MATCH_TARGET2: TIMER_MATCH_TARGET2 (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_MATCH_TARGET3  =================================================== */
#define BPLC_NTB_MATCH_TARGET3_TIMER_MATCH_TARGET3_Pos (0UL)        /*!< BPLC NTB_MATCH_TARGET3: TIMER_MATCH_TARGET3 (Bit 0)   */
#define BPLC_NTB_MATCH_TARGET3_TIMER_MATCH_TARGET3_Msk (0xffffffffUL) /*!< BPLC NTB_MATCH_TARGET3: TIMER_MATCH_TARGET3 (Bitfield-Mask: 0xffffffff) */
/* ===================================================  NTB_MATCH_TARGET4  =================================================== */
#define BPLC_NTB_MATCH_TARGET4_TIMER_MATCH_TARGET4_Pos (0UL)        /*!< BPLC NTB_MATCH_TARGET4: TIMER_MATCH_TARGET4 (Bit 0)   */
#define BPLC_NTB_MATCH_TARGET4_TIMER_MATCH_TARGET4_Msk (0xffffffffUL) /*!< BPLC NTB_MATCH_TARGET4: TIMER_MATCH_TARGET4 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  NONMASK_PWR_SUM  ==================================================== */
#define BPLC_NONMASK_PWR_SUM_NONMASK_AVE_PWR_SUM_Pos (0UL)          /*!< BPLC NONMASK_PWR_SUM: NONMASK_AVE_PWR_SUM (Bit 0)     */
#define BPLC_NONMASK_PWR_SUM_NONMASK_AVE_PWR_SUM_Msk (0x1ffffffUL)  /*!< BPLC NONMASK_PWR_SUM: NONMASK_AVE_PWR_SUM (Bitfield-Mask: 0x1ffffff) */
/* ===================================================  NONMASK_NOISE_SUM  =================================================== */
#define BPLC_NONMASK_NOISE_SUM_NONMASK_NOISE_SUM_Pos (0UL)          /*!< BPLC NONMASK_NOISE_SUM: NONMASK_NOISE_SUM (Bit 0)     */
#define BPLC_NONMASK_NOISE_SUM_NONMASK_NOISE_SUM_Msk (0x1ffffffUL)  /*!< BPLC NONMASK_NOISE_SUM: NONMASK_NOISE_SUM (Bitfield-Mask: 0x1ffffff) */
/* =====================================================  VALIDTONENUM  ====================================================== */
#define BPLC_VALIDTONENUM_VALIDCARRIERNUM_Pos (0UL)                 /*!< BPLC VALIDTONENUM: VALIDCARRIERNUM (Bit 0)            */
#define BPLC_VALIDTONENUM_VALIDCARRIERNUM_Msk (0x1ffUL)             /*!< BPLC VALIDTONENUM: VALIDCARRIERNUM (Bitfield-Mask: 0x1ff) */
/* ======================================================  ABSSYNCPSUM  ====================================================== */
#define BPLC_ABSSYNCPSUM_ABSSYNCPSUM_Pos  (0UL)                     /*!< BPLC ABSSYNCPSUM: ABSSYNCPSUM (Bit 0)                 */
#define BPLC_ABSSYNCPSUM_ABSSYNCPSUM_Msk  (0x3fffffUL)              /*!< BPLC ABSSYNCPSUM: ABSSYNCPSUM (Bitfield-Mask: 0x3fffff) */
/* =======================================================  AFE_CTR0  ======================================================== */
#define BPLC_AFE_CTR0_I_CTRL_STAGE2_TXPGA_Pos (29UL)                /*!< BPLC AFE_CTR0: I_CTRL_STAGE2_TXPGA (Bit 29)           */
#define BPLC_AFE_CTR0_I_CTRL_STAGE2_TXPGA_Msk (0x60000000UL)        /*!< BPLC AFE_CTR0: I_CTRL_STAGE2_TXPGA (Bitfield-Mask: 0x03) */
#define BPLC_AFE_CTR0_I_CTRL_STAGE1_TXPGA_Pos (27UL)                /*!< BPLC AFE_CTR0: I_CTRL_STAGE1_TXPGA (Bit 27)           */
#define BPLC_AFE_CTR0_I_CTRL_STAGE1_TXPGA_Msk (0x18000000UL)        /*!< BPLC AFE_CTR0: I_CTRL_STAGE1_TXPGA (Bitfield-Mask: 0x03) */
#define BPLC_AFE_CTR0_I_CTRL_STAGE3_PGA_Pos (25UL)                  /*!< BPLC AFE_CTR0: I_CTRL_STAGE3_PGA (Bit 25)             */
#define BPLC_AFE_CTR0_I_CTRL_STAGE3_PGA_Msk (0x6000000UL)           /*!< BPLC AFE_CTR0: I_CTRL_STAGE3_PGA (Bitfield-Mask: 0x03) */
#define BPLC_AFE_CTR0_I_CTRL_STAGE2_PGA_Pos (23UL)                  /*!< BPLC AFE_CTR0: I_CTRL_STAGE2_PGA (Bit 23)             */
#define BPLC_AFE_CTR0_I_CTRL_STAGE2_PGA_Msk (0x1800000UL)           /*!< BPLC AFE_CTR0: I_CTRL_STAGE2_PGA (Bitfield-Mask: 0x03) */
#define BPLC_AFE_CTR0_I_CTRL_STAGE1_PGA_Pos (21UL)                  /*!< BPLC AFE_CTR0: I_CTRL_STAGE1_PGA (Bit 21)             */
#define BPLC_AFE_CTR0_I_CTRL_STAGE1_PGA_Msk (0x600000UL)            /*!< BPLC AFE_CTR0: I_CTRL_STAGE1_PGA (Bitfield-Mask: 0x03) */
#define BPLC_AFE_CTR0_I_CTRL_DAC_Pos      (19UL)                    /*!< BPLC AFE_CTR0: I_CTRL_DAC (Bit 19)                    */
#define BPLC_AFE_CTR0_I_CTRL_DAC_Msk      (0x180000UL)              /*!< BPLC AFE_CTR0: I_CTRL_DAC (Bitfield-Mask: 0x03)       */
#define BPLC_AFE_CTR0_I_CTRL_ADC_Pos      (16UL)                    /*!< BPLC AFE_CTR0: I_CTRL_ADC (Bit 16)                    */
#define BPLC_AFE_CTR0_I_CTRL_ADC_Msk      (0x70000UL)               /*!< BPLC AFE_CTR0: I_CTRL_ADC (Bitfield-Mask: 0x07)       */
#define BPLC_AFE_CTR0_LPF_SEL_TXPGA_Pos   (15UL)                    /*!< BPLC AFE_CTR0: LPF_SEL_TXPGA (Bit 15)                 */
#define BPLC_AFE_CTR0_LPF_SEL_TXPGA_Msk   (0x8000UL)                /*!< BPLC AFE_CTR0: LPF_SEL_TXPGA (Bitfield-Mask: 0x01)    */
#define BPLC_AFE_CTR0_VCM_CTRL_TX_TESTPGA_Pos (13UL)                /*!< BPLC AFE_CTR0: VCM_CTRL_TX_TESTPGA (Bit 13)           */
#define BPLC_AFE_CTR0_VCM_CTRL_TX_TESTPGA_Msk (0x6000UL)            /*!< BPLC AFE_CTR0: VCM_CTRL_TX_TESTPGA (Bitfield-Mask: 0x03) */
#define BPLC_AFE_CTR0_VCM_CTRL_ADC_Pos    (11UL)                    /*!< BPLC AFE_CTR0: VCM_CTRL_ADC (Bit 11)                  */
#define BPLC_AFE_CTR0_VCM_CTRL_ADC_Msk    (0x1800UL)                /*!< BPLC AFE_CTR0: VCM_CTRL_ADC (Bitfield-Mask: 0x03)     */
#define BPLC_AFE_CTR0_VCM_CTRL_PGA_Pos    (8UL)                     /*!< BPLC AFE_CTR0: VCM_CTRL_PGA (Bit 8)                   */
#define BPLC_AFE_CTR0_VCM_CTRL_PGA_Msk    (0x700UL)                 /*!< BPLC AFE_CTR0: VCM_CTRL_PGA (Bitfield-Mask: 0x07)     */
#define BPLC_AFE_CTR0_LPF_SEL_Pos         (7UL)                     /*!< BPLC AFE_CTR0: LPF_SEL (Bit 7)                        */
#define BPLC_AFE_CTR0_LPF_SEL_Msk         (0x80UL)                  /*!< BPLC AFE_CTR0: LPF_SEL (Bitfield-Mask: 0x01)          */
#define BPLC_AFE_CTR0_PD_TX_TESTPGA_Pos   (6UL)                     /*!< BPLC AFE_CTR0: PD_TX_TESTPGA (Bit 6)                  */
#define BPLC_AFE_CTR0_PD_TX_TESTPGA_Msk   (0x40UL)                  /*!< BPLC AFE_CTR0: PD_TX_TESTPGA (Bitfield-Mask: 0x01)    */
#define BPLC_AFE_CTR0_EN_LDO_Pos          (5UL)                     /*!< BPLC AFE_CTR0: EN_LDO (Bit 5)                         */
#define BPLC_AFE_CTR0_EN_LDO_Msk          (0x20UL)                  /*!< BPLC AFE_CTR0: EN_LDO (Bitfield-Mask: 0x01)           */
#define BPLC_AFE_CTR0_HPF_OFF_Pos         (4UL)                     /*!< BPLC AFE_CTR0: HPF_OFF (Bit 4)                        */
#define BPLC_AFE_CTR0_HPF_OFF_Msk         (0x10UL)                  /*!< BPLC AFE_CTR0: HPF_OFF (Bitfield-Mask: 0x01)          */
#define BPLC_AFE_CTR0_PD_TX_Pos           (3UL)                     /*!< BPLC AFE_CTR0: PD_TX (Bit 3)                          */
#define BPLC_AFE_CTR0_PD_TX_Msk           (0x8UL)                   /*!< BPLC AFE_CTR0: PD_TX (Bitfield-Mask: 0x01)            */
#define BPLC_AFE_CTR0_PD_REFGEN_Pos       (2UL)                     /*!< BPLC AFE_CTR0: PD_REFGEN (Bit 2)                      */
#define BPLC_AFE_CTR0_PD_REFGEN_Msk       (0x4UL)                   /*!< BPLC AFE_CTR0: PD_REFGEN (Bitfield-Mask: 0x01)        */
#define BPLC_AFE_CTR0_PD_PGA_Pos          (1UL)                     /*!< BPLC AFE_CTR0: PD_PGA (Bit 1)                         */
#define BPLC_AFE_CTR0_PD_PGA_Msk          (0x2UL)                   /*!< BPLC AFE_CTR0: PD_PGA (Bitfield-Mask: 0x01)           */
#define BPLC_AFE_CTR0_PD_ADC_Pos          (0UL)                     /*!< BPLC AFE_CTR0: PD_ADC (Bit 0)                         */
#define BPLC_AFE_CTR0_PD_ADC_Msk          (0x1UL)                   /*!< BPLC AFE_CTR0: PD_ADC (Bitfield-Mask: 0x01)           */
/* =======================================================  AFE_CTR1  ======================================================== */
#define BPLC_AFE_CTR1_AFE_CTR1TEST_Pos    (30UL)                    /*!< BPLC AFE_CTR1: AFE_CTR1TEST (Bit 30)                  */
#define BPLC_AFE_CTR1_AFE_CTR1TEST_Msk    (0xc0000000UL)            /*!< BPLC AFE_CTR1: AFE_CTR1TEST (Bitfield-Mask: 0x03)     */
#define BPLC_AFE_CTR1_AFE_TEST_Pos        (29UL)                    /*!< BPLC AFE_CTR1: AFE_TEST (Bit 29)                      */
#define BPLC_AFE_CTR1_AFE_TEST_Msk        (0x20000000UL)            /*!< BPLC AFE_CTR1: AFE_TEST (Bitfield-Mask: 0x01)         */
#define BPLC_AFE_CTR1_TX_TESTPGA_Pos      (8UL)                     /*!< BPLC AFE_CTR1: TX_TESTPGA (Bit 8)                     */
#define BPLC_AFE_CTR1_TX_TESTPGA_Msk      (0x1f00UL)                /*!< BPLC AFE_CTR1: TX_TESTPGA (Bitfield-Mask: 0x1f)       */
#define BPLC_AFE_CTR1_TD_Pos              (5UL)                     /*!< BPLC AFE_CTR1: TD (Bit 5)                             */
#define BPLC_AFE_CTR1_TD_Msk              (0x20UL)                  /*!< BPLC AFE_CTR1: TD (Bitfield-Mask: 0x01)               */
#define BPLC_AFE_CTR1_TC_Pos              (4UL)                     /*!< BPLC AFE_CTR1: TC (Bit 4)                             */
#define BPLC_AFE_CTR1_TC_Msk              (0x10UL)                  /*!< BPLC AFE_CTR1: TC (Bitfield-Mask: 0x01)               */
#define BPLC_AFE_CTR1_TB_Pos              (3UL)                     /*!< BPLC AFE_CTR1: TB (Bit 3)                             */
#define BPLC_AFE_CTR1_TB_Msk              (0x8UL)                   /*!< BPLC AFE_CTR1: TB (Bitfield-Mask: 0x01)               */
#define BPLC_AFE_CTR1_TA_Pos              (2UL)                     /*!< BPLC AFE_CTR1: TA (Bit 2)                             */
#define BPLC_AFE_CTR1_TA_Msk              (0x4UL)                   /*!< BPLC AFE_CTR1: TA (Bitfield-Mask: 0x01)               */
#define BPLC_AFE_CTR1_AR_CTRL_ADC_Pos     (0UL)                     /*!< BPLC AFE_CTR1: AR_CTRL_ADC (Bit 0)                    */
#define BPLC_AFE_CTR1_AR_CTRL_ADC_Msk     (0x3UL)                   /*!< BPLC AFE_CTR1: AR_CTRL_ADC (Bitfield-Mask: 0x03)      */
/* ===================================================  EDGE_FLT0_COEFF01  =================================================== */
#define BPLC_EDGE_FLT0_COEFF01_EDGE_FLT0_COEFF0_Pos (16UL)          /*!< BPLC EDGE_FLT0_COEFF01: EDGE_FLT0_COEFF0 (Bit 16)     */
#define BPLC_EDGE_FLT0_COEFF01_EDGE_FLT0_COEFF0_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT0_COEFF01: EDGE_FLT0_COEFF0 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT0_COEFF01_EDGE_FLT0_COEFF1_Pos (0UL)           /*!< BPLC EDGE_FLT0_COEFF01: EDGE_FLT0_COEFF1 (Bit 0)      */
#define BPLC_EDGE_FLT0_COEFF01_EDGE_FLT0_COEFF1_Msk (0xffffUL)      /*!< BPLC EDGE_FLT0_COEFF01: EDGE_FLT0_COEFF1 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT0_COEFF23  =================================================== */
#define BPLC_EDGE_FLT0_COEFF23_EDGE_FLT0_COEFF2_Pos (16UL)          /*!< BPLC EDGE_FLT0_COEFF23: EDGE_FLT0_COEFF2 (Bit 16)     */
#define BPLC_EDGE_FLT0_COEFF23_EDGE_FLT0_COEFF2_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT0_COEFF23: EDGE_FLT0_COEFF2 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT0_COEFF23_EDGE_FLT0_COEFF3_Pos (0UL)           /*!< BPLC EDGE_FLT0_COEFF23: EDGE_FLT0_COEFF3 (Bit 0)      */
#define BPLC_EDGE_FLT0_COEFF23_EDGE_FLT0_COEFF3_Msk (0xffffUL)      /*!< BPLC EDGE_FLT0_COEFF23: EDGE_FLT0_COEFF3 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT1_COEFF01  =================================================== */
#define BPLC_EDGE_FLT1_COEFF01_EDGE_FLT1_COEFF0_Pos (16UL)          /*!< BPLC EDGE_FLT1_COEFF01: EDGE_FLT1_COEFF0 (Bit 16)     */
#define BPLC_EDGE_FLT1_COEFF01_EDGE_FLT1_COEFF0_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT1_COEFF01: EDGE_FLT1_COEFF0 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT1_COEFF01_EDGE_FLT1_COEFF1_Pos (0UL)           /*!< BPLC EDGE_FLT1_COEFF01: EDGE_FLT1_COEFF1 (Bit 0)      */
#define BPLC_EDGE_FLT1_COEFF01_EDGE_FLT1_COEFF1_Msk (0xffffUL)      /*!< BPLC EDGE_FLT1_COEFF01: EDGE_FLT1_COEFF1 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT1_COEFF23  =================================================== */
#define BPLC_EDGE_FLT1_COEFF23_EDGE_FLT1_COEFF2_Pos (16UL)          /*!< BPLC EDGE_FLT1_COEFF23: EDGE_FLT1_COEFF2 (Bit 16)     */
#define BPLC_EDGE_FLT1_COEFF23_EDGE_FLT1_COEFF2_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT1_COEFF23: EDGE_FLT1_COEFF2 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT1_COEFF23_EDGE_FLT1_COEFF3_Pos (0UL)           /*!< BPLC EDGE_FLT1_COEFF23: EDGE_FLT1_COEFF3 (Bit 0)      */
#define BPLC_EDGE_FLT1_COEFF23_EDGE_FLT1_COEFF3_Msk (0xffffUL)      /*!< BPLC EDGE_FLT1_COEFF23: EDGE_FLT1_COEFF3 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT1_COEFF4  ==================================================== */
#define BPLC_EDGE_FLT1_COEFF4_EDGE_FLT1_COEFF4_Pos (0UL)            /*!< BPLC EDGE_FLT1_COEFF4: EDGE_FLT1_COEFF4 (Bit 0)       */
#define BPLC_EDGE_FLT1_COEFF4_EDGE_FLT1_COEFF4_Msk (0xffffUL)       /*!< BPLC EDGE_FLT1_COEFF4: EDGE_FLT1_COEFF4 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT2_COEFF01  =================================================== */
#define BPLC_EDGE_FLT2_COEFF01_EDGE_FLT2_COEFF0_Pos (16UL)          /*!< BPLC EDGE_FLT2_COEFF01: EDGE_FLT2_COEFF0 (Bit 16)     */
#define BPLC_EDGE_FLT2_COEFF01_EDGE_FLT2_COEFF0_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT2_COEFF01: EDGE_FLT2_COEFF0 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT2_COEFF01_EDGE_FLT2_COEFF1_Pos (0UL)           /*!< BPLC EDGE_FLT2_COEFF01: EDGE_FLT2_COEFF1 (Bit 0)      */
#define BPLC_EDGE_FLT2_COEFF01_EDGE_FLT2_COEFF1_Msk (0xffffUL)      /*!< BPLC EDGE_FLT2_COEFF01: EDGE_FLT2_COEFF1 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT2_COEFF23  =================================================== */
#define BPLC_EDGE_FLT2_COEFF23_EDGE_FLT2_COEFF2_Pos (16UL)          /*!< BPLC EDGE_FLT2_COEFF23: EDGE_FLT2_COEFF2 (Bit 16)     */
#define BPLC_EDGE_FLT2_COEFF23_EDGE_FLT2_COEFF2_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT2_COEFF23: EDGE_FLT2_COEFF2 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT2_COEFF23_EDGE_FLT2_COEFF3_Pos (0UL)           /*!< BPLC EDGE_FLT2_COEFF23: EDGE_FLT2_COEFF3 (Bit 0)      */
#define BPLC_EDGE_FLT2_COEFF23_EDGE_FLT2_COEFF3_Msk (0xffffUL)      /*!< BPLC EDGE_FLT2_COEFF23: EDGE_FLT2_COEFF3 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT2_COEFF45  =================================================== */
#define BPLC_EDGE_FLT2_COEFF45_EDGE_FLT2_COEFF4_Pos (16UL)          /*!< BPLC EDGE_FLT2_COEFF45: EDGE_FLT2_COEFF4 (Bit 16)     */
#define BPLC_EDGE_FLT2_COEFF45_EDGE_FLT2_COEFF4_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT2_COEFF45: EDGE_FLT2_COEFF4 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT2_COEFF45_EDGE_FLT2_COEFF5_Pos (0UL)           /*!< BPLC EDGE_FLT2_COEFF45: EDGE_FLT2_COEFF5 (Bit 0)      */
#define BPLC_EDGE_FLT2_COEFF45_EDGE_FLT2_COEFF5_Msk (0xffffUL)      /*!< BPLC EDGE_FLT2_COEFF45: EDGE_FLT2_COEFF5 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT3_COEFF01  =================================================== */
#define BPLC_EDGE_FLT3_COEFF01_EDGE_FLT3_COEFF0_Pos (16UL)          /*!< BPLC EDGE_FLT3_COEFF01: EDGE_FLT3_COEFF0 (Bit 16)     */
#define BPLC_EDGE_FLT3_COEFF01_EDGE_FLT3_COEFF0_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT3_COEFF01: EDGE_FLT3_COEFF0 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT3_COEFF01_EDGE_FLT3_COEFF1_Pos (0UL)           /*!< BPLC EDGE_FLT3_COEFF01: EDGE_FLT3_COEFF1 (Bit 0)      */
#define BPLC_EDGE_FLT3_COEFF01_EDGE_FLT3_COEFF1_Msk (0xffffUL)      /*!< BPLC EDGE_FLT3_COEFF01: EDGE_FLT3_COEFF1 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT3_COEFF23  =================================================== */
#define BPLC_EDGE_FLT3_COEFF23_EDGE_FLT3_COEFF2_Pos (16UL)          /*!< BPLC EDGE_FLT3_COEFF23: EDGE_FLT3_COEFF2 (Bit 16)     */
#define BPLC_EDGE_FLT3_COEFF23_EDGE_FLT3_COEFF2_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT3_COEFF23: EDGE_FLT3_COEFF2 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT3_COEFF23_EDGE_FLT3_COEFF3_Pos (0UL)           /*!< BPLC EDGE_FLT3_COEFF23: EDGE_FLT3_COEFF3 (Bit 0)      */
#define BPLC_EDGE_FLT3_COEFF23_EDGE_FLT3_COEFF3_Msk (0xffffUL)      /*!< BPLC EDGE_FLT3_COEFF23: EDGE_FLT3_COEFF3 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT3_COEFF45  =================================================== */
#define BPLC_EDGE_FLT3_COEFF45_EDGE_FLT3_COEFF4_Pos (16UL)          /*!< BPLC EDGE_FLT3_COEFF45: EDGE_FLT3_COEFF4 (Bit 16)     */
#define BPLC_EDGE_FLT3_COEFF45_EDGE_FLT3_COEFF4_Msk (0xffff0000UL)  /*!< BPLC EDGE_FLT3_COEFF45: EDGE_FLT3_COEFF4 (Bitfield-Mask: 0xffff) */
#define BPLC_EDGE_FLT3_COEFF45_EDGE_FLT3_COEFF5_Pos (0UL)           /*!< BPLC EDGE_FLT3_COEFF45: EDGE_FLT3_COEFF5 (Bit 0)      */
#define BPLC_EDGE_FLT3_COEFF45_EDGE_FLT3_COEFF5_Msk (0xffffUL)      /*!< BPLC EDGE_FLT3_COEFF45: EDGE_FLT3_COEFF5 (Bitfield-Mask: 0xffff) */
/* ===================================================  EDGE_FLT3_COEFF6  ==================================================== */
#define BPLC_EDGE_FLT3_COEFF6_EDGE_FLT3_COEFF6_Pos (0UL)            /*!< BPLC EDGE_FLT3_COEFF6: EDGE_FLT3_COEFF6 (Bit 0)       */
#define BPLC_EDGE_FLT3_COEFF6_EDGE_FLT3_COEFF6_Msk (0xffffUL)       /*!< BPLC EDGE_FLT3_COEFF6: EDGE_FLT3_COEFF6 (Bitfield-Mask: 0xffff) */
/* ===================================================  EXT_ATTEN_CONTROL  =================================================== */
#define BPLC_EXT_ATTEN_CONTROL_EXT_ATTENUATION_ENABLE_Pos (31UL)    /*!< BPLC EXT_ATTEN_CONTROL: EXT_ATTENUATION_ENABLE (Bit 31) */
#define BPLC_EXT_ATTEN_CONTROL_EXT_ATTENUATION_ENABLE_Msk (0x80000000UL) /*!< BPLC EXT_ATTEN_CONTROL: EXT_ATTENUATION_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_EXT_ATTEN_CONTROL_SET_ATTENUATION_THR_Pos (16UL)       /*!< BPLC EXT_ATTEN_CONTROL: SET_ATTENUATION_THR (Bit 16)  */
#define BPLC_EXT_ATTEN_CONTROL_SET_ATTENUATION_THR_Msk (0x7f0000UL) /*!< BPLC EXT_ATTEN_CONTROL: SET_ATTENUATION_THR (Bitfield-Mask: 0x7f) */
#define BPLC_EXT_ATTEN_CONTROL_CLEAR_ATTENUATION_THR_Pos (8UL)      /*!< BPLC EXT_ATTEN_CONTROL: CLEAR_ATTENUATION_THR (Bit 8) */
#define BPLC_EXT_ATTEN_CONTROL_CLEAR_ATTENUATION_THR_Msk (0x7f00UL) /*!< BPLC EXT_ATTEN_CONTROL: CLEAR_ATTENUATION_THR (Bitfield-Mask: 0x7f) */
#define BPLC_EXT_ATTEN_CONTROL_EXT_ATTENUATION_VALUE_Pos (0UL)      /*!< BPLC EXT_ATTEN_CONTROL: EXT_ATTENUATION_VALUE (Bit 0) */
#define BPLC_EXT_ATTEN_CONTROL_EXT_ATTENUATION_VALUE_Msk (0x7fUL)   /*!< BPLC EXT_ATTEN_CONTROL: EXT_ATTENUATION_VALUE (Bitfield-Mask: 0x7f) */
/* ======================================================  TONE_RANGE  ======================================================= */
#define BPLC_TONE_RANGE_START_TONE_NUM_Pos (16UL)                   /*!< BPLC TONE_RANGE: START_TONE_NUM (Bit 16)              */
#define BPLC_TONE_RANGE_START_TONE_NUM_Msk (0x1ff0000UL)            /*!< BPLC TONE_RANGE: START_TONE_NUM (Bitfield-Mask: 0x1ff) */
#define BPLC_TONE_RANGE_END_TONE_NUM_Pos  (0UL)                     /*!< BPLC TONE_RANGE: END_TONE_NUM (Bit 0)                 */
#define BPLC_TONE_RANGE_END_TONE_NUM_Msk  (0x1ffUL)                 /*!< BPLC TONE_RANGE: END_TONE_NUM (Bitfield-Mask: 0x1ff)  */
/* =======================================================  RXWDTCFG  ======================================================== */
#define BPLC_RXWDTCFG_WDT_ENABLE_Pos      (31UL)                    /*!< BPLC RXWDTCFG: WDT_ENABLE (Bit 31)                    */
#define BPLC_RXWDTCFG_WDT_ENABLE_Msk      (0x80000000UL)            /*!< BPLC RXWDTCFG: WDT_ENABLE (Bitfield-Mask: 0x01)       */
#define BPLC_RXWDTCFG_WDT_TIMEOUT_THR_Pos (0UL)                     /*!< BPLC RXWDTCFG: WDT_TIMEOUT_THR (Bit 0)                */
#define BPLC_RXWDTCFG_WDT_TIMEOUT_THR_Msk (0x3fffffffUL)            /*!< BPLC RXWDTCFG: WDT_TIMEOUT_THR (Bitfield-Mask: 0x3fffffff) */
/* =========================================================  DEBUG  ========================================================= */
#define BPLC_DEBUG_RXSYMDEMO_CS_Pos       (16UL)                    /*!< BPLC DEBUG: RXSYMDEMO_CS (Bit 16)                     */
#define BPLC_DEBUG_RXSYMDEMO_CS_Msk       (0x70000UL)               /*!< BPLC DEBUG: RXSYMDEMO_CS (Bitfield-Mask: 0x07)        */
#define BPLC_DEBUG_CHNEST_CS_Pos          (12UL)                    /*!< BPLC DEBUG: CHNEST_CS (Bit 12)                        */
#define BPLC_DEBUG_CHNEST_CS_Msk          (0x7000UL)                /*!< BPLC DEBUG: CHNEST_CS (Bitfield-Mask: 0x07)           */
#define BPLC_DEBUG_FRAMESYNC_CS_Pos       (8UL)                     /*!< BPLC DEBUG: FRAMESYNC_CS (Bit 8)                      */
#define BPLC_DEBUG_FRAMESYNC_CS_Msk       (0x700UL)                 /*!< BPLC DEBUG: FRAMESYNC_CS (Bitfield-Mask: 0x07)        */
#define BPLC_DEBUG_COPIER_CS_Pos          (4UL)                     /*!< BPLC DEBUG: COPIER_CS (Bit 4)                         */
#define BPLC_DEBUG_COPIER_CS_Msk          (0xf0UL)                  /*!< BPLC DEBUG: COPIER_CS (Bitfield-Mask: 0x0f)           */
#define BPLC_DEBUG_TX_CTR_CS_Pos          (0UL)                     /*!< BPLC DEBUG: TX_CTR_CS (Bit 0)                         */
#define BPLC_DEBUG_TX_CTR_CS_Msk          (0xfUL)                   /*!< BPLC DEBUG: TX_CTR_CS (Bitfield-Mask: 0x0f)           */
/* =======================================================  ENCRYPT0  ======================================================== */
#define BPLC_ENCRYPT0_ENCRYPT_CODE0_Pos   (0UL)                     /*!< BPLC ENCRYPT0: ENCRYPT_CODE0 (Bit 0)                  */
#define BPLC_ENCRYPT0_ENCRYPT_CODE0_Msk   (0xffffffffUL)            /*!< BPLC ENCRYPT0: ENCRYPT_CODE0 (Bitfield-Mask: 0xffffffff) */
/* =======================================================  ENCRYPT1  ======================================================== */
#define BPLC_ENCRYPT1_ENCRYPT_CODE1_Pos   (0UL)                     /*!< BPLC ENCRYPT1: ENCRYPT_CODE1 (Bit 0)                  */
#define BPLC_ENCRYPT1_ENCRYPT_CODE1_Msk   (0xffffffffUL)            /*!< BPLC ENCRYPT1: ENCRYPT_CODE1 (Bitfield-Mask: 0xffffffff) */
/* =======================================================  AGC_CFG0  ======================================================== */
#define BPLC_AGC_CFG0_AGC_AMP_PEAK_RMS_RATIO_Pos (28UL)             /*!< BPLC AGC_CFG0: AGC_AMP_PEAK_RMS_RATIO (Bit 28)        */
#define BPLC_AGC_CFG0_AGC_AMP_PEAK_RMS_RATIO_Msk (0xf0000000UL)     /*!< BPLC AGC_CFG0: AGC_AMP_PEAK_RMS_RATIO (Bitfield-Mask: 0x0f) */
#define BPLC_AGC_CFG0_AGC_RMS_IN_SAT_RATIO_Pos (24UL)               /*!< BPLC AGC_CFG0: AGC_RMS_IN_SAT_RATIO (Bit 24)          */
#define BPLC_AGC_CFG0_AGC_RMS_IN_SAT_RATIO_Msk (0xf000000UL)        /*!< BPLC AGC_CFG0: AGC_RMS_IN_SAT_RATIO (Bitfield-Mask: 0x0f) */
#define BPLC_AGC_CFG0_AGC_RMS_IN_MIN_Pos  (16UL)                    /*!< BPLC AGC_CFG0: AGC_RMS_IN_MIN (Bit 16)                */
#define BPLC_AGC_CFG0_AGC_RMS_IN_MIN_Msk  (0xff0000UL)              /*!< BPLC AGC_CFG0: AGC_RMS_IN_MIN (Bitfield-Mask: 0xff)   */
#define BPLC_AGC_CFG0_RX_BPF_IN_OPT_Pos   (14UL)                    /*!< BPLC AGC_CFG0: RX_BPF_IN_OPT (Bit 14)                 */
#define BPLC_AGC_CFG0_RX_BPF_IN_OPT_Msk   (0x4000UL)                /*!< BPLC AGC_CFG0: RX_BPF_IN_OPT (Bitfield-Mask: 0x01)    */
#define BPLC_AGC_CFG0_SLOT_LEN_OPT_Pos    (12UL)                    /*!< BPLC AGC_CFG0: SLOT_LEN_OPT (Bit 12)                  */
#define BPLC_AGC_CFG0_SLOT_LEN_OPT_Msk    (0x3000UL)                /*!< BPLC AGC_CFG0: SLOT_LEN_OPT (Bitfield-Mask: 0x03)     */
#define BPLC_AGC_CFG0_AGC_TARGET_Pos      (0UL)                     /*!< BPLC AGC_CFG0: AGC_TARGET (Bit 0)                     */
#define BPLC_AGC_CFG0_AGC_TARGET_Msk      (0xfffUL)                 /*!< BPLC AGC_CFG0: AGC_TARGET (Bitfield-Mask: 0xfff)      */
/* =======================================================  NBI_CTR0  ======================================================== */
#define BPLC_NBI_CTR0_NBI_SEARCH_DONE_INT_EN_Pos (31UL)             /*!< BPLC NBI_CTR0: NBI_SEARCH_DONE_INT_EN (Bit 31)        */
#define BPLC_NBI_CTR0_NBI_SEARCH_DONE_INT_EN_Msk (0x80000000UL)     /*!< BPLC NBI_CTR0: NBI_SEARCH_DONE_INT_EN (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_NBI_DETECTED_INT_EN_Pos (30UL)                /*!< BPLC NBI_CTR0: NBI_DETECTED_INT_EN (Bit 30)           */
#define BPLC_NBI_CTR0_NBI_DETECTED_INT_EN_Msk (0x40000000UL)        /*!< BPLC NBI_CTR0: NBI_DETECTED_INT_EN (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_SET_NBI_SIG_DET_Pos (26UL)                    /*!< BPLC NBI_CTR0: SET_NBI_SIG_DET (Bit 26)               */
#define BPLC_NBI_CTR0_SET_NBI_SIG_DET_Msk (0x4000000UL)             /*!< BPLC NBI_CTR0: SET_NBI_SIG_DET (Bitfield-Mask: 0x01)  */
#define BPLC_NBI_CTR0_CLR_NBI_SIG_DET_Pos (25UL)                    /*!< BPLC NBI_CTR0: CLR_NBI_SIG_DET (Bit 25)               */
#define BPLC_NBI_CTR0_CLR_NBI_SIG_DET_Msk (0x2000000UL)             /*!< BPLC NBI_CTR0: CLR_NBI_SIG_DET (Bitfield-Mask: 0x01)  */
#define BPLC_NBI_CTR0_FFT_ANALYSIS_SOFT_START_Pos (24UL)            /*!< BPLC NBI_CTR0: FFT_ANALYSIS_SOFT_START (Bit 24)       */
#define BPLC_NBI_CTR0_FFT_ANALYSIS_SOFT_START_Msk (0x1000000UL)     /*!< BPLC NBI_CTR0: FFT_ANALYSIS_SOFT_START (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_FFT_ANALYSIS_TIMER_ENABLE_Pos (23UL)          /*!< BPLC NBI_CTR0: FFT_ANALYSIS_TIMER_ENABLE (Bit 23)     */
#define BPLC_NBI_CTR0_FFT_ANALYSIS_TIMER_ENABLE_Msk (0x800000UL)    /*!< BPLC NBI_CTR0: FFT_ANALYSIS_TIMER_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_AUTO_UPDATE_IIR2_Pos (22UL)                   /*!< BPLC NBI_CTR0: AUTO_UPDATE_IIR2 (Bit 22)              */
#define BPLC_NBI_CTR0_AUTO_UPDATE_IIR2_Msk (0x400000UL)             /*!< BPLC NBI_CTR0: AUTO_UPDATE_IIR2 (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_AUTO_UPDATE_IIR1_Pos (21UL)                   /*!< BPLC NBI_CTR0: AUTO_UPDATE_IIR1 (Bit 21)              */
#define BPLC_NBI_CTR0_AUTO_UPDATE_IIR1_Msk (0x200000UL)             /*!< BPLC NBI_CTR0: AUTO_UPDATE_IIR1 (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_AUTO_UPDATE_IIR0_Pos (20UL)                   /*!< BPLC NBI_CTR0: AUTO_UPDATE_IIR0 (Bit 20)              */
#define BPLC_NBI_CTR0_AUTO_UPDATE_IIR0_Msk (0x100000UL)             /*!< BPLC NBI_CTR0: AUTO_UPDATE_IIR0 (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_IIR2_ENABLE_Pos     (19UL)                    /*!< BPLC NBI_CTR0: IIR2_ENABLE (Bit 19)                   */
#define BPLC_NBI_CTR0_IIR2_ENABLE_Msk     (0x80000UL)               /*!< BPLC NBI_CTR0: IIR2_ENABLE (Bitfield-Mask: 0x01)      */
#define BPLC_NBI_CTR0_IIR1_ENABLE_Pos     (18UL)                    /*!< BPLC NBI_CTR0: IIR1_ENABLE (Bit 18)                   */
#define BPLC_NBI_CTR0_IIR1_ENABLE_Msk     (0x40000UL)               /*!< BPLC NBI_CTR0: IIR1_ENABLE (Bitfield-Mask: 0x01)      */
#define BPLC_NBI_CTR0_IIR0_ENABLE_Pos     (17UL)                    /*!< BPLC NBI_CTR0: IIR0_ENABLE (Bit 17)                   */
#define BPLC_NBI_CTR0_IIR0_ENABLE_Msk     (0x20000UL)               /*!< BPLC NBI_CTR0: IIR0_ENABLE (Bitfield-Mask: 0x01)      */
#define BPLC_NBI_CTR0_NBI_MODULE_ENABLE_Pos (16UL)                  /*!< BPLC NBI_CTR0: NBI_MODULE_ENABLE (Bit 16)             */
#define BPLC_NBI_CTR0_NBI_MODULE_ENABLE_Msk (0x10000UL)             /*!< BPLC NBI_CTR0: NBI_MODULE_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR0_FFT_INTERVAL_Pos    (0UL)                     /*!< BPLC NBI_CTR0: FFT_INTERVAL (Bit 0)                   */
#define BPLC_NBI_CTR0_FFT_INTERVAL_Msk    (0xffffUL)                /*!< BPLC NBI_CTR0: FFT_INTERVAL (Bitfield-Mask: 0xffff)   */
/* =======================================================  NBI_CTR1  ======================================================== */
#define BPLC_NBI_CTR1_USE_SAME_IIR_COEFF_Pos (31UL)                 /*!< BPLC NBI_CTR1: USE_SAME_IIR_COEFF (Bit 31)            */
#define BPLC_NBI_CTR1_USE_SAME_IIR_COEFF_Msk (0x80000000UL)         /*!< BPLC NBI_CTR1: USE_SAME_IIR_COEFF (Bitfield-Mask: 0x01) */
#define BPLC_NBI_CTR1_NBI_FFT_MAX_CNT_Pos (24UL)                    /*!< BPLC NBI_CTR1: NBI_FFT_MAX_CNT (Bit 24)               */
#define BPLC_NBI_CTR1_NBI_FFT_MAX_CNT_Msk (0xf000000UL)             /*!< BPLC NBI_CTR1: NBI_FFT_MAX_CNT (Bitfield-Mask: 0x0f)  */
#define BPLC_NBI_CTR1_TONE_PWR_VALID_THR_Pos (0UL)                  /*!< BPLC NBI_CTR1: TONE_PWR_VALID_THR (Bit 0)             */
#define BPLC_NBI_CTR1_TONE_PWR_VALID_THR_Msk (0x7fffffUL)           /*!< BPLC NBI_CTR1: TONE_PWR_VALID_THR (Bitfield-Mask: 0x7fffff) */
/* ======================================================  NBI_STATUS  ======================================================= */
#define BPLC_NBI_STATUS_NBI_SIGNAL_DETECTED_Pos (5UL)               /*!< BPLC NBI_STATUS: NBI_SIGNAL_DETECTED (Bit 5)          */
#define BPLC_NBI_STATUS_NBI_SIGNAL_DETECTED_Msk (0x20UL)            /*!< BPLC NBI_STATUS: NBI_SIGNAL_DETECTED (Bitfield-Mask: 0x01) */
#define BPLC_NBI_STATUS_NBI_SEARCH_DONE_FLAG_Pos (4UL)              /*!< BPLC NBI_STATUS: NBI_SEARCH_DONE_FLAG (Bit 4)         */
#define BPLC_NBI_STATUS_NBI_SEARCH_DONE_FLAG_Msk (0x10UL)           /*!< BPLC NBI_STATUS: NBI_SEARCH_DONE_FLAG (Bitfield-Mask: 0x01) */
#define BPLC_NBI_STATUS_NBI_SIGNAL_DETECTEDFLAG_Pos (3UL)           /*!< BPLC NBI_STATUS: NBI_SIGNAL_DETECTEDFLAG (Bit 3)      */
#define BPLC_NBI_STATUS_NBI_SIGNAL_DETECTEDFLAG_Msk (0x8UL)         /*!< BPLC NBI_STATUS: NBI_SIGNAL_DETECTEDFLAG (Bitfield-Mask: 0x01) */
#define BPLC_NBI_STATUS_FFT_ANA_TX_COLLISION_FLAG_Pos (2UL)         /*!< BPLC NBI_STATUS: FFT_ANA_TX_COLLISION_FLAG (Bit 2)    */
#define BPLC_NBI_STATUS_FFT_ANA_TX_COLLISION_FLAG_Msk (0x4UL)       /*!< BPLC NBI_STATUS: FFT_ANA_TX_COLLISION_FLAG (Bitfield-Mask: 0x01) */
#define BPLC_NBI_STATUS_FFT_ANA_RX_COLLISION_FLAG_Pos (1UL)         /*!< BPLC NBI_STATUS: FFT_ANA_RX_COLLISION_FLAG (Bit 1)    */
#define BPLC_NBI_STATUS_FFT_ANA_RX_COLLISION_FLAG_Msk (0x2UL)       /*!< BPLC NBI_STATUS: FFT_ANA_RX_COLLISION_FLAG (Bitfield-Mask: 0x01) */
#define BPLC_NBI_STATUS_FFT_ANALYSIS_DOING_Pos (0UL)                /*!< BPLC NBI_STATUS: FFT_ANALYSIS_DOING (Bit 0)           */
#define BPLC_NBI_STATUS_FFT_ANALYSIS_DOING_Msk (0x1UL)              /*!< BPLC NBI_STATUS: FFT_ANALYSIS_DOING (Bitfield-Mask: 0x01) */
/* ========================================================  NBI_THR  ======================================================== */
#define BPLC_NBI_THR_NBI_THR0_Pos         (0UL)                     /*!< BPLC NBI_THR: NBI_THR0 (Bit 0)                        */
#define BPLC_NBI_THR_NBI_THR0_Msk         (0xffUL)                  /*!< BPLC NBI_THR: NBI_THR0 (Bitfield-Mask: 0xff)          */
/* =======================================================  NBI_INFO  ======================================================== */
#define BPLC_NBI_INFO_NBI_TONE_VALID0_Pos (9UL)                     /*!< BPLC NBI_INFO: NBI_TONE_VALID0 (Bit 9)                */
#define BPLC_NBI_INFO_NBI_TONE_VALID0_Msk (0x200UL)                 /*!< BPLC NBI_INFO: NBI_TONE_VALID0 (Bitfield-Mask: 0x01)  */
#define BPLC_NBI_INFO_NBI_TONE_NUM0_Pos   (0UL)                     /*!< BPLC NBI_INFO: NBI_TONE_NUM0 (Bit 0)                  */
#define BPLC_NBI_INFO_NBI_TONE_NUM0_Msk   (0x1ffUL)                 /*!< BPLC NBI_INFO: NBI_TONE_NUM0 (Bitfield-Mask: 0x1ff)   */
/* ======================================================  IIR0_COEFF0  ====================================================== */
#define BPLC_IIR0_COEFF0_IIR0_GAIN_Pos    (0UL)                     /*!< BPLC IIR0_COEFF0: IIR0_GAIN (Bit 0)                   */
#define BPLC_IIR0_COEFF0_IIR0_GAIN_Msk    (0xffffUL)                /*!< BPLC IIR0_COEFF0: IIR0_GAIN (Bitfield-Mask: 0xffff)   */
/* ======================================================  IIR0_COEFF1  ====================================================== */
#define BPLC_IIR0_COEFF1_IIR0_B_Pos       (16UL)                    /*!< BPLC IIR0_COEFF1: IIR0_B (Bit 16)                     */
#define BPLC_IIR0_COEFF1_IIR0_B_Msk       (0xffff0000UL)            /*!< BPLC IIR0_COEFF1: IIR0_B (Bitfield-Mask: 0xffff)      */
#define BPLC_IIR0_COEFF1_IIR0_B1_Pos      (0UL)                     /*!< BPLC IIR0_COEFF1: IIR0_B1 (Bit 0)                     */
#define BPLC_IIR0_COEFF1_IIR0_B1_Msk      (0xffffUL)                /*!< BPLC IIR0_COEFF1: IIR0_B1 (Bitfield-Mask: 0xffff)     */
/* ======================================================  IIR0_COEFF2  ====================================================== */
#define BPLC_IIR0_COEFF2_IIR0_A1_Pos      (16UL)                    /*!< BPLC IIR0_COEFF2: IIR0_A1 (Bit 16)                    */
#define BPLC_IIR0_COEFF2_IIR0_A1_Msk      (0xffff0000UL)            /*!< BPLC IIR0_COEFF2: IIR0_A1 (Bitfield-Mask: 0xffff)     */
#define BPLC_IIR0_COEFF2_IIR0_A2_Pos      (0UL)                     /*!< BPLC IIR0_COEFF2: IIR0_A2 (Bit 0)                     */
#define BPLC_IIR0_COEFF2_IIR0_A2_Msk      (0xffffUL)                /*!< BPLC IIR0_COEFF2: IIR0_A2 (Bitfield-Mask: 0xffff)     */
/* ======================================================  IIR1_COEFF0  ====================================================== */
#define BPLC_IIR1_COEFF0_IIR1_GAIN_Pos    (0UL)                     /*!< BPLC IIR1_COEFF0: IIR1_GAIN (Bit 0)                   */
#define BPLC_IIR1_COEFF0_IIR1_GAIN_Msk    (0xffffUL)                /*!< BPLC IIR1_COEFF0: IIR1_GAIN (Bitfield-Mask: 0xffff)   */
/* ======================================================  IIR1_COEFF1  ====================================================== */
#define BPLC_IIR1_COEFF1_IIR1_B_Pos       (16UL)                    /*!< BPLC IIR1_COEFF1: IIR1_B (Bit 16)                     */
#define BPLC_IIR1_COEFF1_IIR1_B_Msk       (0xffff0000UL)            /*!< BPLC IIR1_COEFF1: IIR1_B (Bitfield-Mask: 0xffff)      */
#define BPLC_IIR1_COEFF1_IIR1_B1_Pos      (0UL)                     /*!< BPLC IIR1_COEFF1: IIR1_B1 (Bit 0)                     */
#define BPLC_IIR1_COEFF1_IIR1_B1_Msk      (0xffffUL)                /*!< BPLC IIR1_COEFF1: IIR1_B1 (Bitfield-Mask: 0xffff)     */
/* ======================================================  IIR1_COEFF2  ====================================================== */
#define BPLC_IIR1_COEFF2_IIR1_A1_Pos      (16UL)                    /*!< BPLC IIR1_COEFF2: IIR1_A1 (Bit 16)                    */
#define BPLC_IIR1_COEFF2_IIR1_A1_Msk      (0xffff0000UL)            /*!< BPLC IIR1_COEFF2: IIR1_A1 (Bitfield-Mask: 0xffff)     */
#define BPLC_IIR1_COEFF2_IIR1_A2_Pos      (0UL)                     /*!< BPLC IIR1_COEFF2: IIR1_A2 (Bit 0)                     */
#define BPLC_IIR1_COEFF2_IIR1_A2_Msk      (0xffffUL)                /*!< BPLC IIR1_COEFF2: IIR1_A2 (Bitfield-Mask: 0xffff)     */
/* ======================================================  IIR2_COEFF0  ====================================================== */
#define BPLC_IIR2_COEFF0_IIR2_GAIN_Pos    (0UL)                     /*!< BPLC IIR2_COEFF0: IIR2_GAIN (Bit 0)                   */
#define BPLC_IIR2_COEFF0_IIR2_GAIN_Msk    (0xffffUL)                /*!< BPLC IIR2_COEFF0: IIR2_GAIN (Bitfield-Mask: 0xffff)   */
/* ======================================================  IIR2_COEFF1  ====================================================== */
#define BPLC_IIR2_COEFF1_IIR2_B_Pos       (16UL)                    /*!< BPLC IIR2_COEFF1: IIR2_B (Bit 16)                     */
#define BPLC_IIR2_COEFF1_IIR2_B_Msk       (0xffff0000UL)            /*!< BPLC IIR2_COEFF1: IIR2_B (Bitfield-Mask: 0xffff)      */
#define BPLC_IIR2_COEFF1_IIR2_B1_Pos      (0UL)                     /*!< BPLC IIR2_COEFF1: IIR2_B1 (Bit 0)                     */
#define BPLC_IIR2_COEFF1_IIR2_B1_Msk      (0xffffUL)                /*!< BPLC IIR2_COEFF1: IIR2_B1 (Bitfield-Mask: 0xffff)     */
/* ======================================================  IIR2_COEFF2  ====================================================== */
#define BPLC_IIR2_COEFF2_IIR2_A1_Pos      (16UL)                    /*!< BPLC IIR2_COEFF2: IIR2_A1 (Bit 16)                    */
#define BPLC_IIR2_COEFF2_IIR2_A1_Msk      (0xffff0000UL)            /*!< BPLC IIR2_COEFF2: IIR2_A1 (Bitfield-Mask: 0xffff)     */
#define BPLC_IIR2_COEFF2_IIR2_A2_Pos      (0UL)                     /*!< BPLC IIR2_COEFF2: IIR2_A2 (Bit 0)                     */
#define BPLC_IIR2_COEFF2_IIR2_A2_Msk      (0xffffUL)                /*!< BPLC IIR2_COEFF2: IIR2_A2 (Bitfield-Mask: 0xffff)     */
/* =====================================================  NBI_TONE_PWR0  ===================================================== */
#define BPLC_NBI_TONE_PWR0_NBI_TONE_PWR0_Pos (0UL)                  /*!< BPLC NBI_TONE_PWR0: NBI_TONE_PWR0 (Bit 0)             */
#define BPLC_NBI_TONE_PWR0_NBI_TONE_PWR0_Msk (0xffffffffUL)         /*!< BPLC NBI_TONE_PWR0: NBI_TONE_PWR0 (Bitfield-Mask: 0xffffffff) */
/* ====================================================  PULSE_DET_CFG0  ===================================================== */
#define BPLC_PULSE_DET_CFG0_ADC_MASK_CNT_THR_Pos (24UL)             /*!< BPLC PULSE_DET_CFG0: ADC_MASK_CNT_THR (Bit 24)        */
#define BPLC_PULSE_DET_CFG0_ADC_MASK_CNT_THR_Msk (0xff000000UL)     /*!< BPLC PULSE_DET_CFG0: ADC_MASK_CNT_THR (Bitfield-Mask: 0xff) */
#define BPLC_PULSE_DET_CFG0_ADC_PWR_IN_SAT_RATIO_Pos (16UL)         /*!< BPLC PULSE_DET_CFG0: ADC_PWR_IN_SAT_RATIO (Bit 16)    */
#define BPLC_PULSE_DET_CFG0_ADC_PWR_IN_SAT_RATIO_Msk (0x3f0000UL)   /*!< BPLC PULSE_DET_CFG0: ADC_PWR_IN_SAT_RATIO (Bitfield-Mask: 0x3f) */
#define BPLC_PULSE_DET_CFG0_PULSE_LEVEL_THR0_Pos (0UL)              /*!< BPLC PULSE_DET_CFG0: PULSE_LEVEL_THR0 (Bit 0)         */
#define BPLC_PULSE_DET_CFG0_PULSE_LEVEL_THR0_Msk (0xfffUL)          /*!< BPLC PULSE_DET_CFG0: PULSE_LEVEL_THR0 (Bitfield-Mask: 0xfff) */
/* ========================================================  DEBUG2  ========================================================= */
#define BPLC_DEBUG2_NBI_DET_GAIN_LOCKED_Pos (8UL)                   /*!< BPLC DEBUG2: NBI_DET_GAIN_LOCKED (Bit 8)              */
#define BPLC_DEBUG2_NBI_DET_GAIN_LOCKED_Msk (0x7f00UL)              /*!< BPLC DEBUG2: NBI_DET_GAIN_LOCKED (Bitfield-Mask: 0x7f) */
#define BPLC_DEBUG2_PGA_GAIN_Pos          (0UL)                     /*!< BPLC DEBUG2: PGA_GAIN (Bit 0)                         */
#define BPLC_DEBUG2_PGA_GAIN_Msk          (0x7fUL)                  /*!< BPLC DEBUG2: PGA_GAIN (Bitfield-Mask: 0x7f)           */
/* ====================================================  PULSE_DET_CFG1  ===================================================== */
#define BPLC_PULSE_DET_CFG1_AGC_MASK_ENABLE_Pos (31UL)              /*!< BPLC PULSE_DET_CFG1: AGC_MASK_ENABLE (Bit 31)         */
#define BPLC_PULSE_DET_CFG1_AGC_MASK_ENABLE_Msk (0x80000000UL)      /*!< BPLC PULSE_DET_CFG1: AGC_MASK_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_PULSE_DET_CFG1_PEAK_AVE_ENABLE_Pos (30UL)              /*!< BPLC PULSE_DET_CFG1: PEAK_AVE_ENABLE (Bit 30)         */
#define BPLC_PULSE_DET_CFG1_PEAK_AVE_ENABLE_Msk (0x40000000UL)      /*!< BPLC PULSE_DET_CFG1: PEAK_AVE_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_PULSE_DET_CFG1_ADC_RMS_SUM_LEN_OPT_Pos (27UL)          /*!< BPLC PULSE_DET_CFG1: ADC_RMS_SUM_LEN_OPT (Bit 27)     */
#define BPLC_PULSE_DET_CFG1_ADC_RMS_SUM_LEN_OPT_Msk (0x38000000UL)  /*!< BPLC PULSE_DET_CFG1: ADC_RMS_SUM_LEN_OPT (Bitfield-Mask: 0x07) */
#define BPLC_PULSE_DET_CFG1_RX_FIFO_RMS_SUM_LEN_OPT_Pos (24UL)      /*!< BPLC PULSE_DET_CFG1: RX_FIFO_RMS_SUM_LEN_OPT (Bit 24) */
#define BPLC_PULSE_DET_CFG1_RX_FIFO_RMS_SUM_LEN_OPT_Msk (0x7000000UL) /*!< BPLC PULSE_DET_CFG1: RX_FIFO_RMS_SUM_LEN_OPT (Bitfield-Mask: 0x07) */
#define BPLC_PULSE_DET_CFG1_ADC_PWR_PEAK_AVE_RATIO_Pos (16UL)       /*!< BPLC PULSE_DET_CFG1: ADC_PWR_PEAK_AVE_RATIO (Bit 16)  */
#define BPLC_PULSE_DET_CFG1_ADC_PWR_PEAK_AVE_RATIO_Msk (0x1f0000UL) /*!< BPLC PULSE_DET_CFG1: ADC_PWR_PEAK_AVE_RATIO (Bitfield-Mask: 0x1f) */
#define BPLC_PULSE_DET_CFG1_ADC_CONT_PEAK_CNT_THR_Pos (12UL)        /*!< BPLC PULSE_DET_CFG1: ADC_CONT_PEAK_CNT_THR (Bit 12)   */
#define BPLC_PULSE_DET_CFG1_ADC_CONT_PEAK_CNT_THR_Msk (0xf000UL)    /*!< BPLC PULSE_DET_CFG1: ADC_CONT_PEAK_CNT_THR (Bitfield-Mask: 0x0f) */
#define BPLC_PULSE_DET_CFG1_ADC_IN_SAT_THR_Pos (0UL)                /*!< BPLC PULSE_DET_CFG1: ADC_IN_SAT_THR (Bit 0)           */
#define BPLC_PULSE_DET_CFG1_ADC_IN_SAT_THR_Msk (0xfffUL)            /*!< BPLC PULSE_DET_CFG1: ADC_IN_SAT_THR (Bitfield-Mask: 0xfff) */
/* =====================================================  CORR_ADJ_CFG0  ===================================================== */
#define BPLC_CORR_ADJ_CFG0_AUTO_ADJ_CORR_THR_EN_Pos (31UL)          /*!< BPLC CORR_ADJ_CFG0: AUTO_ADJ_CORR_THR_EN (Bit 31)     */
#define BPLC_CORR_ADJ_CFG0_AUTO_ADJ_CORR_THR_EN_Msk (0x80000000UL)  /*!< BPLC CORR_ADJ_CFG0: AUTO_ADJ_CORR_THR_EN (Bitfield-Mask: 0x01) */
#define BPLC_CORR_ADJ_CFG0_THR_ADJ_STEP_Pos (20UL)                  /*!< BPLC CORR_ADJ_CFG0: THR_ADJ_STEP (Bit 20)             */
#define BPLC_CORR_ADJ_CFG0_THR_ADJ_STEP_Msk (0x3ff00000UL)          /*!< BPLC CORR_ADJ_CFG0: THR_ADJ_STEP (Bitfield-Mask: 0x3ff) */
#define BPLC_CORR_ADJ_CFG0_ADD_STEP_THR_Pos (10UL)                  /*!< BPLC CORR_ADJ_CFG0: ADD_STEP_THR (Bit 10)             */
#define BPLC_CORR_ADJ_CFG0_ADD_STEP_THR_Msk (0xffc00UL)             /*!< BPLC CORR_ADJ_CFG0: ADD_STEP_THR (Bitfield-Mask: 0x3ff) */
#define BPLC_CORR_ADJ_CFG0_MIN_STEP_THR_Pos (0UL)                   /*!< BPLC CORR_ADJ_CFG0: MIN_STEP_THR (Bit 0)              */
#define BPLC_CORR_ADJ_CFG0_MIN_STEP_THR_Msk (0x3ffUL)               /*!< BPLC CORR_ADJ_CFG0: MIN_STEP_THR (Bitfield-Mask: 0x3ff) */
/* =====================================================  CORR_ADJ_CFG1  ===================================================== */
#define BPLC_CORR_ADJ_CFG1_CORR_THR_MAX_Pos (0UL)                   /*!< BPLC CORR_ADJ_CFG1: CORR_THR_MAX (Bit 0)              */
#define BPLC_CORR_ADJ_CFG1_CORR_THR_MAX_Msk (0xfffffUL)             /*!< BPLC CORR_ADJ_CFG1: CORR_THR_MAX (Bitfield-Mask: 0xfffff) */
/* =====================================================  CORR_ADJ_CFG2  ===================================================== */
#define BPLC_CORR_ADJ_CFG2_CORR_THR_MIN_Pos (0UL)                   /*!< BPLC CORR_ADJ_CFG2: CORR_THR_MIN (Bit 0)              */
#define BPLC_CORR_ADJ_CFG2_CORR_THR_MIN_Msk (0xfffffUL)             /*!< BPLC CORR_ADJ_CFG2: CORR_THR_MIN (Bitfield-Mask: 0xfffff) */
/* =====================================================  CORR_ADJ_CFG3  ===================================================== */
#define BPLC_CORR_ADJ_CFG3_FSYNC_INTERVAL_CNT_Pos (0UL)             /*!< BPLC CORR_ADJ_CFG3: FSYNC_INTERVAL_CNT (Bit 0)        */
#define BPLC_CORR_ADJ_CFG3_FSYNC_INTERVAL_CNT_Msk (0xffffffffUL)    /*!< BPLC CORR_ADJ_CFG3: FSYNC_INTERVAL_CNT (Bitfield-Mask: 0xffffffff) */
/* =====================================================  CORR_ADJ_CFG4  ===================================================== */
#define BPLC_CORR_ADJ_CFG4_CORR_THR_MARGIN_Pos (0UL)                /*!< BPLC CORR_ADJ_CFG4: CORR_THR_MARGIN (Bit 0)           */
#define BPLC_CORR_ADJ_CFG4_CORR_THR_MARGIN_Msk (0xfffffUL)          /*!< BPLC CORR_ADJ_CFG4: CORR_THR_MARGIN (Bitfield-Mask: 0xfffff) */
/* =====================================================  CORR_ADJ_RES  ====================================================== */
#define BPLC_CORR_ADJ_RES_AUTO_CORR_THR_ADJ_Pos (0UL)               /*!< BPLC CORR_ADJ_RES: AUTO_CORR_THR_ADJ (Bit 0)          */
#define BPLC_CORR_ADJ_RES_AUTO_CORR_THR_ADJ_Msk (0xfffffUL)         /*!< BPLC CORR_ADJ_RES: AUTO_CORR_THR_ADJ (Bitfield-Mask: 0xfffff) */
/* =======================================================  MRC_THRS  ======================================================== */
#define BPLC_MRC_THRS_SNR_THR_Pos         (29UL)                    /*!< BPLC MRC_THRS: SNR_THR (Bit 29)                       */
#define BPLC_MRC_THRS_SNR_THR_Msk         (0xe0000000UL)            /*!< BPLC MRC_THRS: SNR_THR (Bitfield-Mask: 0x07)          */
#define BPLC_MRC_THRS_SNR_MIN_VALUE_Pos   (24UL)                    /*!< BPLC MRC_THRS: SNR_MIN_VALUE (Bit 24)                 */
#define BPLC_MRC_THRS_SNR_MIN_VALUE_Msk   (0x1f000000UL)            /*!< BPLC MRC_THRS: SNR_MIN_VALUE (Bitfield-Mask: 0x1f)    */
#define BPLC_MRC_THRS_SNR_SUM_REF_Pos     (0UL)                     /*!< BPLC MRC_THRS: SNR_SUM_REF (Bit 0)                    */
#define BPLC_MRC_THRS_SNR_SUM_REF_Msk     (0xffffUL)                /*!< BPLC MRC_THRS: SNR_SUM_REF (Bitfield-Mask: 0xffff)    */
/* ===================================================  NTB_OFFSET_LATCH  ==================================================== */
#define BPLC_NTB_OFFSET_LATCH_NTB_OFFSET_LATCH_VALUE_Pos (0UL)      /*!< BPLC NTB_OFFSET_LATCH: NTB_OFFSET_LATCH_VALUE (Bit 0) */
#define BPLC_NTB_OFFSET_LATCH_NTB_OFFSET_LATCH_VALUE_Msk (0xffffffffUL) /*!< BPLC NTB_OFFSET_LATCH: NTB_OFFSET_LATCH_VALUE (Bitfield-Mask: 0xffffffff) */
/* ====================================================  PULSE_FLT_CFG0  ===================================================== */
#define BPLC_PULSE_FLT_CFG0_LOCK_RMS_ENABLE_Pos (31UL)              /*!< BPLC PULSE_FLT_CFG0: LOCK_RMS_ENABLE (Bit 31)         */
#define BPLC_PULSE_FLT_CFG0_LOCK_RMS_ENABLE_Msk (0x80000000UL)      /*!< BPLC PULSE_FLT_CFG0: LOCK_RMS_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_PULSE_FLT_CFG0_RX_FIFO_RMS_ALG_Pos (30UL)              /*!< BPLC PULSE_FLT_CFG0: RX_FIFO_RMS_ALG (Bit 30)         */
#define BPLC_PULSE_FLT_CFG0_RX_FIFO_RMS_ALG_Msk (0x40000000UL)      /*!< BPLC PULSE_FLT_CFG0: RX_FIFO_RMS_ALG (Bitfield-Mask: 0x01) */
#define BPLC_PULSE_FLT_CFG0_ADC_RMS_ALG_Pos (29UL)                  /*!< BPLC PULSE_FLT_CFG0: ADC_RMS_ALG (Bit 29)             */
#define BPLC_PULSE_FLT_CFG0_ADC_RMS_ALG_Msk (0x20000000UL)          /*!< BPLC PULSE_FLT_CFG0: ADC_RMS_ALG (Bitfield-Mask: 0x01) */
#define BPLC_PULSE_FLT_CFG0_RX_FIFO_CONT_PEAK_CNT_THR_Pos (24UL)    /*!< BPLC PULSE_FLT_CFG0: RX_FIFO_CONT_PEAK_CNT_THR (Bit 24) */
#define BPLC_PULSE_FLT_CFG0_RX_FIFO_CONT_PEAK_CNT_THR_Msk (0xf000000UL) /*!< BPLC PULSE_FLT_CFG0: RX_FIFO_CONT_PEAK_CNT_THR (Bitfield-Mask: 0x0f) */
#define BPLC_PULSE_FLT_CFG0_PEAK_AVE_RATIO0_Pos (18UL)              /*!< BPLC PULSE_FLT_CFG0: PEAK_AVE_RATIO0 (Bit 18)         */
#define BPLC_PULSE_FLT_CFG0_PEAK_AVE_RATIO0_Msk (0xfc0000UL)        /*!< BPLC PULSE_FLT_CFG0: PEAK_AVE_RATIO0 (Bitfield-Mask: 0x3f) */
#define BPLC_PULSE_FLT_CFG0_PEAK_AVE_RATIO1_Pos (12UL)              /*!< BPLC PULSE_FLT_CFG0: PEAK_AVE_RATIO1 (Bit 12)         */
#define BPLC_PULSE_FLT_CFG0_PEAK_AVE_RATIO1_Msk (0x3f000UL)         /*!< BPLC PULSE_FLT_CFG0: PEAK_AVE_RATIO1 (Bitfield-Mask: 0x3f) */
#define BPLC_PULSE_FLT_CFG0_PEAK_RMS_RATIO0_Pos (6UL)               /*!< BPLC PULSE_FLT_CFG0: PEAK_RMS_RATIO0 (Bit 6)          */
#define BPLC_PULSE_FLT_CFG0_PEAK_RMS_RATIO0_Msk (0xfc0UL)           /*!< BPLC PULSE_FLT_CFG0: PEAK_RMS_RATIO0 (Bitfield-Mask: 0x3f) */
#define BPLC_PULSE_FLT_CFG0_PEAK_RMS_RATIO1_Pos (0UL)               /*!< BPLC PULSE_FLT_CFG0: PEAK_RMS_RATIO1 (Bit 0)          */
#define BPLC_PULSE_FLT_CFG0_PEAK_RMS_RATIO1_Msk (0x3fUL)            /*!< BPLC PULSE_FLT_CFG0: PEAK_RMS_RATIO1 (Bitfield-Mask: 0x3f) */
/* ====================================================  PULSE_FLT_CFG1  ===================================================== */
#define BPLC_PULSE_FLT_CFG1_PULSE_DET_INTERVAL_Pos (16UL)           /*!< BPLC PULSE_FLT_CFG1: PULSE_DET_INTERVAL (Bit 16)      */
#define BPLC_PULSE_FLT_CFG1_PULSE_DET_INTERVAL_Msk (0xffff0000UL)   /*!< BPLC PULSE_FLT_CFG1: PULSE_DET_INTERVAL (Bitfield-Mask: 0xffff) */
#define BPLC_PULSE_FLT_CFG1_PULSE_DET_START_Pos (13UL)              /*!< BPLC PULSE_FLT_CFG1: PULSE_DET_START (Bit 13)         */
#define BPLC_PULSE_FLT_CFG1_PULSE_DET_START_Msk (0x2000UL)          /*!< BPLC PULSE_FLT_CFG1: PULSE_DET_START (Bitfield-Mask: 0x01) */
#define BPLC_PULSE_FLT_CFG1_PULSE_DET_AUTO_ENABLE_Pos (12UL)        /*!< BPLC PULSE_FLT_CFG1: PULSE_DET_AUTO_ENABLE (Bit 12)   */
#define BPLC_PULSE_FLT_CFG1_PULSE_DET_AUTO_ENABLE_Msk (0x1000UL)    /*!< BPLC PULSE_FLT_CFG1: PULSE_DET_AUTO_ENABLE (Bitfield-Mask: 0x01) */
#define BPLC_PULSE_FLT_CFG1_BUF_POS0_Pos  (4UL)                     /*!< BPLC PULSE_FLT_CFG1: BUF_POS0 (Bit 4)                 */
#define BPLC_PULSE_FLT_CFG1_BUF_POS0_Msk  (0xf0UL)                  /*!< BPLC PULSE_FLT_CFG1: BUF_POS0 (Bitfield-Mask: 0x0f)   */
#define BPLC_PULSE_FLT_CFG1_BUF_POS1_Pos  (0UL)                     /*!< BPLC PULSE_FLT_CFG1: BUF_POS1 (Bit 0)                 */
#define BPLC_PULSE_FLT_CFG1_BUF_POS1_Msk  (0xfUL)                   /*!< BPLC PULSE_FLT_CFG1: BUF_POS1 (Bitfield-Mask: 0x0f)   */
/* =====================================================  PULSE_STATUS  ====================================================== */
#define BPLC_PULSE_STATUS_PULSE_LEVEL_Pos (30UL)                    /*!< BPLC PULSE_STATUS: PULSE_LEVEL (Bit 30)               */
#define BPLC_PULSE_STATUS_PULSE_LEVEL_Msk (0xc0000000UL)            /*!< BPLC PULSE_STATUS: PULSE_LEVEL (Bitfield-Mask: 0x03)  */
#define BPLC_PULSE_STATUS_PULSE_CNT_LATCH_Pos (0UL)                 /*!< BPLC PULSE_STATUS: PULSE_CNT_LATCH (Bit 0)            */
#define BPLC_PULSE_STATUS_PULSE_CNT_LATCH_Msk (0xffffffUL)          /*!< BPLC PULSE_STATUS: PULSE_CNT_LATCH (Bitfield-Mask: 0xffffff) */
/* ==================================================  NTB_ZERO_CROSSING3  =================================================== */
#define BPLC_NTB_ZERO_CROSSING3_NTB_ZERO_CROSSING3_Pos (0UL)        /*!< BPLC NTB_ZERO_CROSSING3: NTB_ZERO_CROSSING3 (Bit 0)   */
#define BPLC_NTB_ZERO_CROSSING3_NTB_ZERO_CROSSING3_Msk (0xffffffffUL) /*!< BPLC NTB_ZERO_CROSSING3: NTB_ZERO_CROSSING3 (Bitfield-Mask: 0xffffffff) */
/* ==================================================  NTB_ZERO_CROSSING4  =================================================== */
#define BPLC_NTB_ZERO_CROSSING4_NTB_ZERO_CROSSING4_Pos (0UL)        /*!< BPLC NTB_ZERO_CROSSING4: NTB_ZERO_CROSSING4 (Bit 0)   */
#define BPLC_NTB_ZERO_CROSSING4_NTB_ZERO_CROSSING4_Msk (0xffffffffUL) /*!< BPLC NTB_ZERO_CROSSING4: NTB_ZERO_CROSSING4 (Bitfield-Mask: 0xffffffff) */
/* ==================================================  NTB_ZERO_CROSSING5  =================================================== */
#define BPLC_NTB_ZERO_CROSSING5_NTB_ZERO_CROSSING5_Pos (0UL)        /*!< BPLC NTB_ZERO_CROSSING5: NTB_ZERO_CROSSING5 (Bit 0)   */
#define BPLC_NTB_ZERO_CROSSING5_NTB_ZERO_CROSSING5_Msk (0xffffffffUL) /*!< BPLC NTB_ZERO_CROSSING5: NTB_ZERO_CROSSING5 (Bitfield-Mask: 0xffffffff) */
/* ======================================================  RMS_IN_MAX  ======================================================= */
#define BPLC_RMS_IN_MAX_RMS_IN_MAX_Pos    (0UL)                     /*!< BPLC RMS_IN_MAX: RMS_IN_MAX (Bit 0)                   */
#define BPLC_RMS_IN_MAX_RMS_IN_MAX_Msk    (0xffffffffUL)            /*!< BPLC RMS_IN_MAX: RMS_IN_MAX (Bitfield-Mask: 0xffffffff) */

/** @} */ /* End of group PosMask_peripherals */

//-------------------------------------------
// Register Mapping parameters
//-------------------------------------------
#define SCU_BTUPSTS          0x00000000    // bootup staus Register
#define SCU_BTUPCTL          0x00000004    // bootup control Register
#define SCU_PWRCTL           0x00000008    // Power Control Register
#define SCU_PWRUPSEQ         0x0000000C    // Power Control Register

#define SCU_CHIPID           0x00000010    // Chip ID Register
#define SCU_VERID            0x00000014    // System Control Unit Version Register
#define SCU_STRAP            0x00000018    // Strap Status Register
#define SCU_OSCCTL           0x0000001C    // OSC Control Register
#define SCU_PWRMOD           0x00000020    // Power Mode Register
#define SCU_STATUS           0x00000024    // Interrupt Status Register
#define SCU_INTEN            0x00000028    // Interrupt Enable Register
#define SCU_PLLCTL           0x00000030    // PLL Control Register
#define SCU_TCICTR1          0x00000034    // TCI SSCG PLL control register1
#define SCU_TCICTR2          0x00000038    // TCI SSCG PLL control register1
#define SCU_TCICTR3          0x0000003C    // TCI SSCG PLL control register1
#define SCU_PLL2CTL          0x00000040    // DLL Control Register
#define SCU_DLLCTL           0x00000044    // DLL Control Register
#define SCU_AHBCLK           0x00000050    // AHB Clock Gated Register
#define SCU_AHBCLKE          0x00000054    // AHB Clock Gated Extend Register
#define SCU_AHBCLK_SLP       0x00000058    // AHB Clock Gated Register for Sleep
#define SCU_AHBCLKE_SLP      0x0000005C    // AHB Clock Gated Extend Register for Sleep
#define SCU_APBCLK           0x00000060    // APB Clock Gated Register
#define SCU_APBCLKE          0x00000064    // APB Clock Gated Extend Register
#define SCU_APBCLK_SLP       0x00000068    // APB Clock Gated Register for Sleep
#define SCU_APBCLKE_SLP      0x0000006C    // APB Clock Gated Extend Register for Sleep
#define SCU_AXICLK           0x00000080    // AXI Clock Gated Register
#define SCU_AXICLKE          0x00000084    // AXI Clock Gated Extend Register
#define SCU_AXICLK_SLP       0x00000088    // AXI Clock Gated Register
#define SCU_AXICLKE_SLP      0x0000008C    // AXI Clock Gated Extend Register

#define SCU_LPI_MSK          0x00000090    // AXI Low Power Interface check mask
#define SCU_LPI_CKSTS        0x00000094    // AXI Low Power Interface clock status
#define SCU_LPI_ACTSTS       0x00000098    // AXI Low Power Interface active status in fail
#define SCU_LPI_ACKSTS       0x0000009c    // AXI Low Power Interface ack status in fail
#define SCU_SCRPAD0          0x00000100    // System Control Unit Scratch Pad Register 0
#define SCU_SCRPAD1          0x00000104    // System Control Unit Scratch Pad Register 1
#define SCU_SCRPAD2          0x00000108    // System Control Unit Scratch Pad Register 2
#define SCU_SCRPAD3          0x0000010C    // System Control Unit Scratch Pad Register 3
#define SCU_SCRPAD4          0x00000110    // System Control Unit Scratch Pad Register 4
#define SCU_SCRPAD5          0x00000114    // System Control Unit Scratch Pad Register 5
#define SCU_SCRPAD6          0x00000118    // System Control Unit Scratch Pad Register 6
#define SCU_SCRPAD7          0x0000011C    // System Control Unit Scratch Pad Register 7
#define SCU_SCRPAD8          0x00000120    // System Control Unit Scratch Pad Register 8
#define SCU_SCRPAD9          0x00000124    // System Control Unit Scratch Pad Register 9
#define SCU_SCRPAD10         0x00000128    // System Control Unit Scratch Pad Register 10
#define SCU_SCRPAD11         0x0000012C    // System Control Unit Scratch Pad Register 11
#define SCU_SCRPAD12         0x00000130    // System Control Unit Scratch Pad Register 12
#define SCU_SCRPAD13         0x00000134    // System Control Unit Scratch Pad Register 13
#define SCU_SCRPAD14         0x00000138    // System Control Unit Scratch Pad Register 14
#define SCU_SCRPAD15         0x0000013C    // System Control Unit Scratch Pad Register 15



#define FTSCU100_PCDCSR_DEF     0x1             //power control driving strength, undefine to turn-off
#define FTSCU100_PCPWRDN_DEF    0x00
#define FTSCU100_PCPWRUP_DEF    0xBF


#define  OSC_FREQ_MHZ       (25000000UL)
#define  SYSCLK_FREQ_MHZ    (200000000UL)
#define  HCLK_FREQ_MHZ      (200000000UL)
#define  PCLK_FREQ_MHZ      (50000000UL)
#define  CLKB_FREQ_MHZ      (50000000UL)
#define  CLKA_FREQ_MHZ      (50000000UL)


#ifdef __cplusplus
}
#endif

#endif /* ZB202_H */


/** @} */ /* End of group ZB202 */

/** @} */ /* End of group GS */
