
*** Running vivado
    with args -log design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1176.469 ; gain = 68.996 ; free physical = 65 ; free virtual = 1453
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/nicholas/ece522/lab0/gpio_bram/vivado/gpio_bram/gpio_bram.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/nicholas/ece522/lab0/gpio_bram/vivado/gpio_bram/gpio_bram.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/nicholas/ece522/lab0/gpio_bram/vivado/gpio_bram/gpio_bram.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [/home/nicholas/ece522/lab0/gpio_bram/vivado/gpio_bram/gpio_bram.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.969 ; gain = 109.496 ; free physical = 112 ; free virtual = 1453
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.969 ; gain = 109.496 ; free physical = 111 ; free virtual = 1454
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1436.191 ; gain = 0.000 ; free physical = 81 ; free virtual = 1226
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1436.191 ; gain = 328.719 ; free physical = 154 ; free virtual = 1305
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1436.191 ; gain = 328.719 ; free physical = 153 ; free virtual = 1305
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1436.191 ; gain = 328.719 ; free physical = 153 ; free virtual = 1306
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1436.191 ; gain = 328.719 ; free physical = 144 ; free virtual = 1299
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1436.191 ; gain = 328.719 ; free physical = 128 ; free virtual = 1290
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1643.191 ; gain = 535.719 ; free physical = 70 ; free virtual = 1025
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 1663.199 ; gain = 555.727 ; free physical = 75 ; free virtual = 1018
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 85 ; free virtual = 1019
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 74 ; free virtual = 1019
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 73 ; free virtual = 1019
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 73 ; free virtual = 1019
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 73 ; free virtual = 1019
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 73 ; free virtual = 1019
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 73 ; free virtual = 1019

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1671.207 ; gain = 563.734 ; free physical = 72 ; free virtual = 1018
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 1673.207 ; gain = 578.320 ; free physical = 247 ; free virtual = 1191
