{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668362164556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668362164557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 17:56:04 2022 " "Processing started: Sun Nov 13 17:56:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668362164557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668362164557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Encoder_BitSerial -c Encoder_BitSerial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Encoder_BitSerial -c Encoder_BitSerial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668362164558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668362165056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668362165056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173499 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173499 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668362173499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateOr2-logicFunction " "Found design unit 1: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateAnd2-logicFunction " "Found design unit 2: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNand2-logicFunction " "Found design unit 3: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNor2-logicFunction " "Found design unit 4: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateXor8-structure " "Found design unit 6: gateXor8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateAnd8-structure " "Found design unit 7: gateAnd8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateOr2 " "Found entity 1: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateAnd2 " "Found entity 2: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNand2 " "Found entity 3: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNor2 " "Found entity 4: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateXor8 " "Found entity 6: gateXor8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateAnd8 " "Found entity 7: gateAnd8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668362173505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storedev.vhd 6 3 " "Found 6 design units, including 3 entities, in source file storedev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/storeDev.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_3bit-structure " "Found design unit 2: binCounter_3bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/storeDev.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parReg_8bit-structure " "Found design unit 3: parReg_8bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/storeDev.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173512 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/storeDev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173512 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_3bit " "Found entity 2: binCounter_3bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/storeDev.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173512 ""} { "Info" "ISGN_ENTITY_NAME" "3 parReg_8bit " "Found entity 3: parReg_8bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/storeDev.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668362173512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bitserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_bitserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder_BitSerial-structure " "Found design unit 1: Encoder_BitSerial-structure" {  } { { "Encoder_BitSerial.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173514 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder_BitSerial " "Found entity 1: Encoder_BitSerial" {  } { { "Encoder_BitSerial.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668362173514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668362173514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Encoder_BitSerial " "Elaborating entity \"Encoder_BitSerial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668362173560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:ff " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:ff\"" {  } { { "Encoder_BitSerial.vhd" "ff" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd8 gateAnd8:and8 " "Elaborating entity \"gateAnd8\" for hierarchy \"gateAnd8:and8\"" {  } { { "Encoder_BitSerial.vhd" "and8" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 gateAnd8:and8\|gateAnd2:y0 " "Elaborating entity \"gateAnd2\" for hierarchy \"gateAnd8:and8\|gateAnd2:y0\"" {  } { { "simpleLogic.vhd" "y0" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor8 gateXor8:xor8 " "Elaborating entity \"gateXor8\" for hierarchy \"gateXor8:xor8\"" {  } { { "Encoder_BitSerial.vhd" "xor8" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 gateXor8:xor8\|gateXor2:y0 " "Elaborating entity \"gateXor2\" for hierarchy \"gateXor8:xor8\|gateXor2:y0\"" {  } { { "simpleLogic.vhd" "y0" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/simpleLogic.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_8bit parReg_8bit:pr8 " "Elaborating entity \"parReg_8bit\" for hierarchy \"parReg_8bit:pr8\"" {  } { { "Encoder_BitSerial.vhd" "pr8" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_3bit binCounter_3bit:bc " "Elaborating entity \"binCounter_3bit\" for hierarchy \"binCounter_3bit:bc\"" {  } { { "Encoder_BitSerial.vhd" "bc" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "Encoder_BitSerial.vhd" "con" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:con\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:con\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:con\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 gateOr2:validOut " "Elaborating entity \"gateOr2\" for hierarchy \"gateOr2:validOut\"" {  } { { "Encoder_BitSerial.vhd" "validOut" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/Encoder_BitSerial.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362173684 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:con\|contMem:cMem\|prog " "RAM logic \"control:con\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668362173990 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668362173990 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:con\|contMem:cMem\|prog~0 " "Found clock multiplexer control:con\|contMem:cMem\|prog~0" {  } { { "control.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/ENC_SERIAL/control.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1668362173998 "|Encoder_BitSerial|control:con|contMem:cMem|prog~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1668362173998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668362174237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668362174622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668362174622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668362174793 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668362174793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668362174793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668362174793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668362174818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 17:56:14 2022 " "Processing ended: Sun Nov 13 17:56:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668362174818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668362174818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668362174818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668362174818 ""}
