Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Aug  8 11:46:47 2024
| Host              : edabk-ic-design running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_zcu104_timing_summary_routed.rpt -pb top_zcu104_timing_summary_routed.pb -rpx top_zcu104_timing_summary_routed.rpx -warn_on_violation
| Design            : top_zcu104
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           1           
SYNTH-15   Warning           Byte wide write enable not inferred             16          
TIMING-16  Warning           Large setup violation                           37          
TIMING-18  Warning           Missing input or output delay                   15          
XDCH-2     Warning           Same min and max delay values on IO port        3           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.400      -62.793                    238                13683        0.004        0.000                      0                13683        3.458        0.000                       0                  5897  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
ref_clk  {0.000 4.000}        8.000           125.000         
tck      {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk             0.218        0.000                      0                12129        0.004        0.000                      0                12129        3.458        0.000                       0                  5665  
tck                 5.230        0.000                      0                  434        0.034        0.000                      0                  434       49.725        0.000                       0                   232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tck           ref_clk            -0.275      -19.461                    201                 1114        0.073        0.000                      0                 1114  
ref_clk       tck                -1.400      -43.331                     37                   37        0.010        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ref_clk            ref_clk                  4.035        0.000                      0                 1114        0.163        0.000                      0                 1114  
**async_default**  tck                ref_clk                  0.676        0.000                      0                    2        0.410        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ref_clk                     
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][19]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.026ns (31.590%)  route 4.387ns (68.410%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 11.035 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.086ns (routing 1.268ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.415    10.863    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X96Y332        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.086    11.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X96Y332        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][19]/C
                         clock pessimism              0.142    11.177    
                         clock uncertainty           -0.035    11.142    
    SLICE_X96Y332        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.081    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][19]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][21]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.026ns (31.590%)  route 4.387ns (68.410%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 11.035 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.086ns (routing 1.268ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.415    10.863    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X96Y332        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.086    11.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X96Y332        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][21]/C
                         clock pessimism              0.142    11.177    
                         clock uncertainty           -0.035    11.142    
    SLICE_X96Y332        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.081    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][21]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][22]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.026ns (31.590%)  route 4.387ns (68.410%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 11.035 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.086ns (routing 1.268ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.415    10.863    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X96Y332        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.086    11.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X96Y332        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][22]/C
                         clock pessimism              0.142    11.177    
                         clock uncertainty           -0.035    11.142    
    SLICE_X96Y332        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.081    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][22]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.026ns (31.740%)  route 4.357ns (68.260%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 11.039 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.268ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.384    10.833    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X96Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.089    11.039    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X96Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][4]/C
                         clock pessimism              0.142    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X96Y331        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.084    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.026ns (31.740%)  route 4.357ns (68.260%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 11.039 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.268ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.384    10.833    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X96Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.089    11.039    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X96Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][7]/C
                         clock pessimism              0.142    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X96Y331        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.084    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.026ns (31.765%)  route 4.352ns (68.235%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 11.035 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.085ns (routing 1.268ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.379    10.828    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X97Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.085    11.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X97Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][0]/C
                         clock pessimism              0.142    11.177    
                         clock uncertainty           -0.035    11.141    
    SLICE_X97Y331        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    11.081    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.026ns (31.765%)  route 4.352ns (68.235%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 11.035 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.085ns (routing 1.268ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.379    10.828    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X97Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.085    11.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X97Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][2]/C
                         clock pessimism              0.142    11.177    
                         clock uncertainty           -0.035    11.141    
    SLICE_X97Y331        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.081    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.026ns (31.765%)  route 4.352ns (68.235%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 11.035 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.085ns (routing 1.268ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.379    10.828    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X97Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.085    11.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X97Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][3]/C
                         clock pessimism              0.142    11.177    
                         clock uncertainty           -0.035    11.141    
    SLICE_X97Y331        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    11.081    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 2.026ns (31.692%)  route 4.367ns (68.308%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 11.053 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.268ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.394    10.842    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X98Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.104    11.053    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X98Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][9]/C
                         clock pessimism              0.142    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X98Y323        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    11.100    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][11]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 2.026ns (31.848%)  route 4.335ns (68.152%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 11.029 - 8.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 1.020ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.080ns (routing 1.268ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.832     4.450    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X69Y279        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.529 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[1]/Q
                         net (fo=13, routed)          0.053     4.582    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]_0[1]
    SLICE_X69Y279        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.671 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2/O
                         net (fo=26, routed)          0.351     5.022    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_2_n_0
    SLICE_X67Y282        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.075 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24/O
                         net (fo=7, routed)           0.261     5.336    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_24_n_0
    SLICE_X69Y282        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.460 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_8/O
                         net (fo=11, routed)          0.270     5.730    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X71Y282        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.852 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_11/O
                         net (fo=11, routed)          0.146     5.998    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]
    SLICE_X72Y280        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.095 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=34, routed)          0.228     6.323    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_0
    SLICE_X74Y281        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.446 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40/O
                         net (fo=1, routed)           0.139     6.585    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_40_n_0
    SLICE_X75Y282        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.709 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_16/O
                         net (fo=1, routed)           0.009     6.718    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[14]_0[0]
    SLICE_X75Y282        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.908 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.934    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X75Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.023 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=16, routed)          0.382     7.405    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]
    SLICE_X78Y290        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     7.528 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26/O
                         net (fo=1, routed)           0.178     7.706    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[2]_i_26_n_0
    SLICE_X78Y290        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     7.922 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp_reg[2]_i_4/CO[4]
                         net (fo=25, routed)          0.382     8.304    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[16][0]
    SLICE_X82Y298        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.403 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/fwd_rom_q_i_2/O
                         net (fo=1, routed)           0.159     8.562    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_reg
    SLICE_X85Y298        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.686 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/fwd_rom_q_i_1/O
                         net (fo=3, routed)           0.295     8.981    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/sbaddr_q_reg[11][0]
    SLICE_X86Y304        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     9.018 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/halted_q[0]_i_6/O
                         net (fo=5, routed)           0.402     9.420    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_state_q[1]_i_5_0
    SLICE_X91Y313        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     9.509 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/data_q[1][31]_i_7/O
                         net (fo=11, routed)          0.258     9.767    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q_reg[0][24]
    SLICE_X91Y322        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.863 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/data_q[1][31]_i_3/O
                         net (fo=66, routed)          0.433    10.296    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31]
    SLICE_X94Y328        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    10.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[0][31]_i_1/O
                         net (fo=32, routed)          0.363    10.811    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][31]_1
    SLICE_X97Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.080    11.029    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X97Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][11]/C
                         clock pessimism              0.142    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X97Y330        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.076    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/data_q_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][18]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.081ns (26.422%)  route 0.226ns (73.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      2.094ns (routing 1.268ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.391ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.094     3.043    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/clk_sys_BUFG
    SLICE_X92Y314        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y314        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.102 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/Q
                         net (fo=21, routed)          0.152     3.255    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/state_q[0]
    SLICE_X93Y319        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     3.277 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/abstractauto_q[autoexecdata][1]_i_1/O
                         net (fo=10, routed)          0.073     3.350    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]_0
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.578     3.710    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][18]/C
                         clock pessimism             -0.351     3.359    
    SLICE_X93Y319        FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     3.346    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][18]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][19]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.081ns (26.422%)  route 0.226ns (73.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      2.094ns (routing 1.268ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.391ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.094     3.043    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/clk_sys_BUFG
    SLICE_X92Y314        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y314        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.102 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/Q
                         net (fo=21, routed)          0.152     3.255    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/state_q[0]
    SLICE_X93Y319        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     3.277 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/abstractauto_q[autoexecdata][1]_i_1/O
                         net (fo=10, routed)          0.073     3.350    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]_0
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.578     3.710    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][19]/C
                         clock pessimism             -0.351     3.359    
    SLICE_X93Y319        FDRE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.013     3.346    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][19]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.081ns (26.422%)  route 0.226ns (73.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      2.094ns (routing 1.268ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.391ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.094     3.043    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/clk_sys_BUFG
    SLICE_X92Y314        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y314        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.102 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/Q
                         net (fo=21, routed)          0.152     3.255    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/state_q[0]
    SLICE_X93Y319        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     3.277 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/abstractauto_q[autoexecdata][1]_i_1/O
                         net (fo=10, routed)          0.073     3.350    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]_0
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.578     3.710    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]/C
                         clock pessimism             -0.351     3.359    
    SLICE_X93Y319        FDRE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.013     3.346    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][21]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.081ns (26.422%)  route 0.226ns (73.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      2.094ns (routing 1.268ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.391ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.094     3.043    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/clk_sys_BUFG
    SLICE_X92Y314        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y314        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.102 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/Q
                         net (fo=21, routed)          0.152     3.255    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/state_q[0]
    SLICE_X93Y319        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     3.277 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/abstractauto_q[autoexecdata][1]_i_1/O
                         net (fo=10, routed)          0.073     3.350    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]_0
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.578     3.710    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][21]/C
                         clock pessimism             -0.351     3.359    
    SLICE_X93Y319        FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.013     3.346    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][21]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.114ns (7.620%)  route 1.382ns (92.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.957ns (routing 1.268ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.854ns (routing 1.020ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.957     2.907    clk_sys_BUFG
    SLICE_X70Y276        FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y276        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.965 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]_i_3/Q
                         net (fo=1, routed)           0.447     3.412    u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]
    SLICE_X70Y276        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     3.468 r  u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q[2][1]_i_1/O
                         net (fo=8, routed)           0.935     4.403    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[1]
    SLICE_X72Y276        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.854     4.472    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X72Y276        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]/C
                         clock pessimism             -0.142     4.330    
    SLICE_X72Y276        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.392    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.094ns (6.330%)  route 1.391ns (93.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.984ns (routing 1.268ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.870ns (routing 1.020ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.984     2.933    clk_sys_BUFG
    SLICE_X74Y291        FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.991 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]_i_3/Q
                         net (fo=1, routed)           0.404     3.395    u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]
    SLICE_X74Y291        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.036     3.431 r  u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q[2][7]_i_1/O
                         net (fo=5, routed)           0.987     4.418    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[7]
    SLICE_X74Y287        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.870     4.488    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X74Y287        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]/C
                         clock pessimism             -0.142     4.346    
    SLICE_X74Y287        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.406    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.129ns (8.723%)  route 1.350ns (91.277%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.984ns (routing 1.268ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.858ns (routing 1.020ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.984     2.933    clk_sys_BUFG
    SLICE_X74Y291        FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.991 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]_i_3/Q
                         net (fo=1, routed)           0.404     3.395    u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][7]
    SLICE_X74Y291        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.036     3.431 r  u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q[2][7]_i_1/O
                         net (fo=5, routed)           0.935     4.366    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[7]
    SLICE_X74Y286        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.035     4.401 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][7]_i_1/O
                         net (fo=1, routed)           0.011     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_440[7]
    SLICE_X74Y286        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.858     4.476    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X74Y286        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][7]/C
                         clock pessimism             -0.142     4.334    
    SLICE_X74Y286        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.396    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][22]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.191ns (12.829%)  route 1.298ns (87.171%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.987ns (routing 1.268ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.873ns (routing 1.020ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.987     2.937    clk_sys_BUFG
    SLICE_X88Y295        FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][22]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y295        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.996 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][22]_i_3/Q
                         net (fo=1, routed)           0.224     3.220    u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][22]
    SLICE_X88Y295        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.066     3.286 r  u_ibex_demo_system/g_fifo_regs[2].g_rdata_nr.rdata_q[2][22]_i_1/O
                         net (fo=5, routed)           1.045     4.330    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[22]
    SLICE_X74Y289        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.066     4.396 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q[0][22]_i_1/O
                         net (fo=1, routed)           0.029     4.425    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_439[22]
    SLICE_X74Y289        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.873     4.491    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X74Y289        FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][22]/C
                         clock pessimism             -0.142     4.349    
    SLICE_X74Y289        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.409    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -4.409    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/u_timer/rdata_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.248ns (16.997%)  route 1.211ns (83.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.990ns (routing 1.268ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.845ns (routing 1.020ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.990     2.939    u_ibex_demo_system/u_timer/clk_sys_BUFG
    SLICE_X83Y292        FDRE                                         r  u_ibex_demo_system/u_timer/rdata_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y292        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.997 r  u_ibex_demo_system/u_timer/rdata_q_reg[16]/Q
                         net (fo=1, routed)           0.484     3.481    u_ibex_demo_system/u_bus/device_rdata[4]_46[15]
    SLICE_X83Y290        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.097     3.578 r  u_ibex_demo_system/u_bus/rdata_q[16]_i_2__0/O
                         net (fo=3, routed)           0.113     3.692    u_ibex_demo_system/u_bus/rdata_q_reg[31][0]
    SLICE_X83Y289        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.093     3.785 r  u_ibex_demo_system/u_bus/rdata_q[16]_i_1__0/O
                         net (fo=5, routed)           0.614     4.398    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_rdata[0]_41[16]
    SLICE_X84Y285        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.845     4.463    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X84Y285        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[16]/C
                         clock pessimism             -0.142     4.321    
    SLICE_X84Y285        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.381    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.381    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/div_counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.114ns (47.120%)  route 0.128ns (52.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.848ns
  Clock Net Delay (Source):      1.635ns (routing 0.934ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.924ns (routing 1.020ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     1.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     1.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.635     3.530    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X88Y275        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/div_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y275        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.588 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/div_counter_q_reg[3]/Q
                         net (fo=42, routed)          0.092     3.680    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/div_counter_q[3]
    SLICE_X89Y275        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     3.736 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q[8]_i_1/O
                         net (fo=1, routed)           0.036     3.772    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_d__0[8]
    SLICE_X89Y275        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.924     4.542    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X89Y275        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[8]/C
                         clock pessimism             -0.848     3.694    
    SLICE_X89Y275        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.754    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.754    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ref_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y53  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y53  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y54  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y54  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y55  u_ibex_demo_system/u_ram/u_ram/mem_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y55  u_ibex_demo_system/u_ram/u_ram/mem_reg_1_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y53  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y53  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y51  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y52  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y53  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y53  u_ibex_demo_system/u_ram/u_ram/mem_reg_0_bram_2/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            td_o
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.703ns  (logic 2.888ns (77.990%)  route 0.815ns (22.010%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.858ns (routing 1.061ns, distribution 0.797ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H7                                                0.000     0.000 f  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254     1.254 f  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.254 f  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226     3.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.508 f  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.858     5.366    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/td_o_reg_0
    SLICE_X85Y317        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y317        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.447 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.815     6.262    td_o_OBUF
    G7                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.807     9.069 r  td_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.069    td_o
    G7                                                                r  td_o (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.701    19.299    
                         output delay                -5.000    14.299    
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             15.448ns  (required time - arrival time)
  Source:                 td_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/bypass_q_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.905ns  (logic 1.143ns (60.021%)  route 0.762ns (39.979%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.028ns (routing 0.582ns, distribution 0.446ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    H8                                                0.000     5.000 r  td_i (IN)
                         net (fo=0)                   0.000     5.000    td_i_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.067     6.067 r  td_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.067    td_i_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.067 r  td_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.715     6.782    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/td_i_IBUF
    SLICE_X85Y317        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.076     6.858 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/bypass_q_i_1/O
                         net (fo=1, routed)           0.047     6.905    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/bypass_q_i_1_n_0
    SLICE_X85Y317        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/bypass_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.028    23.031    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X85Y317        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/bypass_q_reg/C
                         clock pessimism              0.000    23.031    
                         clock uncertainty           -0.701    22.330    
    SLICE_X85Y317        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    22.353    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/bypass_q_reg
  -------------------------------------------------------------------
                         required time                         22.353    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                 15.448    

Slack (MET) :             15.452ns  (required time - arrival time)
  Source:                 td_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.909ns  (logic 1.114ns (58.385%)  route 0.794ns (41.615%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.035ns (routing 0.582ns, distribution 0.453ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    H8                                                0.000     5.000 r  td_i (IN)
                         net (fo=0)                   0.000     5.000    td_i_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.067     6.067 r  td_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.067    td_i_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.067 r  td_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.767     6.835    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/td_i_IBUF
    SLICE_X84Y315        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.047     6.882 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.027     6.909    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_d[zero1][31]
    SLICE_X84Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.035    23.038    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000    23.038    
                         clock uncertainty           -0.701    22.336    
    SLICE_X84Y315        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024    22.360    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                         22.360    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                 15.452    

Slack (MET) :             15.460ns  (required time - arrival time)
  Source:                 tms_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.889ns  (logic 1.164ns (61.601%)  route 0.726ns (38.399%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.025ns (routing 0.582ns, distribution 0.443ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    G8                                                0.000     5.000 r  tms_i (IN)
                         net (fo=0)                   0.000     5.000    tms_i_IBUF_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.071     6.071 r  tms_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.071    tms_i_IBUF_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     6.071 r  tms_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.673     6.743    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tms_i_IBUF
    SLICE_X86Y320        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.093     6.836 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.053     6.889    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_0
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.025    23.028    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
                         clock pessimism              0.000    23.028    
                         clock uncertainty           -0.701    22.326    
    SLICE_X86Y320        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.023    22.349    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                 15.460    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 tms_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.878ns  (logic 1.179ns (62.760%)  route 0.700ns (37.240%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.025ns (routing 0.582ns, distribution 0.443ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    G8                                                0.000     5.000 f  tms_i (IN)
                         net (fo=0)                   0.000     5.000    tms_i_IBUF_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.071     6.071 f  tms_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.071    tms_i_IBUF_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     6.071 f  tms_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.673     6.743    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tms_i_IBUF
    SLICE_X86Y320        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.108     6.851 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, routed)           0.027     6.878    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.025    23.028    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
                         clock pessimism              0.000    23.028    
                         clock uncertainty           -0.701    22.326    
    SLICE_X86Y320        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024    22.350    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.482ns  (required time - arrival time)
  Source:                 tms_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.867ns  (logic 1.167ns (62.487%)  route 0.701ns (37.513%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.025ns (routing 0.582ns, distribution 0.443ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    G8                                                0.000     5.000 f  tms_i (IN)
                         net (fo=0)                   0.000     5.000    tms_i_IBUF_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.071     6.071 f  tms_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.071    tms_i_IBUF_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     6.071 f  tms_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.649     6.719    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tms_i_IBUF
    SLICE_X86Y320        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096     6.815 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.052     6.867    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_0
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.025    23.028    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C
                         clock pessimism              0.000    23.028    
                         clock uncertainty           -0.701    22.326    
    SLICE_X86Y320        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.023    22.349    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                 15.482    

Slack (MET) :             15.485ns  (required time - arrival time)
  Source:                 tms_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.869ns  (logic 1.147ns (61.363%)  route 0.722ns (38.637%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.029ns (routing 0.582ns, distribution 0.447ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    G8                                                0.000     5.000 f  tms_i (IN)
                         net (fo=0)                   0.000     5.000    tms_i_IBUF_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.071     6.071 f  tms_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.071    tms_i_IBUF_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     6.071 f  tms_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.660     6.731    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tms_i_IBUF
    SLICE_X86Y319        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.076     6.807 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1/O
                         net (fo=1, routed)           0.062     6.869    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1_n_0
    SLICE_X86Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.029    23.032    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C
                         clock pessimism              0.000    23.032    
                         clock uncertainty           -0.701    22.331    
    SLICE_X86Y319        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023    22.354    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         22.354    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                 15.485    

Slack (MET) :             15.499ns  (required time - arrival time)
  Source:                 tms_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.852ns  (logic 1.163ns (62.807%)  route 0.689ns (37.193%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.026ns (routing 0.582ns, distribution 0.444ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    G8                                                0.000     5.000 f  tms_i (IN)
                         net (fo=0)                   0.000     5.000    tms_i_IBUF_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.071     6.071 f  tms_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.071    tms_i_IBUF_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     6.071 f  tms_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.630     6.701    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tms_i_IBUF
    SLICE_X86Y320        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.092     6.793 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.059     6.852    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_0
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.026    23.029    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000    23.029    
                         clock uncertainty           -0.701    22.327    
    SLICE_X86Y320        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.023    22.350    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 15.499    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 tms_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.850ns  (logic 1.179ns (63.710%)  route 0.672ns (36.290%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.025ns (routing 0.582ns, distribution 0.443ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    G8                                                0.000     5.000 r  tms_i (IN)
                         net (fo=0)                   0.000     5.000    tms_i_IBUF_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.071     6.071 r  tms_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.071    tms_i_IBUF_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     6.071 r  tms_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.649     6.719    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tms_i_IBUF
    SLICE_X86Y320        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.108     6.827 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, routed)           0.023     6.850    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.025    23.028    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C
                         clock pessimism              0.000    23.028    
                         clock uncertainty           -0.701    22.326    
    SLICE_X86Y320        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024    22.350    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 tms_i
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.854ns  (logic 1.160ns (62.560%)  route 0.694ns (37.440%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.029ns (routing 0.582ns, distribution 0.447ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    G8                                                0.000     5.000 r  tms_i (IN)
                         net (fo=0)                   0.000     5.000    tms_i_IBUF_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.071     6.071 r  tms_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.071    tms_i_IBUF_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     6.071 r  tms_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.660     6.731    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tms_i_IBUF
    SLICE_X86Y319        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.089     6.820 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1/O
                         net (fo=1, routed)           0.034     6.854    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1_n_0
    SLICE_X86Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H7                                                0.000    20.000 r  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831    20.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155    21.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    22.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.029    23.032    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C
                         clock pessimism              0.000    23.032    
                         clock uncertainty           -0.701    22.331    
    SLICE_X86Y319        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024    22.355    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         22.355    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                 15.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.076ns (56.716%)  route 0.058ns (43.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Net Delay (Source):      1.014ns (routing 0.582ns, distribution 0.432ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.653ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.014     3.017    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X87Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y323        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.058 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[31]/Q
                         net (fo=1, routed)           0.050     3.108    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/p_0_out[30]
    SLICE_X88Y323        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.035     3.143 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q[30]_i_1/O
                         net (fo=1, routed)           0.008     3.151    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_d[30]
    SLICE_X88Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.160     3.800    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X88Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[30]/C
                         clock pessimism             -0.730     3.070    
    SLICE_X88Y323        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.117    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.059ns (66.292%)  route 0.030ns (33.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.020ns (routing 0.582ns, distribution 0.438ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.653ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.020     3.023    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X87Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y324        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.062 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[5]/Q
                         net (fo=1, routed)           0.024     3.086    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/p_0_out[4]
    SLICE_X87Y324        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     3.106 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q[4]_i_1/O
                         net (fo=1, routed)           0.006     3.112    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_d[4]
    SLICE_X87Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.160     3.800    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X87Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[4]/C
                         clock pessimism             -0.772     3.029    
    SLICE_X87Y324        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.076    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.059ns (66.292%)  route 0.030ns (33.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.020ns (routing 0.582ns, distribution 0.438ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.653ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.020     3.023    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X87Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y324        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.062 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[7]/Q
                         net (fo=1, routed)           0.024     3.086    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/p_0_out[6]
    SLICE_X87Y324        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     3.106 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q[6]_i_1/O
                         net (fo=1, routed)           0.006     3.112    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_d[6]
    SLICE_X87Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.160     3.800    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X87Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[6]/C
                         clock pessimism             -0.772     3.029    
    SLICE_X87Y324        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.076    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[dmireset]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero0]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.063ns (62.573%)  route 0.038ns (37.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Net Delay (Source):      1.035ns (routing 0.582ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.653ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.035     3.038    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[dmireset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y315        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.077 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[dmireset]/Q
                         net (fo=2, routed)           0.029     3.105    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[dmireset]__0
    SLICE_X84Y315        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     3.129 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q[zero0]_i_1/O
                         net (fo=1, routed)           0.009     3.138    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_d7_out
    SLICE_X84Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.179     3.819    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero0]/C
                         clock pessimism             -0.765     3.054    
    SLICE_X84Y315        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.101    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero0]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.082ns (28.801%)  route 0.203ns (71.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Net Delay (Source):      1.638ns (routing 0.963ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.061ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.638     4.037    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X88Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y319        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.097 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[4]/Q
                         net (fo=2, routed)           0.181     4.278    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[2]_0
    SLICE_X90Y319        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.300 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[2]_i_1/O
                         net (fo=1, routed)           0.022     4.322    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[2]
    SLICE_X90Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254     1.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226     3.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.960     5.468    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X90Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/C
                         clock pessimism             -1.244     4.224    
    SLICE_X90Y319        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.284    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][26]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][25]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.815ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Net Delay (Source):      1.033ns (routing 0.582ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.653ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.033     3.036    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X85Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.075 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][26]/Q
                         net (fo=1, routed)           0.024     3.099    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[zero1][25]
    SLICE_X85Y315        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.021     3.120 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q[zero1][25]_i_1/O
                         net (fo=1, routed)           0.007     3.127    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_d[zero1][25]
    SLICE_X85Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.175     3.815    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X85Y315        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][25]/C
                         clock pessimism             -0.773     3.042    
    SLICE_X85Y315        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.089    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[zero1][25]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[version][2]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[version][1]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Net Delay (Source):      1.031ns (routing 0.582ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.653ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.031     3.034    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y317        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[version][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y317        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.072 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[version][2]/Q
                         net (fo=1, routed)           0.025     3.097    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q_reg[version][1]
    SLICE_X84Y317        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     3.119 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_q[version][1]_i_1/O
                         net (fo=1, routed)           0.008     3.127    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_d[version][1]
    SLICE_X84Y317        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[version][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.173     3.813    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y317        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[version][1]/C
                         clock pessimism             -0.773     3.040    
    SLICE_X84Y317        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.087    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dtmcs_q_reg[version][1]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Net Delay (Source):      1.026ns (routing 0.582ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.653ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.026     3.029    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y320        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.067 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/Q
                         net (fo=2, routed)           0.025     3.092    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg_n_0_[13]
    SLICE_X86Y320        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     3.114 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.008     3.122    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.167     3.807    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism             -0.773     3.035    
    SLICE_X86Y320        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.082    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.092ns (45.636%)  route 0.110ns (54.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Net Delay (Source):      1.637ns (routing 0.963ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.867ns (routing 1.061ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.637     4.036    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X86Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y320        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.096 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/Q
                         net (fo=8, routed)           0.101     4.196    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/capture_ir
    SLICE_X85Y319        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.032     4.228 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_2/O
                         net (fo=1, routed)           0.009     4.237    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_d[4]
    SLICE_X85Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254     1.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226     3.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.867     5.375    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X85Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/C
                         clock pessimism             -1.241     4.134    
    SLICE_X85Y319        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.196    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.196    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Net Delay (Source):      1.020ns (routing 0.582ns, distribution 0.438ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.653ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.155     1.986    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.003 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.020     3.023    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X88Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y323        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.060 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[27]/Q
                         net (fo=1, routed)           0.027     3.087    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/p_0_out[26]
    SLICE_X88Y323        LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.023     3.110 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q[26]_i_1/O
                         net (fo=1, routed)           0.008     3.118    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_d[26]
    SLICE_X88Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.160     3.800    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/tck_i_IBUF_BUFG
    SLICE_X88Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[26]/C
                         clock pessimism             -0.771     3.029    
    SLICE_X88Y323        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.076    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tck_i }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         100.000     98.710     BUFGCE_X1Y70   tck_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X84Y316  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X88Y321  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X88Y319  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X88Y319  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X88Y319  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X88Y321  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X88Y321  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y316  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y316  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y321  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y321  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y319  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y319  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y316  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y316  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X84Y314  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y321  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y321  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y319  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X88Y319  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  ref_clk

Setup :          201  Failing Endpoints,  Worst Slack       -0.275ns,  Total Violation      -19.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.610ns  (logic 0.439ns (27.260%)  route 1.171ns (72.740%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 107.237 - 104.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 105.426 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.061ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.288ns (routing 1.268ns, distribution 1.020ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.918   105.426    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   105.505 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/Q
                         net (fo=31, routed)          0.626   106.131    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[35]_repN
    SLICE_X95Y329        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123   106.254 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][13]_i_3/O
                         net (fo=8, routed)           0.266   106.520    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_3
    SLICE_X97Y326        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097   106.617 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_6/O
                         net (fo=1, routed)           0.135   106.752    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_6_n_0
    SLICE_X97Y326        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089   106.841 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_2/O
                         net (fo=1, routed)           0.086   106.927    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_2_n_0
    SLICE_X97Y325        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051   106.978 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_1/O
                         net (fo=2, routed)           0.058   107.036    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/D[5]
    SLICE_X97Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.288   107.237    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X97Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][20]/C
                         clock pessimism              0.000   107.237    
                         clock uncertainty           -0.501   106.736    
    SLICE_X97Y325        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   106.761    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][20]
  -------------------------------------------------------------------
                         required time                        106.761    
                         arrival time                        -107.036    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.600ns  (logic 0.302ns (18.873%)  route 1.298ns (81.127%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 107.228 - 104.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 105.426 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.061ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.268ns, distribution 1.010ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.918   105.426    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   105.505 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/Q
                         net (fo=31, routed)          0.927   106.432    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[35]_repN
    SLICE_X95Y327        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124   106.556 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][1]_i_4/O
                         net (fo=1, routed)           0.089   106.645    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][1]_i_4_n_0
    SLICE_X95Y327        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099   106.744 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][1]_i_1/O
                         net (fo=2, routed)           0.282   107.026    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/D[0]
    SLICE_X95Y326        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.278   107.228    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X95Y326        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][1]/C
                         clock pessimism              0.000   107.228    
                         clock uncertainty           -0.501   106.726    
    SLICE_X95Y326        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025   106.751    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][1]
  -------------------------------------------------------------------
                         required time                        106.751    
                         arrival time                        -107.026    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.608ns  (logic 0.439ns (27.294%)  route 1.169ns (72.706%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 107.237 - 104.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 105.426 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.061ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.288ns (routing 1.268ns, distribution 1.020ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.918   105.426    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   105.505 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/Q
                         net (fo=31, routed)          0.626   106.131    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[35]_repN
    SLICE_X95Y329        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123   106.254 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][13]_i_3/O
                         net (fo=8, routed)           0.266   106.520    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_3
    SLICE_X97Y326        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097   106.617 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_6/O
                         net (fo=1, routed)           0.135   106.752    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_6_n_0
    SLICE_X97Y326        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089   106.841 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_2/O
                         net (fo=1, routed)           0.086   106.927    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_2_n_0
    SLICE_X97Y325        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051   106.978 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][20]_i_1/O
                         net (fo=2, routed)           0.056   107.034    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/D[5]
    SLICE_X97Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.288   107.237    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X97Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][20]/C
                         clock pessimism              0.000   107.237    
                         clock uncertainty           -0.501   106.736    
    SLICE_X97Y325        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025   106.761    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][20]
  -------------------------------------------------------------------
                         required time                        106.761    
                         arrival time                        -107.034    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.522ns  (logic 0.341ns (22.408%)  route 1.181ns (77.592%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 107.151 - 104.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 105.426 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.061ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.201ns (routing 1.268ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.918   105.426    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   105.505 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/Q
                         net (fo=31, routed)          0.626   106.131    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[35]_repN
    SLICE_X95Y329        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123   106.254 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][13]_i_3/O
                         net (fo=8, routed)           0.318   106.573    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][26]_1
    SLICE_X94Y319        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088   106.661 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][27]_i_2/O
                         net (fo=1, routed)           0.086   106.747    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][27]_i_2_n_0
    SLICE_X94Y319        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051   106.798 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][27]_i_1/O
                         net (fo=2, routed)           0.150   106.948    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][27]_i_1_n_0
    SLICE_X95Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.201   107.151    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X95Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][27]/C
                         clock pessimism              0.000   107.151    
                         clock uncertainty           -0.501   106.649    
    SLICE_X95Y319        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025   106.674    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][27]
  -------------------------------------------------------------------
                         required time                        106.674    
                         arrival time                        -106.948    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.475ns  (logic 0.627ns (42.495%)  route 0.848ns (57.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 107.099 - 104.000 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 105.420 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 1.061ns, distribution 0.851ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.268ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.912   105.420    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y328        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y328        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078   105.498 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]_replica/Q
                         net (fo=16, routed)          0.167   105.666    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[37]_repN
    SLICE_X94Y326        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125   105.791 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbdata_q[63]_i_3/O
                         net (fo=40, routed)          0.216   106.006    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]_0
    SLICE_X94Y323        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150   106.156 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][5]_i_3/O
                         net (fo=1, routed)           0.109   106.265    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][5]_i_3_n_0
    SLICE_X94Y324        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150   106.415 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][5]_i_2/O
                         net (fo=1, routed)           0.141   106.556    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][5]_i_2_n_0
    SLICE_X95Y325        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124   106.680 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][5]_i_1/O
                         net (fo=2, routed)           0.215   106.896    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][5]_0
    SLICE_X95Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.150   107.100    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X95Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][5]/C
                         clock pessimism              0.000   107.100    
                         clock uncertainty           -0.501   106.598    
    SLICE_X95Y323        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   106.623    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][5]
  -------------------------------------------------------------------
                         required time                        106.623    
                         arrival time                        -106.896    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][26]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.588ns  (logic 0.375ns (23.615%)  route 1.213ns (76.385%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 107.222 - 104.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 105.426 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.061ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.272ns (routing 1.268ns, distribution 1.004ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.918   105.426    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   105.505 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/Q
                         net (fo=31, routed)          0.626   106.131    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[35]_repN
    SLICE_X95Y329        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123   106.254 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][13]_i_3/O
                         net (fo=8, routed)           0.295   106.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][26]_1
    SLICE_X91Y326        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122   106.671 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_2/O
                         net (fo=1, routed)           0.037   106.708    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_2_n_0
    SLICE_X91Y326        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051   106.759 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_1/O
                         net (fo=2, routed)           0.255   107.014    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_1_n_0
    SLICE_X90Y326        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.272   107.222    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X90Y326        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][26]/C
                         clock pessimism              0.000   107.222    
                         clock uncertainty           -0.501   106.720    
    SLICE_X90Y326        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025   106.745    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][26]
  -------------------------------------------------------------------
                         required time                        106.745    
                         arrival time                        -107.014    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.450ns  (logic 0.345ns (23.801%)  route 1.105ns (76.199%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 107.084 - 104.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 105.425 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.061ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.268ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.917   105.425    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y325        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076   105.501 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[36]/Q
                         net (fo=176, routed)         0.485   105.986    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_sba/Q[1]
    SLICE_X91Y327        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050   106.036 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_sba/gen_normal_fifo.gen_depth_gt1.storage[0][6]_i_7/O
                         net (fo=1, routed)           0.145   106.181    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][6]_i_2_1
    SLICE_X91Y325        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035   106.216 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][6]_i_3/O
                         net (fo=1, routed)           0.151   106.368    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][6]_i_3_n_0
    SLICE_X90Y327        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149   106.517 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][6]_i_2/O
                         net (fo=1, routed)           0.087   106.604    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][6]_i_2_n_0
    SLICE_X90Y325        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035   106.639 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][6]_i_1/O
                         net (fo=2, routed)           0.236   106.875    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][6]_0
    SLICE_X90Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.135   107.084    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X90Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][6]/C
                         clock pessimism              0.000   107.084    
                         clock uncertainty           -0.501   106.583    
    SLICE_X90Y321        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   106.608    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][6]
  -------------------------------------------------------------------
                         required time                        106.608    
                         arrival time                        -106.875    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.449ns  (logic 0.324ns (22.353%)  route 1.125ns (77.647%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -2.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 107.087 - 104.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 105.426 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.061ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.268ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.918   105.426    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   105.505 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/Q
                         net (fo=31, routed)          0.626   106.131    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[35]_repN
    SLICE_X95Y329        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123   106.254 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][13]_i_3/O
                         net (fo=8, routed)           0.174   106.429    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_3
    SLICE_X95Y331        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050   106.479 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][21]_i_6/O
                         net (fo=1, routed)           0.084   106.563    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][21]_i_6_n_0
    SLICE_X95Y330        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035   106.598 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][21]_i_2/O
                         net (fo=1, routed)           0.087   106.685    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][21]_i_2_n_0
    SLICE_X94Y330        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037   106.722 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][21]_i_1/O
                         net (fo=2, routed)           0.154   106.876    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/D[6]
    SLICE_X95Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.138   107.088    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X95Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][21]/C
                         clock pessimism              0.000   107.088    
                         clock uncertainty           -0.501   106.586    
    SLICE_X95Y330        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   106.611    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[1][21]
  -------------------------------------------------------------------
                         required time                        106.611    
                         arrival time                        -106.876    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.451ns  (logic 0.335ns (23.081%)  route 1.116ns (76.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 107.089 - 104.000 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 105.420 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 1.061ns, distribution 0.851ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.268ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.912   105.420    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y328        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y328        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078   105.498 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]_replica/Q
                         net (fo=16, routed)          0.165   105.663    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[37]_repN
    SLICE_X94Y326        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098   105.761 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][27]_i_5/O
                         net (fo=48, routed)          0.672   106.433    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_2
    SLICE_X95Y329        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124   106.557 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][25]_i_2/O
                         net (fo=1, routed)           0.040   106.597    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][25]_i_2_n_0
    SLICE_X95Y329        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035   106.632 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][25]_i_1/O
                         net (fo=2, routed)           0.239   106.871    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][25]_0
    SLICE_X95Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.139   107.089    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X95Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][25]/C
                         clock pessimism              0.000   107.089    
                         clock uncertainty           -0.501   106.587    
    SLICE_X95Y329        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025   106.612    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][25]
  -------------------------------------------------------------------
                         required time                        106.612    
                         arrival time                        -106.871    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        1.486ns  (logic 0.375ns (25.236%)  route 1.111ns (74.764%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -2.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 107.135 - 104.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 105.426 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.061ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.185ns (routing 1.268ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.918   105.426    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   105.505 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_replica/Q
                         net (fo=31, routed)          0.626   106.131    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[35]_repN
    SLICE_X95Y329        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123   106.254 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/gen_normal_fifo.gen_depth_gt1.storage[0][13]_i_3/O
                         net (fo=8, routed)           0.295   106.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][26]_1
    SLICE_X91Y326        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122   106.671 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_2/O
                         net (fo=1, routed)           0.037   106.708    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_2_n_0
    SLICE_X91Y326        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051   106.759 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_1/O
                         net (fo=2, routed)           0.153   106.912    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage[0][26]_i_1_n_0
    SLICE_X90Y326        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.185   107.135    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/clk_sys_BUFG
    SLICE_X90Y326        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][26]/C
                         clock pessimism              0.000   107.135    
                         clock uncertainty           -0.501   106.633    
    SLICE_X90Y326        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025   106.658    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][26]
  -------------------------------------------------------------------
                         required time                        106.658    
                         arrival time                        -106.912    
  -------------------------------------------------------------------
                         slack                                 -0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.082ns (34.916%)  route 0.153ns (65.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.705ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.705ns (routing 0.963ns, distribution 0.742ns)
  Clock Net Delay (Destination): 2.573ns (routing 1.391ns, distribution 1.182ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.705     4.104    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y322        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.164 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[22]/Q
                         net (fo=8, routed)           0.123     4.287    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/Q[22]
    SLICE_X93Y323        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     4.309 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[22]_i_1/O
                         net (fo=1, routed)           0.030     4.339    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[22]_i_1_n_0
    SLICE_X93Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.573     3.705    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[22]/C
                         clock pessimism              0.000     3.705    
                         clock uncertainty            0.501     4.206    
    SLICE_X93Y323        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     4.266    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.093ns (36.833%)  route 0.159ns (63.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.963ns, distribution 0.739ns)
  Clock Net Delay (Destination): 2.574ns (routing 1.391ns, distribution 1.183ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.702     4.101    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.159 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[13]/Q
                         net (fo=8, routed)           0.123     4.283    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/Q[13]
    SLICE_X93Y323        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     4.318 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[13]_i_1/O
                         net (fo=1, routed)           0.036     4.354    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[13]_i_1_n_0
    SLICE_X93Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.574     3.706    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[13]/C
                         clock pessimism              0.000     3.706    
                         clock uncertainty            0.501     4.207    
    SLICE_X93Y323        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.267    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.267    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.093ns (37.448%)  route 0.155ns (62.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.963ns, distribution 0.723ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.391ns, distribution 1.163ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.686     4.085    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X93Y332        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y332        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.143 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[17]/Q
                         net (fo=7, routed)           0.119     4.262    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/Q[17]
    SLICE_X93Y329        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     4.297 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[17]_i_1/O
                         net (fo=1, routed)           0.036     4.333    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[17]_i_1_n_0
    SLICE_X93Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.554     3.686    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[17]/C
                         clock pessimism              0.000     3.686    
                         clock uncertainty            0.501     4.187    
    SLICE_X93Y329        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.247    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.742%)  route 0.089ns (52.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.963ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.391ns, distribution 1.096ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.708     4.107    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X97Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y323        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.166 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[27]/Q
                         net (fo=7, routed)           0.065     4.230    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[27]
    SLICE_X97Y322        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     4.252 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[27]_i_1/O
                         net (fo=1, routed)           0.024     4.276    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q[27]
    SLICE_X97Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.487     3.619    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X97Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[27]/C
                         clock pessimism              0.000     3.619    
                         clock uncertainty            0.501     4.120    
    SLICE_X97Y322        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.180    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.872%)  route 0.091ns (53.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.963ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.391ns, distribution 1.096ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.708     4.107    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X97Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y323        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.165 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[26]/Q
                         net (fo=7, routed)           0.069     4.234    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[26]
    SLICE_X97Y322        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     4.256 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[26]_i_1/O
                         net (fo=1, routed)           0.022     4.278    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q[26]
    SLICE_X97Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.487     3.619    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X97Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[26]/C
                         clock pessimism              0.000     3.619    
                         clock uncertainty            0.501     4.120    
    SLICE_X97Y322        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.180    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/progbuf_q_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.080ns (28.219%)  route 0.203ns (71.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.963ns, distribution 0.724ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.391ns, distribution 1.180ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.687     4.086    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X91Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y325        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.144 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[2]/Q
                         net (fo=7, routed)           0.040     4.184    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/Q[2]
    SLICE_X91Y325        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     4.206 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/command_q[control][2]_i_1/O
                         net (fo=9, routed)           0.164     4.370    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/command_q[control][2]_i_1_n_0
    SLICE_X93Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/progbuf_q_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.571     3.703    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/progbuf_q_reg[6][2]/C
                         clock pessimism              0.000     3.703    
                         clock uncertainty            0.501     4.204    
    SLICE_X93Y325        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     4.266    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/progbuf_q_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.139ns (50.351%)  route 0.137ns (49.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.963ns, distribution 0.739ns)
  Clock Net Delay (Destination): 2.572ns (routing 1.391ns, distribution 1.181ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.702     4.101    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.159 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[12]/Q
                         net (fo=8, routed)           0.101     4.260    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/Q[12]
    SLICE_X93Y324        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     4.341 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[12]_i_1/O
                         net (fo=1, routed)           0.036     4.377    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[12]_i_1_n_0
    SLICE_X93Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.572     3.704    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[12]/C
                         clock pessimism              0.000     3.704    
                         clock uncertainty            0.501     4.205    
    SLICE_X93Y324        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.265    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           4.377    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.152ns (54.308%)  route 0.128ns (45.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.701ns (routing 0.963ns, distribution 0.738ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.391ns, distribution 1.180ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.701     4.100    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y325        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.159 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[20]/Q
                         net (fo=7, routed)           0.093     4.252    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/Q[20]
    SLICE_X93Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.093     4.345 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[20]_i_1/O
                         net (fo=1, routed)           0.035     4.380    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[20]_i_1_n_0
    SLICE_X93Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.571     3.703    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[20]/C
                         clock pessimism              0.000     3.703    
                         clock uncertainty            0.501     4.204    
    SLICE_X93Y325        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.264    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.264    
                         arrival time                           4.380    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.080ns (42.800%)  route 0.107ns (57.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.963ns, distribution 0.748ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.391ns, distribution 1.093ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.711     4.110    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X96Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.168 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[14]/Q
                         net (fo=8, routed)           0.072     4.240    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[14]
    SLICE_X96Y321        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     4.262 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[14]_i_1/O
                         net (fo=1, routed)           0.035     4.297    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q[14]
    SLICE_X96Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.484     3.616    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X96Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[14]/C
                         clock pessimism              0.000     3.616    
                         clock uncertainty            0.501     4.117    
    SLICE_X96Y321        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.177    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.115ns (39.869%)  route 0.173ns (60.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.705ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.963ns, distribution 0.739ns)
  Clock Net Delay (Destination): 2.573ns (routing 1.391ns, distribution 1.182ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.702     4.101    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/tck_i_IBUF_BUFG
    SLICE_X94Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y324        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.159 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[7]/Q
                         net (fo=7, routed)           0.147     4.306    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/Q[7]
    SLICE_X93Y323        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.057     4.363 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[7]_i_1/O
                         net (fo=1, routed)           0.026     4.389    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q[7]_i_1_n_0
    SLICE_X93Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.573     3.705    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X93Y323        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[7]/C
                         clock pessimism              0.000     3.705    
                         clock uncertainty            0.501     4.206    
    SLICE_X93Y323        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.266    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  tck

Setup :           37  Failing Endpoints,  Worst Slack       -1.400ns,  Total Violation      -43.331ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.595ns  (logic 0.168ns (3.003%)  route 5.427ns (96.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 104.140 - 100.000 ) 
    Source Clock Delay      (SCD):    3.469ns = ( 99.469 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.337ns (routing 1.391ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.963ns, distribution 0.778ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.337    99.469    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X91Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y321        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    99.548 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[4]/Q
                         net (fo=1, routed)           5.378   104.926    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[4]
    SLICE_X90Y319        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089   105.015 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[2]_i_1/O
                         net (fo=1, routed)           0.049   105.064    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[2]
    SLICE_X90Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.741   104.140    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X90Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/C
                         clock pessimism              0.000   104.140    
                         clock uncertainty           -0.501   103.639    
    SLICE_X90Y319        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025   103.664    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                        103.664    
                         arrival time                        -105.064    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.442ns  (logic 0.131ns (2.407%)  route 5.311ns (97.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 104.034 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns = ( 99.490 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.391ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.963ns, distribution 0.672ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.358    99.490    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X91Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y322        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.569 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[20]/Q
                         net (fo=1, routed)           5.252   104.821    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[20]
    SLICE_X88Y322        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052   104.873 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[18]_i_1/O
                         net (fo=1, routed)           0.059   104.932    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[18]
    SLICE_X88Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.635   104.034    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X88Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[18]/C
                         clock pessimism              0.000   104.034    
                         clock uncertainty           -0.501   103.533    
    SLICE_X88Y322        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025   103.558    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[18]
  -------------------------------------------------------------------
                         required time                        103.558    
                         arrival time                        -104.932    
  -------------------------------------------------------------------
                         slack                                 -1.374    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.380ns  (logic 0.130ns (2.416%)  route 5.250ns (97.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 104.111 - 100.000 ) 
    Source Clock Delay      (SCD):    3.523ns = ( 99.523 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 1.391ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.963ns, distribution 0.749ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.391    99.523    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X90Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y321        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.602 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[13]/Q
                         net (fo=1, routed)           5.178   104.780    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[13]
    SLICE_X89Y320        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051   104.831 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[11]_i_1/O
                         net (fo=1, routed)           0.072   104.903    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[11]
    SLICE_X89Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.712   104.111    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X89Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[11]/C
                         clock pessimism              0.000   104.111    
                         clock uncertainty           -0.501   103.610    
    SLICE_X89Y320        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025   103.635    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                        103.635    
                         arrival time                        -104.903    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.394ns  (logic 0.178ns (3.300%)  route 5.216ns (96.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 104.103 - 100.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 99.475 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.343ns (routing 1.391ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.963ns, distribution 0.741ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.343    99.475    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y330        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.554 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/Q
                         net (fo=33, routed)          5.144   104.697    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/dmi_resp[resp][1]
    SLICE_X89Y319        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099   104.796 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[0]_i_1/O
                         net (fo=1, routed)           0.072   104.868    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[0]
    SLICE_X89Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.704   104.103    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X89Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/C
                         clock pessimism              0.000   104.103    
                         clock uncertainty           -0.501   103.602    
    SLICE_X89Y319        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025   103.627    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -104.868    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.236ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.319ns  (logic 0.227ns (4.268%)  route 5.092ns (95.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 104.034 - 100.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 99.475 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.343ns (routing 1.391ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.963ns, distribution 0.672ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.343    99.475    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y330        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.554 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/Q
                         net (fo=33, routed)          5.037   104.590    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/dmi_resp[resp][1]
    SLICE_X88Y322        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148   104.738 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[20]_i_1/O
                         net (fo=1, routed)           0.055   104.793    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[20]
    SLICE_X88Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.635   104.034    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X88Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[20]/C
                         clock pessimism              0.000   104.034    
                         clock uncertainty           -0.501   103.533    
    SLICE_X88Y322        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   103.558    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[20]
  -------------------------------------------------------------------
                         required time                        103.558    
                         arrival time                        -104.793    
  -------------------------------------------------------------------
                         slack                                 -1.236    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.333ns  (logic 0.334ns (6.263%)  route 4.999ns (93.737%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns = ( 104.049 - 100.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 99.475 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.343ns (routing 1.391ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.963ns, distribution 0.687ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.343    99.475    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y330        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.554 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/Q
                         net (fo=33, routed)          2.575   102.128    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/dmi_resp[resp][0]
    SLICE_X84Y317        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039   102.167 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/dr_q[1]_i_3/O
                         net (fo=1, routed)           1.226   103.393    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/error_q_reg[0]_0
    SLICE_X84Y317        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150   103.543 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dr_q[1]_i_2/O
                         net (fo=3, routed)           1.169   104.712    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dr_q[1]_i_2_n_0
    SLICE_X84Y318        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066   104.778 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dr_q[0]_i_1/O
                         net (fo=1, routed)           0.030   104.808    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_d[0]
    SLICE_X84Y318        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.650   104.049    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y318        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[0]/C
                         clock pessimism              0.000   104.049    
                         clock uncertainty           -0.501   103.548    
    SLICE_X84Y318        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025   103.573    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        103.573    
                         arrival time                        -104.808    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.233ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.385ns  (logic 0.177ns (3.287%)  route 5.208ns (96.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 104.103 - 100.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 99.475 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.343ns (routing 1.391ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.963ns, distribution 0.741ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.343    99.475    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y330        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.554 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/Q
                         net (fo=33, routed)          5.142   104.695    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/dmi_resp[resp][1]
    SLICE_X89Y319        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098   104.793 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[12]_i_1/O
                         net (fo=1, routed)           0.066   104.859    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[12]
    SLICE_X89Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.704   104.103    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X89Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[12]/C
                         clock pessimism              0.000   104.103    
                         clock uncertainty           -0.501   103.602    
    SLICE_X89Y319        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025   103.627    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -104.859    
  -------------------------------------------------------------------
                         slack                                 -1.233    

Slack (VIOLATED) :        -1.219ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.313ns  (logic 0.169ns (3.181%)  route 5.144ns (96.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 104.044 - 100.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 99.475 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.343ns (routing 1.391ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.963ns, distribution 0.682ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.343    99.475    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y330        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y330        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.554 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[1]/Q
                         net (fo=33, routed)          5.093   104.646    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/dmi_resp[resp][1]
    SLICE_X85Y318        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090   104.736 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[23]_i_1/O
                         net (fo=1, routed)           0.051   104.787    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[23]
    SLICE_X85Y318        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.645   104.044    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X85Y318        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]/C
                         clock pessimism              0.000   104.044    
                         clock uncertainty           -0.501   103.543    
    SLICE_X85Y318        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   103.568    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                        103.568    
                         arrival time                        -104.787    
  -------------------------------------------------------------------
                         slack                                 -1.219    

Slack (VIOLATED) :        -1.216ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.229ns  (logic 0.166ns (3.175%)  route 5.063ns (96.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 104.037 - 100.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 99.548 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 1.391ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.963ns, distribution 0.675ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.416    99.548    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X89Y324        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y324        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    99.626 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[23]/Q
                         net (fo=1, routed)           4.991   104.617    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[23]
    SLICE_X88Y320        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088   104.705 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[21]_i_1/O
                         net (fo=1, routed)           0.072   104.777    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[21]
    SLICE_X88Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.638   104.037    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X88Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[21]/C
                         clock pessimism              0.000   104.037    
                         clock uncertainty           -0.501   103.536    
    SLICE_X88Y320        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025   103.561    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[21]
  -------------------------------------------------------------------
                         required time                        103.561    
                         arrival time                        -104.777    
  -------------------------------------------------------------------
                         slack                                 -1.216    

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tck rise@100.000ns - ref_clk rise@96.000ns)
  Data Path Delay:        5.303ns  (logic 0.118ns (2.225%)  route 5.185ns (97.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 104.100 - 100.000 ) 
    Source Clock Delay      (SCD):    3.529ns = ( 99.529 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.391ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.963ns, distribution 0.738ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)   96.000    96.000 r  
    F23                                               0.000    96.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100    96.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631    96.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    96.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    96.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    97.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    97.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.397    99.529    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X90Y325        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y325        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    99.608 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[12]/Q
                         net (fo=1, routed)           5.127   104.735    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[12]
    SLICE_X89Y321        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039   104.774 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[10]_i_1/O
                         net (fo=1, routed)           0.058   104.832    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[10]
    SLICE_X89Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831   100.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544   102.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.701   104.100    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X89Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[10]/C
                         clock pessimism              0.000   104.100    
                         clock uncertainty           -0.501   103.599    
    SLICE_X89Y321        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025   103.624    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                        103.624    
                         arrival time                        -104.832    
  -------------------------------------------------------------------
                         slack                                 -1.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.099ns (3.944%)  route 2.411ns (96.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.751ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.653ns, distribution 0.514ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.278     1.854    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y320        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.893 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[7]/Q
                         net (fo=1, routed)           2.393     4.286    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[7]
    SLICE_X88Y320        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.060     4.346 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[5]_i_1/O
                         net (fo=1, routed)           0.018     4.364    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[5]
    SLICE_X88Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.167     3.807    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X88Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[5]/C
                         clock pessimism              0.000     3.807    
                         clock uncertainty            0.501     4.308    
    SLICE_X88Y320        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     4.354    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.354    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.079ns (3.078%)  route 2.488ns (96.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.751ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.653ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.278     1.854    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y320        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.893 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[9]/Q
                         net (fo=1, routed)           2.464     4.357    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[9]
    SLICE_X89Y320        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     4.397 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[7]_i_1/O
                         net (fo=1, routed)           0.024     4.421    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[7]
    SLICE_X89Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.218     3.858    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X89Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty            0.501     4.359    
    SLICE_X89Y320        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     4.405    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.053ns (2.068%)  route 2.510ns (97.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.751ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.653ns, distribution 0.554ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.277     1.853    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X91Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y321        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.892 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[24]/Q
                         net (fo=1, routed)           2.489     4.381    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[24]
    SLICE_X89Y321        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     4.395 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[22]_i_1/O
                         net (fo=1, routed)           0.021     4.416    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[22]
    SLICE_X89Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.207     3.847    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X89Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[22]/C
                         clock pessimism              0.000     3.847    
                         clock uncertainty            0.501     4.348    
    SLICE_X89Y321        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     4.394    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.090ns (3.552%)  route 2.444ns (96.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.265ns (routing 0.751ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.653ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.265     1.842    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X90Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y331        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.881 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[19]/Q
                         net (fo=1, routed)           2.423     4.304    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[19]
    SLICE_X88Y322        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.051     4.355 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[17]_i_1/O
                         net (fo=1, routed)           0.021     4.376    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[17]
    SLICE_X88Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.165     3.805    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X88Y322        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[17]/C
                         clock pessimism              0.000     3.805    
                         clock uncertainty            0.501     4.306    
    SLICE_X88Y322        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     4.352    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.053ns (2.066%)  route 2.512ns (97.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.303ns (routing 0.751ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.653ns, distribution 0.561ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.303     1.879    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X90Y321        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y321        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.918 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[6]/Q
                         net (fo=1, routed)           2.496     4.414    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[6]
    SLICE_X90Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     4.428 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[4]_i_1/O
                         net (fo=1, routed)           0.016     4.444    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[4]
    SLICE_X90Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.214     3.854    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X90Y320        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[4]/C
                         clock pessimism              0.000     3.854    
                         clock uncertainty            0.501     4.355    
    SLICE_X90Y320        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     4.401    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.401    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.054ns (2.048%)  route 2.583ns (97.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.233ns (routing 0.751ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.653ns, distribution 0.520ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.233     1.810    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X88Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y329        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.849 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[25]/Q
                         net (fo=1, routed)           2.566     4.415    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[25]
    SLICE_X85Y318        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     4.430 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[23]_i_1/O
                         net (fo=1, routed)           0.017     4.447    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[23]
    SLICE_X85Y318        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.173     3.813    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X85Y318        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]/C
                         clock pessimism              0.000     3.813    
                         clock uncertainty            0.501     4.314    
    SLICE_X85Y318        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.360    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.099ns (3.784%)  route 2.517ns (96.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.817ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.751ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.653ns, distribution 0.524ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.273     1.850    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y331        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y331        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.889 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[29]/Q
                         net (fo=1, routed)           2.496     4.385    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[29]
    SLICE_X84Y319        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.060     4.445 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[27]_i_1/O
                         net (fo=1, routed)           0.021     4.466    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[27]
    SLICE_X84Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.177     3.817    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[27]/C
                         clock pessimism              0.000     3.817    
                         clock uncertainty            0.501     4.318    
    SLICE_X84Y319        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     4.364    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.466    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.088ns (3.410%)  route 2.493ns (96.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.804ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.751ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.653ns, distribution 0.511ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.299     1.876    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X89Y326        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y326        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.914 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[26]/Q
                         net (fo=1, routed)           2.477     4.391    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[26]
    SLICE_X87Y319        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     4.441 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[24]_i_1/O
                         net (fo=1, routed)           0.016     4.457    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[24]
    SLICE_X87Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.164     3.804    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X87Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[24]/C
                         clock pessimism              0.000     3.804    
                         clock uncertainty            0.501     4.306    
    SLICE_X87Y319        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     4.352    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.098ns (3.778%)  route 2.496ns (96.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.817ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.751ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.653ns, distribution 0.524ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.301     1.878    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X90Y328        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y328        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.917 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[28]/Q
                         net (fo=1, routed)           2.472     4.389    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[28]
    SLICE_X84Y319        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.059     4.448 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[26]_i_1/O
                         net (fo=1, routed)           0.024     4.472    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[26]
    SLICE_X84Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.177     3.817    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X84Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[26]/C
                         clock pessimism              0.000     3.817    
                         clock uncertainty            0.501     4.318    
    SLICE_X84Y319        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     4.364    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.098ns (3.752%)  route 2.514ns (96.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.804ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.751ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.653ns, distribution 0.511ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.274     1.851    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys_BUFG
    SLICE_X92Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y319        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.890 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[27]/Q
                         net (fo=1, routed)           2.497     4.387    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg_n_0_[27]
    SLICE_X87Y319        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.059     4.446 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[25]_i_1/O
                         net (fo=1, routed)           0.017     4.463    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[25]
    SLICE_X87Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.546     2.621    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.640 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.164     3.804    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/tck_i_IBUF_BUFG
    SLICE_X87Y319        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[25]/C
                         clock pessimism              0.000     3.804    
                         clock uncertainty            0.501     4.306    
    SLICE_X87Y319        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     4.352    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.463    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.080ns (2.010%)  route 3.899ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 11.523 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.934ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.899     7.528    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/ndmreset_req
    SLICE_X70Y282        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.628    11.523    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X70Y282        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                         clock pessimism              0.142    11.665    
                         clock uncertainty           -0.035    11.629    
    SLICE_X70Y282        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.563    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.080ns (2.022%)  route 3.877ns (97.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 11.528 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.934ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.877     7.505    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/ndmreset_req
    SLICE_X70Y283        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.634    11.528    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X70Y283        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]/C
                         clock pessimism              0.142    11.670    
                         clock uncertainty           -0.035    11.635    
    SLICE_X70Y283        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.569    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.080ns (2.023%)  route 3.874ns (97.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 11.527 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.934ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.874     7.502    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/ndmreset_req
    SLICE_X70Y283        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.633    11.527    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X70Y283        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]/C
                         clock pessimism              0.142    11.669    
                         clock uncertainty           -0.035    11.634    
    SLICE_X70Y283        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.568    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/handle_misaligned_q_reg/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.080ns (2.101%)  route 3.727ns (97.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 11.523 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.934ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.727     7.356    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/ndmreset_req
    SLICE_X70Y284        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/handle_misaligned_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.628    11.523    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X70Y284        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/handle_misaligned_q_reg/C
                         clock pessimism              0.142    11.665    
                         clock uncertainty           -0.035    11.629    
    SLICE_X70Y284        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.563    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/handle_misaligned_q_reg
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.080ns (2.122%)  route 3.690ns (97.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 11.538 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.934ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.690     7.319    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/ndmreset_req
    SLICE_X86Y279        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.644    11.538    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X86Y279        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]/C
                         clock pessimism              0.142    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X86Y279        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.579    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.080ns (2.130%)  route 3.675ns (97.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 11.534 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.934ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.675     7.304    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/ndmreset_req
    SLICE_X87Y279        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.640    11.534    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X87Y279        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]/C
                         clock pessimism              0.142    11.676    
                         clock uncertainty           -0.035    11.641    
    SLICE_X87Y279        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.575    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][10]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.080ns (2.193%)  route 3.569ns (97.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 11.538 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.934ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.569     7.197    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/ndmreset_req
    SLICE_X81Y277        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.643    11.538    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X81Y277        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][10]/C
                         clock pessimism              0.142    11.680    
                         clock uncertainty           -0.035    11.644    
    SLICE_X81Y277        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.578    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][16]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.080ns (2.193%)  route 3.569ns (97.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 11.538 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.934ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.569     7.197    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/ndmreset_req
    SLICE_X81Y277        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.643    11.538    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X81Y277        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][16]/C
                         clock pessimism              0.142    11.680    
                         clock uncertainty           -0.035    11.644    
    SLICE_X81Y277        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.578    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][16]
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][11]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.080ns (2.202%)  route 3.554ns (97.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 11.534 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.934ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.554     7.182    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/ndmreset_req
    SLICE_X82Y277        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.639    11.534    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X82Y277        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][11]/C
                         clock pessimism              0.142    11.676    
                         clock uncertainty           -0.035    11.640    
    SLICE_X82Y277        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.574    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][15]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk rise@8.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.080ns (2.202%)  route 3.554ns (97.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 11.534 - 8.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.391ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.934ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.417     3.549    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.629 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        3.554     7.182    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/ndmreset_req
    SLICE_X82Y277        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    8.000     8.000 r  
    F23                                               0.000     8.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     8.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.895     9.535    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     9.558 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.313     9.871    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.895 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.639    11.534    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X82Y277        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][15]/C
                         clock pessimism              0.142    11.676    
                         clock uncertainty           -0.035    11.640    
    SLICE_X82Y277        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.574    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][15]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  4.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[28]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.060ns (4.364%)  route 1.315ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      2.143ns (routing 1.268ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.020ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.143     3.093    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.153 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        1.315     4.467    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/ndmreset_req
    SLICE_X78Y253        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.860     4.478    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/clk
    SLICE_X78Y253        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[28]/C
                         clock pessimism             -0.142     4.336    
    SLICE_X78Y253        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.032     4.304    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[9]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.060ns (4.364%)  route 1.315ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      2.143ns (routing 1.268ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.020ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.143     3.093    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.153 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        1.315     4.467    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/ndmreset_req
    SLICE_X78Y253        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.860     4.478    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/clk
    SLICE_X78Y253        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[9]/C
                         clock pessimism             -0.142     4.336    
    SLICE_X78Y253        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.032     4.304    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.060ns (4.364%)  route 1.315ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      2.143ns (routing 1.268ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.020ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.143     3.093    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.153 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        1.315     4.467    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/ndmreset_req
    SLICE_X78Y253        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.860     4.478    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/clk
    SLICE_X78Y253        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/C
                         clock pessimism             -0.142     4.336    
    SLICE_X78Y253        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.032     4.304    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.060ns (4.364%)  route 1.315ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      2.143ns (routing 1.268ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.020ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.143     3.093    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys_BUFG
    SLICE_X94Y329        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.153 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=1114, routed)        1.315     4.467    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/ndmreset_req
    SLICE_X78Y253        FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.358     2.139    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X0Y271         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.175 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_6/O
                         net (fo=1, routed)           0.415     2.590    u_ibex_demo_system_n_78
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.618 r  valid_q_reg[2]_i_2/O
    X2Y4 (CLOCK_ROOT)    net (fo=1448, routed)        1.860     4.478    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/clk
    SLICE_X78Y253        FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/C
                         clock pessimism             -0.142     4.336    
    SLICE_X78Y253        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.032     4.304    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.760%)  route 0.181ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.239ns (routing 0.751ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.837ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.239     1.816    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.855 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=13, routed)          0.181     2.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_33
    SLICE_X86Y313        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.502 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.552    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.733    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.752 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.410     2.162    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys_BUFG
    SLICE_X86Y313        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]/C
                         clock pessimism             -0.287     1.875    
    SLICE_X86Y313        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.855    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[1]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.760%)  route 0.181ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.239ns (routing 0.751ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.837ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.239     1.816    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.855 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=13, routed)          0.181     2.035    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_33
    SLICE_X86Y313        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.502 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.552    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.733    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.752 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.410     2.162    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys_BUFG
    SLICE_X86Y313        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[1]/C
                         clock pessimism             -0.287     1.875    
    SLICE_X86Y313        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.855    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.dst_fsm_q_reg/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.594%)  route 0.211ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.239ns (routing 0.751ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.837ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.239     1.816    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.855 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=13, routed)          0.211     2.066    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/q_o_reg[0]
    SLICE_X86Y314        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.dst_fsm_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.502 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.552    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.733    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.752 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.410     2.162    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/clk_sys_BUFG
    SLICE_X86Y314        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.dst_fsm_q_reg/C
                         clock pessimism             -0.287     1.875    
    SLICE_X86Y314        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.855    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.dst_fsm_q_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.594%)  route 0.211ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.239ns (routing 0.751ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.837ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.239     1.816    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.855 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=13, routed)          0.211     2.066    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_33
    SLICE_X86Y314        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.502 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.552    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.733    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.752 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.410     2.162    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys_BUFG
    SLICE_X86Y314        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/C
                         clock pessimism             -0.287     1.875    
    SLICE_X86Y314        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.855    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.039ns (15.657%)  route 0.210ns (84.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.239ns (routing 0.751ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.837ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.239     1.816    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.855 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=13, routed)          0.210     2.065    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]_1
    SLICE_X86Y314        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.502 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.552    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.733    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.752 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.408     2.160    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X86Y314        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/C
                         clock pessimism             -0.287     1.873    
    SLICE_X86Y314        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.853    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.039ns (15.657%)  route 0.210ns (84.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.239ns (routing 0.751ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.837ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.239     1.816    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.855 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=13, routed)          0.210     2.065    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]_1
    SLICE_X86Y314        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.502 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.552    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.733    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.752 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.408     2.160    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X86Y314        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                         clock pessimism             -0.287     1.873    
    SLICE_X86Y314        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.853    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tck
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        0.371ns  (logic 0.077ns (20.755%)  route 0.294ns (79.245%))
  Logic Levels:           0  
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 106.979 - 104.000 ) 
    Source Clock Delay      (SCD):    5.364ns = ( 105.364 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 1.061ns, distribution 0.795ns)
  Clock Net Delay (Destination): 2.029ns (routing 1.268ns, distribution 0.761ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.856   105.364    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/tck_i_IBUF_BUFG
    SLICE_X83Y312        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   105.441 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/Q
                         net (fo=2, routed)           0.294   105.735    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/jtag_combined_rstn
    SLICE_X83Y312        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.029   106.979    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/C
                         clock pessimism              0.000   106.979    
                         clock uncertainty           -0.501   106.477    
    SLICE_X83Y312        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066   106.411    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]
  -------------------------------------------------------------------
                         required time                        106.411    
                         arrival time                        -105.735    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (ref_clk rise@104.000ns - tck rise@100.000ns)
  Data Path Delay:        0.371ns  (logic 0.077ns (20.755%)  route 0.294ns (79.245%))
  Logic Levels:           0  
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 106.979 - 104.000 ) 
    Source Clock Delay      (SCD):    5.364ns = ( 105.364 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 1.061ns, distribution 0.795ns)
  Clock Net Delay (Destination): 2.029ns (routing 1.268ns, distribution 0.761ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H7                                                0.000   100.000 r  tck_i (IN)
                         net (fo=0)                   0.000   100.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.254   101.254 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   101.254    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   101.254 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226   103.480    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   103.508 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.856   105.364    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/tck_i_IBUF_BUFG
    SLICE_X83Y312        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   105.441 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/Q
                         net (fo=2, routed)           0.294   105.735    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]_2
    SLICE_X83Y312        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)  104.000   104.000 r  
    F23                                               0.000   104.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079   104.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   104.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   104.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   104.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286   104.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   104.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.029   106.979    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                         clock pessimism              0.000   106.979    
                         clock uncertainty           -0.501   106.477    
    SLICE_X83Y312        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066   106.411    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]
  -------------------------------------------------------------------
                         required time                        106.411    
                         arrival time                        -105.735    
  -------------------------------------------------------------------
                         slack                                  0.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.058ns (24.681%)  route 0.177ns (75.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.647ns (routing 0.963ns, distribution 0.684ns)
  Clock Net Delay (Destination): 2.270ns (routing 1.391ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.647     4.046    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/tck_i_IBUF_BUFG
    SLICE_X83Y312        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.104 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/Q
                         net (fo=2, routed)           0.177     4.281    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/jtag_combined_rstn
    SLICE_X83Y312        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.270     3.402    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.501     3.903    
    SLICE_X83Y312        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     3.871    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.058ns (24.681%)  route 0.177ns (75.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.647ns (routing 0.963ns, distribution 0.684ns)
  Clock Net Delay (Destination): 2.270ns (routing 1.391ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H7                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i_IBUF_inst/I
    H7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.831     0.831 r  tck_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.831    tck_i_IBUF_inst/OUT
    H7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.831 r  tck_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.544     2.375    tck_i_IBUF
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.399 r  tck_i_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=231, routed)         1.647     4.046    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/tck_i_IBUF_BUFG
    SLICE_X83Y312        FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.104 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn_reg/Q
                         net (fo=2, routed)           0.177     4.281    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]_2
    SLICE_X83Y312        FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.270     3.402    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys_BUFG
    SLICE_X83Y312        FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.501     3.903    
    SLICE_X83Y312        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.032     3.871    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.410    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ref_clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.569ns  (logic 2.924ns (63.998%)  route 1.645ns (36.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 1.391ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.256     3.388    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y295        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y295        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.468 r  u_ibex_demo_system/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.645     5.113    lopt_7
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.844     7.957 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.957    LED[3]
    B5                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.459ns  (logic 3.021ns (67.756%)  route 1.438ns (32.244%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.391ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.291     3.423    u_ibex_demo_system/u_spi/u_spi_host/clk_sys_BUFG
    SLICE_X94Y274        FDRE                                         r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y274        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.501 r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[1]/Q
                         net (fo=16, routed)          0.238     3.738    u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[1]_0
    SLICE_X94Y276        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.890 r  u_ibex_demo_system/u_spi/u_spi_host/SPI_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.200     5.090    SPI_TX_OBUF
    L8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.791     7.881 r  SPI_TX_OBUF_inst/O
                         net (fo=0)                   0.000     7.881    SPI_TX
    L8                                                                r  SPI_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISP_CTRL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.443ns  (logic 2.856ns (64.282%)  route 1.587ns (35.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 1.391ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.256     3.388    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y294        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.468 r  u_ibex_demo_system/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.587     5.055    lopt_3
    M10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.776     7.831 r  DISP_CTRL_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.831    DISP_CTRL[3]
    M10                                                               r  DISP_CTRL[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISP_CTRL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 2.873ns (68.483%)  route 1.322ns (31.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 1.391ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.256     3.388    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y293        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.465 r  u_ibex_demo_system/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.322     4.787    lopt_1
    K9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.796     7.582 r  DISP_CTRL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.582    DISP_CTRL[1]
    K9                                                                r  DISP_CTRL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.124ns  (logic 2.908ns (70.516%)  route 1.216ns (29.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.391ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.255     3.387    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X79Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.467 r  u_ibex_demo_system/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.216     4.683    lopt_5
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.828     7.511 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.511    LED[1]
    D6                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.119ns  (logic 2.925ns (71.010%)  route 1.194ns (28.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.254ns (routing 1.391ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.254     3.386    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y294        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.462 r  u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.194     4.656    lopt_6
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.849     7.504 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.504    LED[2]
    A5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISP_CTRL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.104ns  (logic 2.872ns (69.981%)  route 1.232ns (30.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.254ns (routing 1.391ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.254     3.386    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y294        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.462 r  u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.232     4.694    lopt
    J9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.796     7.490 r  DISP_CTRL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.490    DISP_CTRL[0]
    J9                                                                r  DISP_CTRL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_uart/tx_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ser0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 1.103ns (26.899%)  route 2.997ns (73.101%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.244ns (routing 1.391ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.244     3.376    u_ibex_demo_system/u_uart/clk_sys_BUFG
    SLICE_X71Y299        FDRE                                         r  u_ibex_demo_system/u_uart/tx_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y299        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.455 r  u_ibex_demo_system/u_uart/tx_state_q_reg[0]/Q
                         net (fo=7, routed)           0.208     3.663    u_ibex_demo_system/u_uart/tx_state_q_reg_n_0_[0]
    SLICE_X71Y300        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.762 r  u_ibex_demo_system/u_uart/ser0_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.789     6.551    ser0_tx_OBUF
    C19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.925     7.476 r  ser0_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.476    ser0_tx
    C19                                                               r  ser0_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_spi/u_spi_host/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.014ns  (logic 2.924ns (72.858%)  route 1.089ns (27.142%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.391ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.293     3.425    u_ibex_demo_system/u_spi/u_spi_host/clk_sys_BUFG
    SLICE_X94Y274        FDRE                                         r  u_ibex_demo_system/u_spi/u_spi_host/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y274        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.505 r  u_ibex_demo_system/u_spi/u_spi_host/sck_reg/Q
                         net (fo=5, routed)           0.258     3.763    u_ibex_demo_system/u_spi/u_spi_host/sck
    SLICE_X94Y274        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     3.831 r  u_ibex_demo_system/u_spi/u_spi_host/SPI_SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.831     4.662    SPI_SCK_OBUF
    L10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.776     7.438 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.438    SPI_SCK
    L10                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 2.905ns (72.028%)  route 1.128ns (27.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.391ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.104    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.132 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.226     3.358    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X80Y295        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y295        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.437 r  u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.128     4.565    lopt_4
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.826     7.390 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.390    LED[0]
    D5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISP_CTRL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.489ns (79.835%)  route 0.376ns (20.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.751ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.222     1.798    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X80Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y294        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.838 r  u_ibex_demo_system/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.376     2.214    lopt_2
    K8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.449     3.663 r  DISP_CTRL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.663    DISP_CTRL[2]
    K8                                                                r  DISP_CTRL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_uart/tx_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ser0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 0.477ns (25.305%)  route 1.407ns (74.695%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.751ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.248     1.824    u_ibex_demo_system/u_uart/clk_sys_BUFG
    SLICE_X71Y300        FDRE                                         r  u_ibex_demo_system/u_uart/tx_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y300        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.862 r  u_ibex_demo_system/u_uart/tx_state_q_reg[1]/Q
                         net (fo=19, routed)          0.078     1.940    u_ibex_demo_system/u_uart/tx_state_q_reg_n_0_[1]
    SLICE_X71Y300        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.962 r  u_ibex_demo_system/u_uart/ser0_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.329     3.291    ser0_tx_OBUF
    C19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.417     3.708 r  ser0_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.708    ser0_tx
    C19                                                               r  ser0_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.506ns (79.318%)  route 0.393ns (20.682%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.252ns (routing 0.751ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.252     1.828    u_ibex_demo_system/u_spi/u_spi_host/clk_sys_BUFG
    SLICE_X94Y274        FDRE                                         r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y274        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.865 r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/Q
                         net (fo=18, routed)          0.061     1.926    u_ibex_demo_system/u_spi/u_spi_host/recieved_byte_d
    SLICE_X94Y274        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     1.962 r  u_ibex_demo_system/u_spi/u_spi_host/SPI_SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.332     2.294    SPI_SCK_OBUF
    L10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.433     3.726 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.726    SPI_SCK
    L10                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.520ns (74.333%)  route 0.525ns (25.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.751ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.215     1.791    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X80Y295        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y295        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.830 r  u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.525     2.355    lopt_4
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.481     3.837 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.837    LED[0]
    D5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISP_CTRL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.490ns (72.297%)  route 0.571ns (27.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.751ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.225     1.801    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y294        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.839 r  u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.571     2.410    lopt
    J9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.452     3.862 r  DISP_CTRL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.862    DISP_CTRL[0]
    J9                                                                r  DISP_CTRL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.541ns (73.454%)  route 0.557ns (26.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.751ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.225     1.801    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y294        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.838 r  u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.557     2.395    lopt_6
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.504     3.899 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.899    LED[2]
    A5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.523ns (71.469%)  route 0.608ns (28.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.751ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.225     1.801    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X79Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.840 r  u_ibex_demo_system/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.608     2.448    lopt_5
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.484     3.932 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.932    LED[1]
    D6                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISP_CTRL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.491ns (68.959%)  route 0.671ns (31.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.751ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.225     1.801    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y293        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.840 r  u_ibex_demo_system/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.671     2.511    lopt_1
    K9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.452     3.963 r  DISP_CTRL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.963    DISP_CTRL[1]
    K9                                                                r  DISP_CTRL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.507ns (69.407%)  route 0.664ns (30.593%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.252ns (routing 0.751ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.252     1.828    u_ibex_demo_system/u_spi/u_spi_host/clk_sys_BUFG
    SLICE_X94Y274        FDRE                                         r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y274        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.865 r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/Q
                         net (fo=18, routed)          0.064     1.930    u_ibex_demo_system/u_spi/u_spi_host/recieved_byte_d
    SLICE_X94Y276        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.953 r  u_ibex_demo_system/u_spi/u_spi_host/SPI_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.600     2.553    SPI_TX_OBUF
    L8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.447     4.000 r  SPI_TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.000    SPI_TX
    L8                                                                r  SPI_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISP_CTRL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.471ns (64.694%)  route 0.803ns (35.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.751ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.376 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.416    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.416 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.560    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.577 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.226     1.802    u_ibex_demo_system/u_gpio/clk_sys_BUFG
    SLICE_X81Y294        FDRE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y294        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.841 r  u_ibex_demo_system/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.803     2.644    lopt_3
    M10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.432     4.077 r  DISP_CTRL_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.077    DISP_CTRL[3]
    M10                                                               r  DISP_CTRL[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser0_rx
                            (input port)
  Destination:            u_ibex_demo_system/u_uart/rx_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.252ns  (logic 0.539ns (16.584%)  route 2.713ns (83.416%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.026ns (routing 1.268ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  ser0_rx (IN)
                         net (fo=0)                   0.000     0.000    ser0_rx_IBUF_inst/I
    A20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.539     0.539 r  ser0_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    ser0_rx_IBUF_inst/OUT
    A20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  ser0_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.713     3.252    u_ibex_demo_system/u_uart/ser0_rx_IBUF
    SLICE_X81Y318        FDRE                                         r  u_ibex_demo_system/u_uart/rx_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.600 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.640    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.640 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.926    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.950 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        2.026     2.976    u_ibex_demo_system/u_uart/clk_sys_BUFG
    SLICE_X81Y318        FDRE                                         r  u_ibex_demo_system/u_uart/rx_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser0_rx
                            (input port)
  Destination:            u_ibex_demo_system/u_uart/rx_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.174ns (12.203%)  route 1.253ns (87.797%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.400ns (routing 0.837ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  ser0_rx (IN)
                         net (fo=0)                   0.000     0.000    ser0_rx_IBUF_inst/I
    A20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.174     0.174 r  ser0_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    ser0_rx_IBUF_inst/OUT
    A20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.174 r  ser0_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.253     1.427    u_ibex_demo_system/u_uart/ser0_rx_IBUF
    SLICE_X81Y318        FDRE                                         r  u_ibex_demo_system/u_uart/rx_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  ref_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_sysclk_iobuf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.502 r  i_sysclk_iobuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.552    i_sysclk_iobuf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  i_sysclk_iobuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.733    clk_sys
    BUFGCE_X0Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.752 r  clk_sys_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=4215, routed)        1.400     2.152    u_ibex_demo_system/u_uart/clk_sys_BUFG
    SLICE_X81Y318        FDRE                                         r  u_ibex_demo_system/u_uart/rx_q_reg[0]/C





