
---------- Begin Simulation Statistics ----------
final_tick                                59394751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 410801                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703588                       # Number of bytes of host memory used
host_op_rate                                   446822                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   243.43                       # Real time elapsed on the host
host_tick_rate                              243993834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     108768567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059395                       # Number of seconds simulated
sim_ticks                                 59394751000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.116538                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8399181                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8924235                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            131812                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15369482                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             280905                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          362307                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            81402                       # Number of indirect misses.
system.cpu.branchPred.lookups                19908759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  983799                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1148                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     108768567                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.187895                       # CPI: cycles per instruction
system.cpu.discardedOps                        231127                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47905332                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18130010                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9641329                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10049640                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.841825                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118789502                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72524506     66.68%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                 534929      0.49%     67.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::MemRead               21456818     19.73%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14252314     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                108768567                       # Class of committed instruction
system.cpu.tickCycles                       108739862                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         65221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3274                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       502587                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1006014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            344                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24051                       # Transaction distribution
system.membus.trans_dist::CleanEvict              206                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37433                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3531                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       106185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 106185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4160960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4160960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40964                       # Request fanout histogram
system.membus.respLayer1.occupancy          219062250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           170191500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            455604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        95972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       413102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        413440                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1239982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       269464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1509446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     52898688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10362432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               63261120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24593                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1539264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           528025                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006863                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082583                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 524402     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3622      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             528025                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988030000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134992990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         620160499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               412935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49525                       # number of demand (read+write) hits
system.l2.demand_hits::total                   462460                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              412935                       # number of overall hits
system.l2.overall_hits::.cpu.data               49525                       # number of overall hits
system.l2.overall_hits::total                  462460                       # number of overall hits
system.l2.demand_misses::.cpu.inst                505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              40467                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40972                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               505                       # number of overall misses
system.l2.overall_misses::.cpu.data             40467                       # number of overall misses
system.l2.overall_misses::total                 40972                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3235810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3273608000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37798000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3235810000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3273608000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           413440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               503432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          413440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              503432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.449673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081385                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.449673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081385                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74847.524752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79961.697185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79898.662501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74847.524752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79961.697185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79898.662501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24051                       # number of writebacks
system.l2.writebacks::total                     24051                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         40460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        40460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2830743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2863436500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2830743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2863436500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.449596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081369                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.449596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081369                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64868.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69963.989125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69901.291378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64868.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69963.989125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69901.291378                       # average overall mshr miss latency
system.l2.replacements                          24593                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        71921                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            71921                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        71921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        71921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       413091                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           413091                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       413091                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       413091                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             10395                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10395                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2965798000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2965798000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.782659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.782659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79229.503379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79229.503379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2591468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2591468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.782659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.782659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69229.503379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69229.503379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         412935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             412935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       413440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         413440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74847.524752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74847.524752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32693500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32693500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001219                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001219                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64868.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64868.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         39130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    270012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    270012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88995.385630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88995.385630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    239275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    239275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79046.911133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79046.911133                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15427.912390                       # Cycle average of tags in use
system.l2.tags.total_refs                     1002724                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.470410                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.043619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.869422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15373.999348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.938354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941645                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12411                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2046457                       # Number of tag accesses
system.l2.tags.data_accesses                  2046457                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2589440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2621696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1539264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1539264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           40460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24051                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24051                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            543078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          43597119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44140197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       543078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           543078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25915825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25915825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25915825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           543078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         43597119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70056022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     40452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007360856500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              120954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22726                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24051                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1462                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    413517000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  204780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1181442000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10096.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28846.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24051                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.868716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.303977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.821756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6355     32.83%     32.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8347     43.13%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2001     10.34%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          605      3.13%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          910      4.70%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          166      0.86%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      0.83%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          214      1.11%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          597      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19355                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.511177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.124537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    333.657890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1341     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.903130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.893107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               99      7.38%      7.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.22%      7.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1169     87.11%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      5.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2621184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1537664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2621696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1539264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        44.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59394340000                       # Total gap between requests
system.mem_ctrls.avgGap                     913548.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2588928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1537664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 543078.293231669581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 43588498.249618045986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25888887.049968436360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        40460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24051                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12072500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1169369500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1341328648500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23953.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28901.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55770182.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             67116000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             35669205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142942800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           60859980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4688473920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14812042230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10334285760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30141389895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.475650                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26720103000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1983280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30691368000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             71085840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             37783020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           149483040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64555740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4688473920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15043911390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10139027520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30194320470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.366816                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26212305000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1983280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31199166000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26924603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26924603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26924603                       # number of overall hits
system.cpu.icache.overall_hits::total        26924603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       413440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         413440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       413440                       # number of overall misses
system.cpu.icache.overall_misses::total        413440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5407900500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5407900500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5407900500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5407900500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27338043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27338043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27338043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27338043                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13080.254692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13080.254692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13080.254692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13080.254692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       413102                       # number of writebacks
system.cpu.icache.writebacks::total            413102                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       413440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       413440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       413440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       413440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4994460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4994460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4994460500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4994460500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12080.254692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12080.254692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12080.254692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12080.254692                       # average overall mshr miss latency
system.cpu.icache.replacements                 413102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26924603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26924603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       413440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        413440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5407900500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5407900500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27338043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27338043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13080.254692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13080.254692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       413440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       413440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4994460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4994460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12080.254692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12080.254692                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.582929                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27338043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            413440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.123363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.582929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.659342                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659342                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27751483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27751483                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34963744                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34963744                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35027805                       # number of overall hits
system.cpu.dcache.overall_hits::total        35027805                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       115671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       116015                       # number of overall misses
system.cpu.dcache.overall_misses::total        116015                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5185399000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5185399000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5185399000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5185399000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35079415                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35079415                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35143820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35143820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003297                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003301                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44828.859438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44828.859438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44695.935870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44695.935870                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71921                       # number of writebacks
system.cpu.dcache.writebacks::total             71921                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26024                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26024                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26024                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26024                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89989                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3933115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3933115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3938177500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3938177500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002556                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002561                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43873.364418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43873.364418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43762.876574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43762.876574                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89480                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21208059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21208059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        42446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    822279500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    822279500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21250505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21250505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19372.367243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19372.367243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    766000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    766000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18302.590079                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18302.590079                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13755685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13755685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        73225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        73225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4363119500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4363119500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59585.107545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59585.107545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        25430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        25430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167115500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167115500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66264.577885                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66264.577885                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        64061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         64061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          344                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          344                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        64405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        64405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005341                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005341                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          342                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          342                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5062000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5062000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005310                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005310                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14801.169591                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14801.169591                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        83645                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        83645                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       150500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       150500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000036                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000036                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 50166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 50166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       147500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       147500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000036                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 49166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83648                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83648                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83648                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83648                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.735304                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35285090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            392.091408                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.735304                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35401108                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35401108                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59394751000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
