
board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ce0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08009e70  08009e70  0000ae70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fc8  08009fc8  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009fc8  08009fc8  0000afc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fd0  08009fd0  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fd0  08009fd0  0000afd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009fd4  08009fd4  0000afd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08009fd8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b05c  2**0
                  CONTENTS
 10 .bss          000006ec  2000005c  2000005c  0000b05c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000748  20000748  0000b05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012c93  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cc0  00000000  00000000  0001dd1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e60  00000000  00000000  000209e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000af9  00000000  00000000  00021840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f385  00000000  00000000  00022339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012eea  00000000  00000000  000416be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b4efd  00000000  00000000  000545a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001094a5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004090  00000000  00000000  001094e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  0010d578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e58 	.word	0x08009e58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08009e58 	.word	0x08009e58

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ESP_Send_Command>:
void initL3GD20(void);
float readActivity(void);

/* ===== ESP SEND ===== */
void ESP_Send_Command(const char *cmd)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000288:	6878      	ldr	r0, [r7, #4]
 800028a:	f7ff ffa1 	bl	80001d0 <strlen>
 800028e:	4603      	mov	r3, r0
 8000290:	b29a      	uxth	r2, r3
 8000292:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000296:	6879      	ldr	r1, [r7, #4]
 8000298:	4803      	ldr	r0, [pc, #12]	@ (80002a8 <ESP_Send_Command+0x28>)
 800029a:	f004 fd9f 	bl	8004ddc <HAL_UART_Transmit>
}
 800029e:	bf00      	nop
 80002a0:	3708      	adds	r7, #8
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	200000dc 	.word	0x200000dc

080002ac <spiRead>:

/* ===== SPI ===== */
uint8_t spiRead(uint8_t reg)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b086      	sub	sp, #24
 80002b0:	af02      	add	r7, sp, #8
 80002b2:	4603      	mov	r3, r0
 80002b4:	71fb      	strb	r3, [r7, #7]
    uint8_t tx[2] = { reg | 0x80, 0x00 };
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	733b      	strb	r3, [r7, #12]
 80002c0:	2300      	movs	r3, #0
 80002c2:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2];

    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80002c4:	2200      	movs	r2, #0
 80002c6:	2108      	movs	r1, #8
 80002c8:	480b      	ldr	r0, [pc, #44]	@ (80002f8 <spiRead+0x4c>)
 80002ca:	f001 f873 	bl	80013b4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 2, HAL_MAX_DELAY);
 80002ce:	f107 0208 	add.w	r2, r7, #8
 80002d2:	f107 010c 	add.w	r1, r7, #12
 80002d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002da:	9300      	str	r3, [sp, #0]
 80002dc:	2302      	movs	r3, #2
 80002de:	4807      	ldr	r0, [pc, #28]	@ (80002fc <spiRead+0x50>)
 80002e0:	f004 f9a8 	bl	8004634 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	2108      	movs	r1, #8
 80002e8:	4803      	ldr	r0, [pc, #12]	@ (80002f8 <spiRead+0x4c>)
 80002ea:	f001 f863 	bl	80013b4 <HAL_GPIO_WritePin>

    return rx[1];
 80002ee:	7a7b      	ldrb	r3, [r7, #9]
}
 80002f0:	4618      	mov	r0, r3
 80002f2:	3710      	adds	r7, #16
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	48001000 	.word	0x48001000
 80002fc:	20000078 	.word	0x20000078

08000300 <spiWrite>:

void spiWrite(uint8_t reg, uint8_t val)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b084      	sub	sp, #16
 8000304:	af00      	add	r7, sp, #0
 8000306:	4603      	mov	r3, r0
 8000308:	460a      	mov	r2, r1
 800030a:	71fb      	strb	r3, [r7, #7]
 800030c:	4613      	mov	r3, r2
 800030e:	71bb      	strb	r3, [r7, #6]
    uint8_t tx[2] = { reg & 0x7F, val };
 8000310:	79fb      	ldrb	r3, [r7, #7]
 8000312:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000316:	b2db      	uxtb	r3, r3
 8000318:	733b      	strb	r3, [r7, #12]
 800031a:	79bb      	ldrb	r3, [r7, #6]
 800031c:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800031e:	2200      	movs	r2, #0
 8000320:	2108      	movs	r1, #8
 8000322:	480a      	ldr	r0, [pc, #40]	@ (800034c <spiWrite+0x4c>)
 8000324:	f001 f846 	bl	80013b4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 2, HAL_MAX_DELAY);
 8000328:	f107 010c 	add.w	r1, r7, #12
 800032c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000330:	2202      	movs	r2, #2
 8000332:	4807      	ldr	r0, [pc, #28]	@ (8000350 <spiWrite+0x50>)
 8000334:	f004 f809 	bl	800434a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8000338:	2201      	movs	r2, #1
 800033a:	2108      	movs	r1, #8
 800033c:	4803      	ldr	r0, [pc, #12]	@ (800034c <spiWrite+0x4c>)
 800033e:	f001 f839 	bl	80013b4 <HAL_GPIO_WritePin>
}
 8000342:	bf00      	nop
 8000344:	3710      	adds	r7, #16
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	48001000 	.word	0x48001000
 8000350:	20000078 	.word	0x20000078

08000354 <initL3GD20>:

/* ===== SENSOR ===== */
void initL3GD20(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
    if (spiRead(0x0F) != 0xD4) while (1);
 8000358:	200f      	movs	r0, #15
 800035a:	f7ff ffa7 	bl	80002ac <spiRead>
 800035e:	4603      	mov	r3, r0
 8000360:	2bd4      	cmp	r3, #212	@ 0xd4
 8000362:	d001      	beq.n	8000368 <initL3GD20+0x14>
 8000364:	bf00      	nop
 8000366:	e7fd      	b.n	8000364 <initL3GD20+0x10>
    spiWrite(0x20, 0x0F);
 8000368:	210f      	movs	r1, #15
 800036a:	2020      	movs	r0, #32
 800036c:	f7ff ffc8 	bl	8000300 <spiWrite>
    spiWrite(0x23, 0x00);
 8000370:	2100      	movs	r1, #0
 8000372:	2023      	movs	r0, #35	@ 0x23
 8000374:	f7ff ffc4 	bl	8000300 <spiWrite>
}
 8000378:	bf00      	nop
 800037a:	bd80      	pop	{r7, pc}

0800037c <readActivity>:

float readActivity(void)
{
 800037c:	b590      	push	{r4, r7, lr}
 800037e:	b087      	sub	sp, #28
 8000380:	af00      	add	r7, sp, #0
    int16_t x = (spiRead(0x29) << 8) | spiRead(0x28);
 8000382:	2029      	movs	r0, #41	@ 0x29
 8000384:	f7ff ff92 	bl	80002ac <spiRead>
 8000388:	4603      	mov	r3, r0
 800038a:	b21b      	sxth	r3, r3
 800038c:	021b      	lsls	r3, r3, #8
 800038e:	b21c      	sxth	r4, r3
 8000390:	2028      	movs	r0, #40	@ 0x28
 8000392:	f7ff ff8b 	bl	80002ac <spiRead>
 8000396:	4603      	mov	r3, r0
 8000398:	b21b      	sxth	r3, r3
 800039a:	4323      	orrs	r3, r4
 800039c:	82fb      	strh	r3, [r7, #22]
    int16_t y = (spiRead(0x2B) << 8) | spiRead(0x2A);
 800039e:	202b      	movs	r0, #43	@ 0x2b
 80003a0:	f7ff ff84 	bl	80002ac <spiRead>
 80003a4:	4603      	mov	r3, r0
 80003a6:	b21b      	sxth	r3, r3
 80003a8:	021b      	lsls	r3, r3, #8
 80003aa:	b21c      	sxth	r4, r3
 80003ac:	202a      	movs	r0, #42	@ 0x2a
 80003ae:	f7ff ff7d 	bl	80002ac <spiRead>
 80003b2:	4603      	mov	r3, r0
 80003b4:	b21b      	sxth	r3, r3
 80003b6:	4323      	orrs	r3, r4
 80003b8:	82bb      	strh	r3, [r7, #20]
    int16_t z = (spiRead(0x2D) << 8) | spiRead(0x2C);
 80003ba:	202d      	movs	r0, #45	@ 0x2d
 80003bc:	f7ff ff76 	bl	80002ac <spiRead>
 80003c0:	4603      	mov	r3, r0
 80003c2:	b21b      	sxth	r3, r3
 80003c4:	021b      	lsls	r3, r3, #8
 80003c6:	b21c      	sxth	r4, r3
 80003c8:	202c      	movs	r0, #44	@ 0x2c
 80003ca:	f7ff ff6f 	bl	80002ac <spiRead>
 80003ce:	4603      	mov	r3, r0
 80003d0:	b21b      	sxth	r3, r3
 80003d2:	4323      	orrs	r3, r4
 80003d4:	827b      	strh	r3, [r7, #18]

    float gx = x * 0.00875f;
 80003d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80003da:	ee07 3a90 	vmov	s15, r3
 80003de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80003e2:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000454 <readActivity+0xd8>
 80003e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80003ea:	edc7 7a03 	vstr	s15, [r7, #12]
    float gy = y * 0.00875f;
 80003ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80003f2:	ee07 3a90 	vmov	s15, r3
 80003f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80003fa:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000454 <readActivity+0xd8>
 80003fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000402:	edc7 7a02 	vstr	s15, [r7, #8]
    float gz = z * 0.00875f;
 8000406:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800040a:	ee07 3a90 	vmov	s15, r3
 800040e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000412:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000454 <readActivity+0xd8>
 8000416:	ee67 7a87 	vmul.f32	s15, s15, s14
 800041a:	edc7 7a01 	vstr	s15, [r7, #4]

    return sqrtf(gx*gx + gy*gy + gz*gz);
 800041e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000422:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000426:	edd7 7a02 	vldr	s15, [r7, #8]
 800042a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800042e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000432:	edd7 7a01 	vldr	s15, [r7, #4]
 8000436:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800043a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800043e:	eeb0 0a67 	vmov.f32	s0, s15
 8000442:	f009 fce7 	bl	8009e14 <sqrtf>
 8000446:	eef0 7a40 	vmov.f32	s15, s0
}
 800044a:	eeb0 0a67 	vmov.f32	s0, s15
 800044e:	371c      	adds	r7, #28
 8000450:	46bd      	mov	sp, r7
 8000452:	bd90      	pop	{r4, r7, pc}
 8000454:	3c0f5c29 	.word	0x3c0f5c29

08000458 <setup_esp_wifi>:

/* ===== ESP RX STATE MACHINE ===== */
void setup_esp_wifi(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
    static char rx[128];
    static uint8_t idx = 0;
    uint8_t c;

    if (HAL_UART_Receive(&huart1, &c, 1, 5) == HAL_OK)
 800045e:	1df9      	adds	r1, r7, #7
 8000460:	2305      	movs	r3, #5
 8000462:	2201      	movs	r2, #1
 8000464:	4843      	ldr	r0, [pc, #268]	@ (8000574 <setup_esp_wifi+0x11c>)
 8000466:	f004 fd42 	bl	8004eee <HAL_UART_Receive>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d17c      	bne.n	800056a <setup_esp_wifi+0x112>
    {
        if (idx < sizeof(rx)-1) rx[idx++] = c;
 8000470:	4b41      	ldr	r3, [pc, #260]	@ (8000578 <setup_esp_wifi+0x120>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b7e      	cmp	r3, #126	@ 0x7e
 8000476:	d809      	bhi.n	800048c <setup_esp_wifi+0x34>
 8000478:	4b3f      	ldr	r3, [pc, #252]	@ (8000578 <setup_esp_wifi+0x120>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	1c5a      	adds	r2, r3, #1
 800047e:	b2d1      	uxtb	r1, r2
 8000480:	4a3d      	ldr	r2, [pc, #244]	@ (8000578 <setup_esp_wifi+0x120>)
 8000482:	7011      	strb	r1, [r2, #0]
 8000484:	461a      	mov	r2, r3
 8000486:	79f9      	ldrb	r1, [r7, #7]
 8000488:	4b3c      	ldr	r3, [pc, #240]	@ (800057c <setup_esp_wifi+0x124>)
 800048a:	5499      	strb	r1, [r3, r2]

        if (c == '>')
 800048c:	79fb      	ldrb	r3, [r7, #7]
 800048e:	2b3e      	cmp	r3, #62	@ 0x3e
 8000490:	d112      	bne.n	80004b8 <setup_esp_wifi+0x60>
        {
            if (esp_state == ESP_WAIT_PROMPT)
 8000492:	4b3b      	ldr	r3, [pc, #236]	@ (8000580 <setup_esp_wifi+0x128>)
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	2b06      	cmp	r3, #6
 8000498:	d10b      	bne.n	80004b2 <setup_esp_wifi+0x5a>
            {
                HAL_UART_Transmit(&huart1, (uint8_t*)esp_payload, esp_payload_len, HAL_MAX_DELAY);
 800049a:	4b3a      	ldr	r3, [pc, #232]	@ (8000584 <setup_esp_wifi+0x12c>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	b29a      	uxth	r2, r3
 80004a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004a4:	4938      	ldr	r1, [pc, #224]	@ (8000588 <setup_esp_wifi+0x130>)
 80004a6:	4833      	ldr	r0, [pc, #204]	@ (8000574 <setup_esp_wifi+0x11c>)
 80004a8:	f004 fc98 	bl	8004ddc <HAL_UART_Transmit>
                esp_state = ESP_DATA_SENT;
 80004ac:	4b34      	ldr	r3, [pc, #208]	@ (8000580 <setup_esp_wifi+0x128>)
 80004ae:	2207      	movs	r2, #7
 80004b0:	701a      	strb	r2, [r3, #0]
            }
            idx = 0;
 80004b2:	4b31      	ldr	r3, [pc, #196]	@ (8000578 <setup_esp_wifi+0x120>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
        }

        if (c == '\n')
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	2b0a      	cmp	r3, #10
 80004bc:	d155      	bne.n	800056a <setup_esp_wifi+0x112>
        {
            rx[idx] = 0;
 80004be:	4b2e      	ldr	r3, [pc, #184]	@ (8000578 <setup_esp_wifi+0x120>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	461a      	mov	r2, r3
 80004c4:	4b2d      	ldr	r3, [pc, #180]	@ (800057c <setup_esp_wifi+0x124>)
 80004c6:	2100      	movs	r1, #0
 80004c8:	5499      	strb	r1, [r3, r2]
            idx = 0;
 80004ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000578 <setup_esp_wifi+0x120>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	701a      	strb	r2, [r3, #0]

            if (strstr(rx, "ready")) { ESP_Send_Command("AT\r\n"); esp_state = ESP_WAIT_AT_OK; }
 80004d0:	492e      	ldr	r1, [pc, #184]	@ (800058c <setup_esp_wifi+0x134>)
 80004d2:	482a      	ldr	r0, [pc, #168]	@ (800057c <setup_esp_wifi+0x124>)
 80004d4:	f009 f811 	bl	80094fa <strstr>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d006      	beq.n	80004ec <setup_esp_wifi+0x94>
 80004de:	482c      	ldr	r0, [pc, #176]	@ (8000590 <setup_esp_wifi+0x138>)
 80004e0:	f7ff fece 	bl	8000280 <ESP_Send_Command>
 80004e4:	4b26      	ldr	r3, [pc, #152]	@ (8000580 <setup_esp_wifi+0x128>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	701a      	strb	r2, [r3, #0]
                esp_state = ESP_WIFI_CONNECTED;
            else if (strstr(rx, "SEND OK"))
                esp_state = ESP_WIFI_CONNECTED;
        }
    }
}
 80004ea:	e03e      	b.n	800056a <setup_esp_wifi+0x112>
            else if (strstr(rx, "OK") && esp_state == ESP_WAIT_AT_OK)
 80004ec:	4929      	ldr	r1, [pc, #164]	@ (8000594 <setup_esp_wifi+0x13c>)
 80004ee:	4823      	ldr	r0, [pc, #140]	@ (800057c <setup_esp_wifi+0x124>)
 80004f0:	f009 f803 	bl	80094fa <strstr>
 80004f4:	4603      	mov	r3, r0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d007      	beq.n	800050a <setup_esp_wifi+0xb2>
 80004fa:	4b21      	ldr	r3, [pc, #132]	@ (8000580 <setup_esp_wifi+0x128>)
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b01      	cmp	r3, #1
 8000500:	d103      	bne.n	800050a <setup_esp_wifi+0xb2>
                ESP_Send_Command("AT+CWMODE=1\r\n");
 8000502:	4825      	ldr	r0, [pc, #148]	@ (8000598 <setup_esp_wifi+0x140>)
 8000504:	f7ff febc 	bl	8000280 <ESP_Send_Command>
 8000508:	e02f      	b.n	800056a <setup_esp_wifi+0x112>
            else if (strstr(rx, "OK") && esp_state == ESP_WAIT_CWMODE_OK)
 800050a:	4922      	ldr	r1, [pc, #136]	@ (8000594 <setup_esp_wifi+0x13c>)
 800050c:	481b      	ldr	r0, [pc, #108]	@ (800057c <setup_esp_wifi+0x124>)
 800050e:	f008 fff4 	bl	80094fa <strstr>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d007      	beq.n	8000528 <setup_esp_wifi+0xd0>
 8000518:	4b19      	ldr	r3, [pc, #100]	@ (8000580 <setup_esp_wifi+0x128>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b02      	cmp	r3, #2
 800051e:	d103      	bne.n	8000528 <setup_esp_wifi+0xd0>
            	ESP_Send_Command("AT+CWJAP=\"Bor's Iphone\",\"pwuyalj4vz5q\"\r\n");
 8000520:	481e      	ldr	r0, [pc, #120]	@ (800059c <setup_esp_wifi+0x144>)
 8000522:	f7ff fead 	bl	8000280 <ESP_Send_Command>
 8000526:	e020      	b.n	800056a <setup_esp_wifi+0x112>
            else if (strstr(rx, "WIFI GOT IP"))
 8000528:	491d      	ldr	r1, [pc, #116]	@ (80005a0 <setup_esp_wifi+0x148>)
 800052a:	4814      	ldr	r0, [pc, #80]	@ (800057c <setup_esp_wifi+0x124>)
 800052c:	f008 ffe5 	bl	80094fa <strstr>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d003      	beq.n	800053e <setup_esp_wifi+0xe6>
            	ESP_Send_Command("AT+CIPSTART=\"TCP\",\"activequest.ddns.net\",1234\r\n");
 8000536:	481b      	ldr	r0, [pc, #108]	@ (80005a4 <setup_esp_wifi+0x14c>)
 8000538:	f7ff fea2 	bl	8000280 <ESP_Send_Command>
}
 800053c:	e015      	b.n	800056a <setup_esp_wifi+0x112>
            else if (strstr(rx, "CONNECT"))
 800053e:	491a      	ldr	r1, [pc, #104]	@ (80005a8 <setup_esp_wifi+0x150>)
 8000540:	480e      	ldr	r0, [pc, #56]	@ (800057c <setup_esp_wifi+0x124>)
 8000542:	f008 ffda 	bl	80094fa <strstr>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d003      	beq.n	8000554 <setup_esp_wifi+0xfc>
                esp_state = ESP_WIFI_CONNECTED;
 800054c:	4b0c      	ldr	r3, [pc, #48]	@ (8000580 <setup_esp_wifi+0x128>)
 800054e:	2205      	movs	r2, #5
 8000550:	701a      	strb	r2, [r3, #0]
}
 8000552:	e00a      	b.n	800056a <setup_esp_wifi+0x112>
            else if (strstr(rx, "SEND OK"))
 8000554:	4915      	ldr	r1, [pc, #84]	@ (80005ac <setup_esp_wifi+0x154>)
 8000556:	4809      	ldr	r0, [pc, #36]	@ (800057c <setup_esp_wifi+0x124>)
 8000558:	f008 ffcf 	bl	80094fa <strstr>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d003      	beq.n	800056a <setup_esp_wifi+0x112>
                esp_state = ESP_WIFI_CONNECTED;
 8000562:	4b07      	ldr	r3, [pc, #28]	@ (8000580 <setup_esp_wifi+0x128>)
 8000564:	2205      	movs	r2, #5
 8000566:	701a      	strb	r2, [r3, #0]
}
 8000568:	e7ff      	b.n	800056a <setup_esp_wifi+0x112>
 800056a:	bf00      	nop
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	200000dc 	.word	0x200000dc
 8000578:	2000029d 	.word	0x2000029d
 800057c:	200002a0 	.word	0x200002a0
 8000580:	2000029c 	.word	0x2000029c
 8000584:	20000298 	.word	0x20000298
 8000588:	20000198 	.word	0x20000198
 800058c:	08009e70 	.word	0x08009e70
 8000590:	08009e78 	.word	0x08009e78
 8000594:	08009e80 	.word	0x08009e80
 8000598:	08009e84 	.word	0x08009e84
 800059c:	08009e94 	.word	0x08009e94
 80005a0:	08009ec0 	.word	0x08009ec0
 80005a4:	08009ecc 	.word	0x08009ecc
 80005a8:	08009efc 	.word	0x08009efc
 80005ac:	08009f04 	.word	0x08009f04

080005b0 <main>:

/* ===== MAIN ===== */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b0ae      	sub	sp, #184	@ 0xb8
 80005b4:	af00      	add	r7, sp, #0
    HAL_Init();
 80005b6:	f000 fb8f 	bl	8000cd8 <HAL_Init>
    SystemClock_Config();
 80005ba:	f000 f8d3 	bl	8000764 <SystemClock_Config>
    MX_GPIO_Init();
 80005be:	f000 f99f 	bl	8000900 <MX_GPIO_Init>
    MX_SPI1_Init();
 80005c2:	f000 f92f 	bl	8000824 <MX_SPI1_Init>
    MX_USART1_UART_Init();
 80005c6:	f000 f96b 	bl	80008a0 <MX_USART1_UART_Init>

    initL3GD20();
 80005ca:	f7ff fec3 	bl	8000354 <initL3GD20>

    while (1)
    {
        setup_esp_wifi();
 80005ce:	f7ff ff43 	bl	8000458 <setup_esp_wifi>

        /* sample every 1s */
        if (HAL_GetTick() - last_sample_tick > 1000)
 80005d2:	f000 fbdb 	bl	8000d8c <HAL_GetTick>
 80005d6:	4602      	mov	r2, r0
 80005d8:	4b56      	ldr	r3, [pc, #344]	@ (8000734 <main+0x184>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80005e2:	d922      	bls.n	800062a <main+0x7a>
        {
            if (activity_count < ACTIVITY_BUF_SIZE)
 80005e4:	4b54      	ldr	r3, [pc, #336]	@ (8000738 <main+0x188>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b09      	cmp	r3, #9
 80005ea:	d819      	bhi.n	8000620 <main+0x70>
            {
                int scaled = (int)(readActivity() * 10);
 80005ec:	f7ff fec6 	bl	800037c <readActivity>
 80005f0:	eef0 7a40 	vmov.f32	s15, s0
 80005f4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80005f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000600:	ee17 3a90 	vmov	r3, s15
 8000604:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
                activity_buf[activity_count++] = scaled;
 8000608:	4b4b      	ldr	r3, [pc, #300]	@ (8000738 <main+0x188>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	1c5a      	adds	r2, r3, #1
 800060e:	b2d1      	uxtb	r1, r2
 8000610:	4a49      	ldr	r2, [pc, #292]	@ (8000738 <main+0x188>)
 8000612:	7011      	strb	r1, [r2, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	4a49      	ldr	r2, [pc, #292]	@ (800073c <main+0x18c>)
 8000618:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800061c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
            }
            last_sample_tick = HAL_GetTick();
 8000620:	f000 fbb4 	bl	8000d8c <HAL_GetTick>
 8000624:	4603      	mov	r3, r0
 8000626:	4a43      	ldr	r2, [pc, #268]	@ (8000734 <main+0x184>)
 8000628:	6013      	str	r3, [r2, #0]
        }

        /* send every 20s */
        if (esp_state == ESP_WIFI_CONNECTED &&
 800062a:	4b45      	ldr	r3, [pc, #276]	@ (8000740 <main+0x190>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b05      	cmp	r3, #5
 8000630:	d1cd      	bne.n	80005ce <main+0x1e>
            HAL_GetTick() - last_send_tick > SEND_INTERVAL_MS &&
 8000632:	f000 fbab 	bl	8000d8c <HAL_GetTick>
 8000636:	4602      	mov	r2, r0
 8000638:	4b42      	ldr	r3, [pc, #264]	@ (8000744 <main+0x194>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	1ad3      	subs	r3, r2, r3
        if (esp_state == ESP_WIFI_CONNECTED &&
 800063e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000642:	4293      	cmp	r3, r2
 8000644:	d9c3      	bls.n	80005ce <main+0x1e>
            activity_count > 0)
 8000646:	4b3c      	ldr	r3, [pc, #240]	@ (8000738 <main+0x188>)
 8000648:	781b      	ldrb	r3, [r3, #0]
            HAL_GetTick() - last_send_tick > SEND_INTERVAL_MS &&
 800064a:	2b00      	cmp	r3, #0
 800064c:	d0bf      	beq.n	80005ce <main+0x1e>
        {
            char values[128] = "[";
 800064e:	235b      	movs	r3, #91	@ 0x5b
 8000650:	627b      	str	r3, [r7, #36]	@ 0x24
 8000652:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000656:	227c      	movs	r2, #124	@ 0x7c
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f008 ff36 	bl	80094cc <memset>
            char tmp[12];

            for (uint8_t i = 0; i < activity_count; i++)
 8000660:	2300      	movs	r3, #0
 8000662:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8000666:	e02d      	b.n	80006c4 <main+0x114>
            {
                snprintf(tmp, sizeof(tmp), "%d", activity_buf[i]);
 8000668:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800066c:	4a33      	ldr	r2, [pc, #204]	@ (800073c <main+0x18c>)
 800066e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000672:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8000676:	4a34      	ldr	r2, [pc, #208]	@ (8000748 <main+0x198>)
 8000678:	210c      	movs	r1, #12
 800067a:	f008 fef1 	bl	8009460 <sniprintf>
                strcat(values, tmp);
 800067e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000686:	4611      	mov	r1, r2
 8000688:	4618      	mov	r0, r3
 800068a:	f008 ff27 	bl	80094dc <strcat>
                if (i < activity_count - 1) strcat(values, ",");
 800068e:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <main+0x188>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	3b01      	subs	r3, #1
 8000698:	429a      	cmp	r2, r3
 800069a:	da0e      	bge.n	80006ba <main+0x10a>
 800069c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff fd95 	bl	80001d0 <strlen>
 80006a6:	4603      	mov	r3, r0
 80006a8:	461a      	mov	r2, r3
 80006aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ae:	4413      	add	r3, r2
 80006b0:	4926      	ldr	r1, [pc, #152]	@ (800074c <main+0x19c>)
 80006b2:	461a      	mov	r2, r3
 80006b4:	460b      	mov	r3, r1
 80006b6:	881b      	ldrh	r3, [r3, #0]
 80006b8:	8013      	strh	r3, [r2, #0]
            for (uint8_t i = 0; i < activity_count; i++)
 80006ba:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 80006be:	3301      	adds	r3, #1
 80006c0:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 80006c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000738 <main+0x188>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 80006cc:	429a      	cmp	r2, r3
 80006ce:	d3cb      	bcc.n	8000668 <main+0xb8>
            }
            strcat(values, "]");
 80006d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff fd7b 	bl	80001d0 <strlen>
 80006da:	4603      	mov	r3, r0
 80006dc:	461a      	mov	r2, r3
 80006de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e2:	4413      	add	r3, r2
 80006e4:	491a      	ldr	r1, [pc, #104]	@ (8000750 <main+0x1a0>)
 80006e6:	461a      	mov	r2, r3
 80006e8:	460b      	mov	r3, r1
 80006ea:	881b      	ldrh	r3, [r3, #0]
 80006ec:	8013      	strh	r3, [r2, #0]

            esp_payload_len = snprintf(
 80006ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006f2:	4a18      	ldr	r2, [pc, #96]	@ (8000754 <main+0x1a4>)
 80006f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006f8:	4817      	ldr	r0, [pc, #92]	@ (8000758 <main+0x1a8>)
 80006fa:	f008 feb1 	bl	8009460 <sniprintf>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a16      	ldr	r2, [pc, #88]	@ (800075c <main+0x1ac>)
 8000702:	6013      	str	r3, [r2, #0]
                "}\r\n",
                values
            );

            char cmd[32];
            snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%d\r\n", esp_payload_len);
 8000704:	4b15      	ldr	r3, [pc, #84]	@ (800075c <main+0x1ac>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	1d38      	adds	r0, r7, #4
 800070a:	4a15      	ldr	r2, [pc, #84]	@ (8000760 <main+0x1b0>)
 800070c:	2120      	movs	r1, #32
 800070e:	f008 fea7 	bl	8009460 <sniprintf>
            ESP_Send_Command(cmd);
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff fdb3 	bl	8000280 <ESP_Send_Command>

            activity_count = 0;
 800071a:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <main+0x188>)
 800071c:	2200      	movs	r2, #0
 800071e:	701a      	strb	r2, [r3, #0]
            esp_state = ESP_WAIT_PROMPT;
 8000720:	4b07      	ldr	r3, [pc, #28]	@ (8000740 <main+0x190>)
 8000722:	2206      	movs	r2, #6
 8000724:	701a      	strb	r2, [r3, #0]
            last_send_tick = HAL_GetTick();
 8000726:	f000 fb31 	bl	8000d8c <HAL_GetTick>
 800072a:	4603      	mov	r3, r0
 800072c:	4a05      	ldr	r2, [pc, #20]	@ (8000744 <main+0x194>)
 800072e:	6013      	str	r3, [r2, #0]
        setup_esp_wifi();
 8000730:	e74d      	b.n	80005ce <main+0x1e>
 8000732:	bf00      	nop
 8000734:	20000168 	.word	0x20000168
 8000738:	20000194 	.word	0x20000194
 800073c:	2000016c 	.word	0x2000016c
 8000740:	2000029c 	.word	0x2000029c
 8000744:	20000164 	.word	0x20000164
 8000748:	08009f0c 	.word	0x08009f0c
 800074c:	08009f10 	.word	0x08009f10
 8000750:	08009f14 	.word	0x08009f14
 8000754:	08009f18 	.word	0x08009f18
 8000758:	20000198 	.word	0x20000198
 800075c:	20000298 	.word	0x20000298
 8000760:	08009f4c 	.word	0x08009f4c

08000764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b09e      	sub	sp, #120	@ 0x78
 8000768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800076e:	2228      	movs	r2, #40	@ 0x28
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f008 feaa 	bl	80094cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000778:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000788:	463b      	mov	r3, r7
 800078a:	223c      	movs	r2, #60	@ 0x3c
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f008 fe9c 	bl	80094cc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000794:	2301      	movs	r3, #1
 8000796:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000798:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800079c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a2:	2301      	movs	r3, #1
 80007a4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a6:	2302      	movs	r3, #2
 80007a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ae:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80007b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80007b4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80007ba:	4618      	mov	r0, r3
 80007bc:	f002 f94c 	bl	8002a58 <HAL_RCC_OscConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80007c6:	f000 f919 	bl	80009fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ca:	230f      	movs	r3, #15
 80007cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ce:	2302      	movs	r3, #2
 80007d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007e0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80007e4:	2101      	movs	r1, #1
 80007e6:	4618      	mov	r0, r3
 80007e8:	f003 f944 	bl	8003a74 <HAL_RCC_ClockConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80007f2:	f000 f903 	bl	80009fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 80007f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000820 <SystemClock_Config+0xbc>)
 80007f8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80007fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000802:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	463b      	mov	r3, r7
 8000806:	4618      	mov	r0, r3
 8000808:	f003 fb46 	bl	8003e98 <HAL_RCCEx_PeriphCLKConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000812:	f000 f8f3 	bl	80009fc <Error_Handler>
  }
}
 8000816:	bf00      	nop
 8000818:	3778      	adds	r7, #120	@ 0x78
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	00020001 	.word	0x00020001

08000824 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000828:	4b1b      	ldr	r3, [pc, #108]	@ (8000898 <MX_SPI1_Init+0x74>)
 800082a:	4a1c      	ldr	r2, [pc, #112]	@ (800089c <MX_SPI1_Init+0x78>)
 800082c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800082e:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000830:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000834:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000836:	4b18      	ldr	r3, [pc, #96]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;	//<-----------------------------
 800083c:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <MX_SPI1_Init+0x74>)
 800083e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000842:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000844:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000846:	2202      	movs	r2, #2
 8000848:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase    = SPI_PHASE_2EDGE;
 800084a:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <MX_SPI1_Init+0x74>)
 800084c:	2201      	movs	r2, #1
 800084e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000856:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_SPI1_Init+0x74>)
 800085a:	2208      	movs	r2, #8
 800085c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000866:	2200      	movs	r2, #0
 8000868:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_SPI1_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000872:	2207      	movs	r2, #7
 8000874:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000878:	2200      	movs	r2, #0
 800087a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_SPI1_Init+0x74>)
 800087e:	2208      	movs	r2, #8
 8000880:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000884:	f003 fcb6 	bl	80041f4 <HAL_SPI_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800088e:	f000 f8b5 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000078 	.word	0x20000078
 800089c:	40013000 	.word	0x40013000

080008a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008a4:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008a6:	4a15      	ldr	r2, [pc, #84]	@ (80008fc <MX_USART1_UART_Init+0x5c>)
 80008a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008aa:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008e4:	f004 fa2c 	bl	8004d40 <HAL_UART_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80008ee:	f000 f885 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	200000dc 	.word	0x200000dc
 80008fc:	40013800 	.word	0x40013800

08000900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	@ 0x28
 8000904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000916:	4b37      	ldr	r3, [pc, #220]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000918:	695b      	ldr	r3, [r3, #20]
 800091a:	4a36      	ldr	r2, [pc, #216]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800091c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000920:	6153      	str	r3, [r2, #20]
 8000922:	4b34      	ldr	r3, [pc, #208]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000924:	695b      	ldr	r3, [r3, #20]
 8000926:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092e:	4b31      	ldr	r3, [pc, #196]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000930:	695b      	ldr	r3, [r3, #20]
 8000932:	4a30      	ldr	r2, [pc, #192]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000934:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000938:	6153      	str	r3, [r2, #20]
 800093a:	4b2e      	ldr	r3, [pc, #184]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800093c:	695b      	ldr	r3, [r3, #20]
 800093e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000946:	4b2b      	ldr	r3, [pc, #172]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	4a2a      	ldr	r2, [pc, #168]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800094c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000950:	6153      	str	r3, [r2, #20]
 8000952:	4b28      	ldr	r3, [pc, #160]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000954:	695b      	ldr	r3, [r3, #20]
 8000956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	4b25      	ldr	r3, [pc, #148]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000960:	695b      	ldr	r3, [r3, #20]
 8000962:	4a24      	ldr	r2, [pc, #144]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000968:	6153      	str	r3, [r2, #20]
 800096a:	4b22      	ldr	r3, [pc, #136]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800096c:	695b      	ldr	r3, [r3, #20]
 800096e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000976:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000978:	695b      	ldr	r3, [r3, #20]
 800097a:	4a1e      	ldr	r2, [pc, #120]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800097c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000980:	6153      	str	r3, [r2, #20]
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000984:	695b      	ldr	r3, [r3, #20]
 8000986:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800098e:	2200      	movs	r2, #0
 8000990:	f64f 7108 	movw	r1, #65288	@ 0xff08
 8000994:	4818      	ldr	r0, [pc, #96]	@ (80009f8 <MX_GPIO_Init+0xf8>)
 8000996:	f000 fd0d 	bl	80013b4 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800099a:	2337      	movs	r3, #55	@ 0x37
 800099c:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4619      	mov	r1, r3
 80009ae:	4812      	ldr	r0, [pc, #72]	@ (80009f8 <MX_GPIO_Init+0xf8>)
 80009b0:	f000 fb86 	bl	80010c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80009b4:	f64f 7308 	movw	r3, #65288	@ 0xff08
 80009b8:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ba:	2301      	movs	r3, #1
 80009bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c2:	2300      	movs	r3, #0
 80009c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009c6:	f107 0314 	add.w	r3, r7, #20
 80009ca:	4619      	mov	r1, r3
 80009cc:	480a      	ldr	r0, [pc, #40]	@ (80009f8 <MX_GPIO_Init+0xf8>)
 80009ce:	f000 fb77 	bl	80010c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009d2:	2301      	movs	r3, #1
 80009d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	4619      	mov	r1, r3
 80009e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e8:	f000 fb6a 	bl	80010c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ec:	bf00      	nop
 80009ee:	3728      	adds	r7, #40	@ 0x28
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40021000 	.word	0x40021000
 80009f8:	48001000 	.word	0x48001000

080009fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a00:	b672      	cpsid	i
}
 8000a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <Error_Handler+0x8>

08000a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a10:	699b      	ldr	r3, [r3, #24]
 8000a12:	4a0e      	ldr	r2, [pc, #56]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	6193      	str	r3, [r2, #24]
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a1c:	699b      	ldr	r3, [r3, #24]
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	607b      	str	r3, [r7, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a26:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	4a08      	ldr	r2, [pc, #32]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a30:	61d3      	str	r3, [r2, #28]
 8000a32:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a3a:	603b      	str	r3, [r7, #0]
 8000a3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a3e:	2007      	movs	r0, #7
 8000a40:	f000 fa80 	bl	8000f44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	40021000 	.word	0x40021000

08000a50 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	@ 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a17      	ldr	r2, [pc, #92]	@ (8000acc <HAL_SPI_MspInit+0x7c>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d128      	bne.n	8000ac4 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a72:	4b17      	ldr	r3, [pc, #92]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a74:	699b      	ldr	r3, [r3, #24]
 8000a76:	4a16      	ldr	r2, [pc, #88]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a7c:	6193      	str	r3, [r2, #24]
 8000a7e:	4b14      	ldr	r3, [pc, #80]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a8c:	695b      	ldr	r3, [r3, #20]
 8000a8e:	4a10      	ldr	r2, [pc, #64]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a94:	6153      	str	r3, [r2, #20]
 8000a96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000aa2:	23e0      	movs	r3, #224	@ 0xe0
 8000aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ab2:	2305      	movs	r3, #5
 8000ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac0:	f000 fafe 	bl	80010c0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000ac4:	bf00      	nop
 8000ac6:	3728      	adds	r7, #40	@ 0x28
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40013000 	.word	0x40013000
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	@ 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b60 <HAL_UART_MspInit+0x8c>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d12f      	bne.n	8000b56 <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000af6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	4a1a      	ldr	r2, [pc, #104]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000afc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b00:	6193      	str	r3, [r2, #24]
 8000b02:	4b18      	ldr	r3, [pc, #96]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4b15      	ldr	r3, [pc, #84]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b10:	695b      	ldr	r3, [r3, #20]
 8000b12:	4a14      	ldr	r2, [pc, #80]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000b18:	6153      	str	r3, [r2, #20]
 8000b1a:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b1c:	695b      	ldr	r3, [r3, #20]
 8000b1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000b26:	2330      	movs	r3, #48	@ 0x30
 8000b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b32:	2303      	movs	r3, #3
 8000b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b36:	2307      	movs	r3, #7
 8000b38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4809      	ldr	r0, [pc, #36]	@ (8000b68 <HAL_UART_MspInit+0x94>)
 8000b42:	f000 fabd 	bl	80010c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2025      	movs	r0, #37	@ 0x25
 8000b4c:	f000 fa05 	bl	8000f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b50:	2025      	movs	r0, #37	@ 0x25
 8000b52:	f000 fa1e 	bl	8000f92 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	@ 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40013800 	.word	0x40013800
 8000b64:	40021000 	.word	0x40021000
 8000b68:	48000800 	.word	0x48000800

08000b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <NMI_Handler+0x4>

08000b74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <HardFault_Handler+0x4>

08000b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <MemManage_Handler+0x4>

08000b84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <BusFault_Handler+0x4>

08000b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <UsageFault_Handler+0x4>

08000b94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc2:	f000 f8cf 	bl	8000d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000bd0:	4802      	ldr	r0, [pc, #8]	@ (8000bdc <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000bd2:	f000 fc07 	bl	80013e4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2000032c 	.word	0x2000032c

08000be0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000be4:	4802      	ldr	r0, [pc, #8]	@ (8000bf0 <USART1_IRQHandler+0x10>)
 8000be6:	f004 fa39 	bl	800505c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	200000dc 	.word	0x200000dc

08000bf4 <_sbrk>:
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	4a14      	ldr	r2, [pc, #80]	@ (8000c50 <_sbrk+0x5c>)
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <_sbrk+0x60>)
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <_sbrk+0x22>
 8000c10:	4b11      	ldr	r3, [pc, #68]	@ (8000c58 <_sbrk+0x64>)
 8000c12:	4a12      	ldr	r2, [pc, #72]	@ (8000c5c <_sbrk+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d207      	bcs.n	8000c34 <_sbrk+0x40>
 8000c24:	f008 fc80 	bl	8009528 <__errno>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c32:	e009      	b.n	8000c48 <_sbrk+0x54>
 8000c34:	4b08      	ldr	r3, [pc, #32]	@ (8000c58 <_sbrk+0x64>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	4a05      	ldr	r2, [pc, #20]	@ (8000c58 <_sbrk+0x64>)
 8000c44:	6013      	str	r3, [r2, #0]
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	2000a000 	.word	0x2000a000
 8000c54:	00000400 	.word	0x00000400
 8000c58:	20000320 	.word	0x20000320
 8000c5c:	20000748 	.word	0x20000748

08000c60 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <SystemInit+0x20>)
 8000c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c6a:	4a05      	ldr	r2, [pc, #20]	@ (8000c80 <SystemInit+0x20>)
 8000c6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cbc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff ffea 	bl	8000c60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480c      	ldr	r0, [pc, #48]	@ (8000cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8e:	490d      	ldr	r1, [pc, #52]	@ (8000cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c90:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc8 <LoopForever+0xe>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8000cd0 <LoopForever+0x16>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f008 fc3f 	bl	8009534 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cb6:	f7ff fc7b 	bl	80005b0 <main>

08000cba <LoopForever>:

LoopForever:
    b LoopForever
 8000cba:	e7fe      	b.n	8000cba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000cbc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000cc8:	08009fd8 	.word	0x08009fd8
  ldr r2, =_sbss
 8000ccc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000cd0:	20000748 	.word	0x20000748

08000cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC1_2_IRQHandler>
	...

08000cd8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <HAL_Init+0x28>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	@ (8000d00 <HAL_Init+0x28>)
 8000ce2:	f043 0310 	orr.w	r3, r3, #16
 8000ce6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce8:	2003      	movs	r0, #3
 8000cea:	f000 f92b 	bl	8000f44 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 f808 	bl	8000d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf4:	f7ff fe88 	bl	8000a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40022000 	.word	0x40022000

08000d04 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_InitTick+0x54>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b12      	ldr	r3, [pc, #72]	@ (8000d5c <HAL_InitTick+0x58>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f943 	bl	8000fae <HAL_SYSTICK_Config>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00e      	b.n	8000d50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b0f      	cmp	r3, #15
 8000d36:	d80a      	bhi.n	8000d4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	6879      	ldr	r1, [r7, #4]
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d40:	f000 f90b 	bl	8000f5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d44:	4a06      	ldr	r2, [pc, #24]	@ (8000d60 <HAL_InitTick+0x5c>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e000      	b.n	8000d50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	20000004 	.word	0x20000004

08000d64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <HAL_IncTick+0x20>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <HAL_IncTick+0x24>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4413      	add	r3, r2
 8000d74:	4a04      	ldr	r2, [pc, #16]	@ (8000d88 <HAL_IncTick+0x24>)
 8000d76:	6013      	str	r3, [r2, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000324 	.word	0x20000324

08000d8c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000d90:	4b03      	ldr	r3, [pc, #12]	@ (8000da0 <HAL_GetTick+0x14>)
 8000d92:	681b      	ldr	r3, [r3, #0]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	20000324 	.word	0x20000324

08000da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f003 0307 	and.w	r3, r3, #7
 8000db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db4:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <__NVIC_SetPriorityGrouping+0x44>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dd6:	4a04      	ldr	r2, [pc, #16]	@ (8000de8 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	60d3      	str	r3, [r2, #12]
}
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df0:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <__NVIC_GetPriorityGrouping+0x18>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	0a1b      	lsrs	r3, r3, #8
 8000df6:	f003 0307 	and.w	r3, r3, #7
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	db0b      	blt.n	8000e32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	f003 021f 	and.w	r2, r3, #31
 8000e20:	4907      	ldr	r1, [pc, #28]	@ (8000e40 <__NVIC_EnableIRQ+0x38>)
 8000e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e26:	095b      	lsrs	r3, r3, #5
 8000e28:	2001      	movs	r0, #1
 8000e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000e100 	.word	0xe000e100

08000e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	db0a      	blt.n	8000e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	490c      	ldr	r1, [pc, #48]	@ (8000e90 <__NVIC_SetPriority+0x4c>)
 8000e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e62:	0112      	lsls	r2, r2, #4
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	440b      	add	r3, r1
 8000e68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e6c:	e00a      	b.n	8000e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	4908      	ldr	r1, [pc, #32]	@ (8000e94 <__NVIC_SetPriority+0x50>)
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	3b04      	subs	r3, #4
 8000e7c:	0112      	lsls	r2, r2, #4
 8000e7e:	b2d2      	uxtb	r2, r2
 8000e80:	440b      	add	r3, r1
 8000e82:	761a      	strb	r2, [r3, #24]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000e100 	.word	0xe000e100
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b089      	sub	sp, #36	@ 0x24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	f1c3 0307 	rsb	r3, r3, #7
 8000eb2:	2b04      	cmp	r3, #4
 8000eb4:	bf28      	it	cs
 8000eb6:	2304      	movcs	r3, #4
 8000eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3304      	adds	r3, #4
 8000ebe:	2b06      	cmp	r3, #6
 8000ec0:	d902      	bls.n	8000ec8 <NVIC_EncodePriority+0x30>
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3b03      	subs	r3, #3
 8000ec6:	e000      	b.n	8000eca <NVIC_EncodePriority+0x32>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ecc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	401a      	ands	r2, r3
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eea:	43d9      	mvns	r1, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef0:	4313      	orrs	r3, r2
         );
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3724      	adds	r7, #36	@ 0x24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
	...

08000f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f10:	d301      	bcc.n	8000f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00f      	b.n	8000f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <SysTick_Config+0x40>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f1e:	210f      	movs	r1, #15
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f24:	f7ff ff8e 	bl	8000e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <SysTick_Config+0x40>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f2e:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <SysTick_Config+0x40>)
 8000f30:	2207      	movs	r2, #7
 8000f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	e000e010 	.word	0xe000e010

08000f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ff29 	bl	8000da4 <__NVIC_SetPriorityGrouping>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	4603      	mov	r3, r0
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
 8000f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f6c:	f7ff ff3e 	bl	8000dec <__NVIC_GetPriorityGrouping>
 8000f70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	6978      	ldr	r0, [r7, #20]
 8000f78:	f7ff ff8e 	bl	8000e98 <NVIC_EncodePriority>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff5d 	bl	8000e44 <__NVIC_SetPriority>
}
 8000f8a:	bf00      	nop
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	4603      	mov	r3, r0
 8000f9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff ff31 	bl	8000e08 <__NVIC_EnableIRQ>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ffa2 	bl	8000f00 <SysTick_Config>
 8000fbc:	4603      	mov	r3, r0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d101      	bne.n	8000fd8 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e02e      	b.n	8001036 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d008      	beq.n	8000ff4 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2204      	movs	r2, #4
 8000fe6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e020      	b.n	8001036 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f022 020e 	bic.w	r2, r2, #14
 8001002:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f022 0201 	bic.w	r2, r2, #1
 8001012:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800101c:	2101      	movs	r1, #1
 800101e:	fa01 f202 	lsl.w	r2, r1, r2
 8001022:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2201      	movs	r2, #1
 8001028:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b084      	sub	sp, #16
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001054:	2b02      	cmp	r3, #2
 8001056:	d005      	beq.n	8001064 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2204      	movs	r2, #4
 800105c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	73fb      	strb	r3, [r7, #15]
 8001062:	e027      	b.n	80010b4 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f022 020e 	bic.w	r2, r2, #14
 8001072:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f022 0201 	bic.w	r2, r2, #1
 8001082:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800108c:	2101      	movs	r1, #1
 800108e:	fa01 f202 	lsl.w	r2, r1, r2
 8001092:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2201      	movs	r2, #1
 8001098:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	4798      	blx	r3
    }
  }
  return status;
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b087      	sub	sp, #28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ce:	e154      	b.n	800137a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	2101      	movs	r1, #1
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	fa01 f303 	lsl.w	r3, r1, r3
 80010dc:	4013      	ands	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f000 8146 	beq.w	8001374 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 0303 	and.w	r3, r3, #3
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d005      	beq.n	8001100 <HAL_GPIO_Init+0x40>
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 0303 	and.w	r3, r3, #3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d130      	bne.n	8001162 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	2203      	movs	r2, #3
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	68da      	ldr	r2, [r3, #12]
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	4313      	orrs	r3, r2
 8001128:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001136:	2201      	movs	r2, #1
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	4013      	ands	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	091b      	lsrs	r3, r3, #4
 800114c:	f003 0201 	and.w	r2, r3, #1
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f003 0303 	and.w	r3, r3, #3
 800116a:	2b03      	cmp	r3, #3
 800116c:	d017      	beq.n	800119e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	2203      	movs	r2, #3
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	4013      	ands	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	689a      	ldr	r2, [r3, #8]
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f003 0303 	and.w	r3, r3, #3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d123      	bne.n	80011f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	08da      	lsrs	r2, r3, #3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	3208      	adds	r2, #8
 80011b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	220f      	movs	r2, #15
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	691a      	ldr	r2, [r3, #16]
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	08da      	lsrs	r2, r3, #3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3208      	adds	r2, #8
 80011ec:	6939      	ldr	r1, [r7, #16]
 80011ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	2203      	movs	r2, #3
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f003 0203 	and.w	r2, r3, #3
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	4313      	orrs	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 80a0 	beq.w	8001374 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001234:	4b58      	ldr	r3, [pc, #352]	@ (8001398 <HAL_GPIO_Init+0x2d8>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	4a57      	ldr	r2, [pc, #348]	@ (8001398 <HAL_GPIO_Init+0x2d8>)
 800123a:	f043 0301 	orr.w	r3, r3, #1
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b55      	ldr	r3, [pc, #340]	@ (8001398 <HAL_GPIO_Init+0x2d8>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f003 0301 	and.w	r3, r3, #1
 8001248:	60bb      	str	r3, [r7, #8]
 800124a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800124c:	4a53      	ldr	r2, [pc, #332]	@ (800139c <HAL_GPIO_Init+0x2dc>)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	089b      	lsrs	r3, r3, #2
 8001252:	3302      	adds	r3, #2
 8001254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001258:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f003 0303 	and.w	r3, r3, #3
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	220f      	movs	r2, #15
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4013      	ands	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001276:	d019      	beq.n	80012ac <HAL_GPIO_Init+0x1ec>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a49      	ldr	r2, [pc, #292]	@ (80013a0 <HAL_GPIO_Init+0x2e0>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d013      	beq.n	80012a8 <HAL_GPIO_Init+0x1e8>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a48      	ldr	r2, [pc, #288]	@ (80013a4 <HAL_GPIO_Init+0x2e4>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d00d      	beq.n	80012a4 <HAL_GPIO_Init+0x1e4>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4a47      	ldr	r2, [pc, #284]	@ (80013a8 <HAL_GPIO_Init+0x2e8>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d007      	beq.n	80012a0 <HAL_GPIO_Init+0x1e0>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a46      	ldr	r2, [pc, #280]	@ (80013ac <HAL_GPIO_Init+0x2ec>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d101      	bne.n	800129c <HAL_GPIO_Init+0x1dc>
 8001298:	2304      	movs	r3, #4
 800129a:	e008      	b.n	80012ae <HAL_GPIO_Init+0x1ee>
 800129c:	2305      	movs	r3, #5
 800129e:	e006      	b.n	80012ae <HAL_GPIO_Init+0x1ee>
 80012a0:	2303      	movs	r3, #3
 80012a2:	e004      	b.n	80012ae <HAL_GPIO_Init+0x1ee>
 80012a4:	2302      	movs	r3, #2
 80012a6:	e002      	b.n	80012ae <HAL_GPIO_Init+0x1ee>
 80012a8:	2301      	movs	r3, #1
 80012aa:	e000      	b.n	80012ae <HAL_GPIO_Init+0x1ee>
 80012ac:	2300      	movs	r3, #0
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	f002 0203 	and.w	r2, r2, #3
 80012b4:	0092      	lsls	r2, r2, #2
 80012b6:	4093      	lsls	r3, r2
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012be:	4937      	ldr	r1, [pc, #220]	@ (800139c <HAL_GPIO_Init+0x2dc>)
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	089b      	lsrs	r3, r3, #2
 80012c4:	3302      	adds	r3, #2
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012cc:	4b38      	ldr	r3, [pc, #224]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	43db      	mvns	r3, r3
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4013      	ands	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d003      	beq.n	80012f0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012f0:	4a2f      	ldr	r2, [pc, #188]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012f6:	4b2e      	ldr	r3, [pc, #184]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	43db      	mvns	r3, r3
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	4013      	ands	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4313      	orrs	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800131a:	4a25      	ldr	r2, [pc, #148]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001320:	4b23      	ldr	r3, [pc, #140]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	43db      	mvns	r3, r3
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	4013      	ands	r3, r2
 800132e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d003      	beq.n	8001344 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	4313      	orrs	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001344:	4a1a      	ldr	r2, [pc, #104]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800134a:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	43db      	mvns	r3, r3
 8001354:	693a      	ldr	r2, [r7, #16]
 8001356:	4013      	ands	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4313      	orrs	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800136e:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	3301      	adds	r3, #1
 8001378:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	fa22 f303 	lsr.w	r3, r2, r3
 8001384:	2b00      	cmp	r3, #0
 8001386:	f47f aea3 	bne.w	80010d0 <HAL_GPIO_Init+0x10>
  }
}
 800138a:	bf00      	nop
 800138c:	bf00      	nop
 800138e:	371c      	adds	r7, #28
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	40021000 	.word	0x40021000
 800139c:	40010000 	.word	0x40010000
 80013a0:	48000400 	.word	0x48000400
 80013a4:	48000800 	.word	0x48000800
 80013a8:	48000c00 	.word	0x48000c00
 80013ac:	48001000 	.word	0x48001000
 80013b0:	40010400 	.word	0x40010400

080013b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	807b      	strh	r3, [r7, #2]
 80013c0:	4613      	mov	r3, r2
 80013c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013c4:	787b      	ldrb	r3, [r7, #1]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ca:	887a      	ldrh	r2, [r7, #2]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013d0:	e002      	b.n	80013d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013d2:	887a      	ldrh	r2, [r7, #2]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f006 fdfc 	bl	8007fee <USB_ReadInterrupts>
 80013f6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 fa51 	bl	80018aa <PCD_EP_ISR_Handler>

    return;
 8001408:	e0bd      	b.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001410:	2b00      	cmp	r3, #0
 8001412:	d013      	beq.n	800143c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800141c:	b29a      	uxth	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001426:	b292      	uxth	r2, r2
 8001428:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f007 feae 	bl	800918e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001432:	2100      	movs	r1, #0
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f000 f8a9 	bl	800158c <HAL_PCD_SetAddress>

    return;
 800143a:	e0a4      	b.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d00c      	beq.n	8001460 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800144e:	b29a      	uxth	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001458:	b292      	uxth	r2, r2
 800145a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800145e:	e092      	b.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00c      	beq.n	8001484 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001472:	b29a      	uxth	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800147c:	b292      	uxth	r2, r2
 800147e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001482:	e080      	b.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d027      	beq.n	80014de <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001496:	b29a      	uxth	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f022 0204 	bic.w	r2, r2, #4
 80014a0:	b292      	uxth	r2, r2
 80014a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f022 0208 	bic.w	r2, r2, #8
 80014b8:	b292      	uxth	r2, r2
 80014ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f007 fe9e 	bl	8009200 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80014d6:	b292      	uxth	r2, r2
 80014d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80014dc:	e053      	b.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d027      	beq.n	8001538 <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 0208 	orr.w	r2, r2, #8
 80014fa:	b292      	uxth	r2, r2
 80014fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001508:	b29a      	uxth	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001512:	b292      	uxth	r2, r2
 8001514:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001520:	b29a      	uxth	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f042 0204 	orr.w	r2, r2, #4
 800152a:	b292      	uxth	r2, r2
 800152c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f007 fe4b 	bl	80091cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001536:	e026      	b.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800153e:	2b00      	cmp	r3, #0
 8001540:	d00f      	beq.n	8001562 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800154a:	b29a      	uxth	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001554:	b292      	uxth	r2, r2
 8001556:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f007 fe09 	bl	8009172 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001560:	e011      	b.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00c      	beq.n	8001586 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001574:	b29a      	uxth	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800157e:	b292      	uxth	r2, r2
 8001580:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001584:	bf00      	nop
  }
}
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d101      	bne.n	80015a6 <HAL_PCD_SetAddress+0x1a>
 80015a2:	2302      	movs	r3, #2
 80015a4:	e012      	b.n	80015cc <HAL_PCD_SetAddress+0x40>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	78fa      	ldrb	r2, [r7, #3]
 80015b2:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	78fa      	ldrb	r2, [r7, #3]
 80015ba:	4611      	mov	r1, r2
 80015bc:	4618      	mov	r0, r3
 80015be:	f006 fd02 	bl	8007fc6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	4608      	mov	r0, r1
 80015de:	4611      	mov	r1, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	4603      	mov	r3, r0
 80015e4:	70fb      	strb	r3, [r7, #3]
 80015e6:	460b      	mov	r3, r1
 80015e8:	803b      	strh	r3, [r7, #0]
 80015ea:	4613      	mov	r3, r2
 80015ec:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80015ee:	2300      	movs	r3, #0
 80015f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80015f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	da0e      	bge.n	8001618 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80015fa:	78fb      	ldrb	r3, [r7, #3]
 80015fc:	f003 0207 	and.w	r2, r3, #7
 8001600:	4613      	mov	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	4413      	add	r3, r2
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	3310      	adds	r3, #16
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2201      	movs	r2, #1
 8001614:	705a      	strb	r2, [r3, #1]
 8001616:	e00e      	b.n	8001636 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001618:	78fb      	ldrb	r3, [r7, #3]
 800161a:	f003 0207 	and.w	r2, r3, #7
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2200      	movs	r2, #0
 8001634:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001636:	78fb      	ldrb	r3, [r7, #3]
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	b2da      	uxtb	r2, r3
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001642:	883a      	ldrh	r2, [r7, #0]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	78ba      	ldrb	r2, [r7, #2]
 800164c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800164e:	78bb      	ldrb	r3, [r7, #2]
 8001650:	2b02      	cmp	r3, #2
 8001652:	d102      	bne.n	800165a <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001660:	2b01      	cmp	r3, #1
 8001662:	d101      	bne.n	8001668 <HAL_PCD_EP_Open+0x94>
 8001664:	2302      	movs	r3, #2
 8001666:	e00e      	b.n	8001686 <HAL_PCD_EP_Open+0xb2>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2201      	movs	r2, #1
 800166c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68f9      	ldr	r1, [r7, #12]
 8001676:	4618      	mov	r0, r3
 8001678:	f004 fc30 	bl	8005edc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001684:	7afb      	ldrb	r3, [r7, #11]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b086      	sub	sp, #24
 8001692:	af00      	add	r7, sp, #0
 8001694:	60f8      	str	r0, [r7, #12]
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	603b      	str	r3, [r7, #0]
 800169a:	460b      	mov	r3, r1
 800169c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800169e:	7afb      	ldrb	r3, [r7, #11]
 80016a0:	f003 0207 	and.w	r2, r3, #7
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80016b0:	68fa      	ldr	r2, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	2200      	movs	r2, #0
 80016c6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2200      	movs	r2, #0
 80016cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80016ce:	7afb      	ldrb	r3, [r7, #11]
 80016d0:	f003 0307 	and.w	r3, r3, #7
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6979      	ldr	r1, [r7, #20]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f004 ffbf 	bl	8006664 <USB_EPStartXfer>

  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	607a      	str	r2, [r7, #4]
 80016fa:	603b      	str	r3, [r7, #0]
 80016fc:	460b      	mov	r3, r1
 80016fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001700:	7afb      	ldrb	r3, [r7, #11]
 8001702:	f003 0207 	and.w	r2, r3, #7
 8001706:	4613      	mov	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	3310      	adds	r3, #16
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	4413      	add	r3, r2
 8001714:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	2201      	movs	r2, #1
 8001726:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	2200      	movs	r2, #0
 8001734:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	2201      	movs	r2, #1
 800173a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800173c:	7afb      	ldrb	r3, [r7, #11]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	b2da      	uxtb	r2, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6979      	ldr	r1, [r7, #20]
 800174e:	4618      	mov	r0, r3
 8001750:	f004 ff88 	bl	8006664 <USB_EPStartXfer>

  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b084      	sub	sp, #16
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
 8001766:	460b      	mov	r3, r1
 8001768:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	f003 0307 	and.w	r3, r3, #7
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	7912      	ldrb	r2, [r2, #4]
 8001774:	4293      	cmp	r3, r2
 8001776:	d901      	bls.n	800177c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e03e      	b.n	80017fa <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800177c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001780:	2b00      	cmp	r3, #0
 8001782:	da0e      	bge.n	80017a2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	f003 0207 	and.w	r2, r3, #7
 800178a:	4613      	mov	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	4413      	add	r3, r2
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	3310      	adds	r3, #16
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	4413      	add	r3, r2
 8001798:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2201      	movs	r2, #1
 800179e:	705a      	strb	r2, [r3, #1]
 80017a0:	e00c      	b.n	80017bc <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80017a2:	78fa      	ldrb	r2, [r7, #3]
 80017a4:	4613      	mov	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	4413      	add	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2201      	movs	r2, #1
 80017c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80017c2:	78fb      	ldrb	r3, [r7, #3]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d101      	bne.n	80017dc <HAL_PCD_EP_SetStall+0x7e>
 80017d8:	2302      	movs	r3, #2
 80017da:	e00e      	b.n	80017fa <HAL_PCD_EP_SetStall+0x9c>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68f9      	ldr	r1, [r7, #12]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f006 faec 	bl	8007dc8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b084      	sub	sp, #16
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
 800180a:	460b      	mov	r3, r1
 800180c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800180e:	78fb      	ldrb	r3, [r7, #3]
 8001810:	f003 030f 	and.w	r3, r3, #15
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	7912      	ldrb	r2, [r2, #4]
 8001818:	4293      	cmp	r3, r2
 800181a:	d901      	bls.n	8001820 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e040      	b.n	80018a2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001820:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001824:	2b00      	cmp	r3, #0
 8001826:	da0e      	bge.n	8001846 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	f003 0207 	and.w	r2, r3, #7
 800182e:	4613      	mov	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	3310      	adds	r3, #16
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	4413      	add	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2201      	movs	r2, #1
 8001842:	705a      	strb	r2, [r3, #1]
 8001844:	e00e      	b.n	8001864 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001846:	78fb      	ldrb	r3, [r7, #3]
 8001848:	f003 0207 	and.w	r2, r3, #7
 800184c:	4613      	mov	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	4413      	add	r3, r2
 800185c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2200      	movs	r2, #0
 8001862:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2200      	movs	r2, #0
 8001868:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800186a:	78fb      	ldrb	r3, [r7, #3]
 800186c:	f003 0307 	and.w	r3, r3, #7
 8001870:	b2da      	uxtb	r2, r3
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800187c:	2b01      	cmp	r3, #1
 800187e:	d101      	bne.n	8001884 <HAL_PCD_EP_ClrStall+0x82>
 8001880:	2302      	movs	r3, #2
 8001882:	e00e      	b.n	80018a2 <HAL_PCD_EP_ClrStall+0xa0>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68f9      	ldr	r1, [r7, #12]
 8001892:	4618      	mov	r0, r3
 8001894:	f006 fae9 	bl	8007e6a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b096      	sub	sp, #88	@ 0x58
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80018b2:	e3bb      	b.n	800202c <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80018bc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80018c0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 80018ce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f040 8175 	bne.w	8001bc2 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80018d8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80018dc:	f003 0310 	and.w	r3, r3, #16
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d14e      	bne.n	8001982 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80018f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80018f4:	81fb      	strh	r3, [r7, #14]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	89fb      	ldrh	r3, [r7, #14]
 80018fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001900:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001904:	b29b      	uxth	r3, r3
 8001906:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3310      	adds	r3, #16
 800190c:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001916:	b29b      	uxth	r3, r3
 8001918:	461a      	mov	r2, r3
 800191a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	4413      	add	r3, r2
 8001922:	3302      	adds	r3, #2
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	6812      	ldr	r2, [r2, #0]
 800192a:	4413      	add	r3, r2
 800192c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001930:	881b      	ldrh	r3, [r3, #0]
 8001932:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001936:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001938:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800193a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800193c:	695a      	ldr	r2, [r3, #20]
 800193e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	441a      	add	r2, r3
 8001944:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001946:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001948:	2100      	movs	r1, #0
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f007 fbf7 	bl	800913e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	7b1b      	ldrb	r3, [r3, #12]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 8368 	beq.w	800202c <PCD_EP_ISR_Handler+0x782>
 800195c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	2b00      	cmp	r3, #0
 8001962:	f040 8363 	bne.w	800202c <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	7b1b      	ldrb	r3, [r3, #12]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001970:	b2da      	uxtb	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	731a      	strb	r2, [r3, #12]
 8001980:	e354      	b.n	800202c <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001988:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001994:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001998:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800199c:	2b00      	cmp	r3, #0
 800199e:	d034      	beq.n	8001a0a <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	461a      	mov	r2, r3
 80019ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	4413      	add	r3, r2
 80019b4:	3306      	adds	r3, #6
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	4413      	add	r3, r2
 80019be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80019c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019ca:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6818      	ldr	r0, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80019d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019d8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80019da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019dc:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80019de:	b29b      	uxth	r3, r3
 80019e0:	f006 fb5c 	bl	800809c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80019f0:	4013      	ands	r3, r2
 80019f2:	823b      	strh	r3, [r7, #16]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	8a3a      	ldrh	r2, [r7, #16]
 80019fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80019fe:	b292      	uxth	r2, r2
 8001a00:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f007 fb6e 	bl	80090e4 <HAL_PCD_SetupStageCallback>
 8001a08:	e310      	b.n	800202c <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001a0a:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	f280 830c 	bge.w	800202c <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001a20:	4013      	ands	r3, r2
 8001a22:	83fb      	strh	r3, [r7, #30]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	8bfa      	ldrh	r2, [r7, #30]
 8001a2a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a2e:	b292      	uxth	r2, r2
 8001a30:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	4413      	add	r3, r2
 8001a46:	3306      	adds	r3, #6
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	4413      	add	r3, r2
 8001a50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001a5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a5c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001a5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d019      	beq.n	8001a9a <PCD_EP_ISR_Handler+0x1f0>
 8001a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d015      	beq.n	8001a9a <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6818      	ldr	r0, [r3, #0]
 8001a72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a74:	6959      	ldr	r1, [r3, #20]
 8001a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a78:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001a7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a7c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	f006 fb0c 	bl	800809c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001a84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a86:	695a      	ldr	r2, [r3, #20]
 8001a88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a8a:	69db      	ldr	r3, [r3, #28]
 8001a8c:	441a      	add	r2, r3
 8001a8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a90:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001a92:	2100      	movs	r1, #0
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f007 fb37 	bl	8009108 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001aa4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f040 82bd 	bne.w	800202c <PCD_EP_ISR_Handler+0x782>
 8001ab2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001ab6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001aba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001abe:	f000 82b5 	beq.w	800202c <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	61bb      	str	r3, [r7, #24]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	801a      	strh	r2, [r3, #0]
 8001af2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10a      	bne.n	8001b10 <PCD_EP_ISR_Handler+0x266>
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	801a      	strh	r2, [r3, #0]
 8001b0e:	e039      	b.n	8001b84 <PCD_EP_ISR_Handler+0x2da>
 8001b10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b12:	691b      	ldr	r3, [r3, #16]
 8001b14:	2b3e      	cmp	r3, #62	@ 0x3e
 8001b16:	d818      	bhi.n	8001b4a <PCD_EP_ISR_Handler+0x2a0>
 8001b18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b1a:	691b      	ldr	r3, [r3, #16]
 8001b1c:	085b      	lsrs	r3, r3, #1
 8001b1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <PCD_EP_ISR_Handler+0x288>
 8001b2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b2e:	3301      	adds	r3, #1
 8001b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	881b      	ldrh	r3, [r3, #0]
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	029b      	lsls	r3, r3, #10
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	4313      	orrs	r3, r2
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	801a      	strh	r2, [r3, #0]
 8001b48:	e01c      	b.n	8001b84 <PCD_EP_ISR_Handler+0x2da>
 8001b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	095b      	lsrs	r3, r3, #5
 8001b50:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	f003 031f 	and.w	r3, r3, #31
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d102      	bne.n	8001b64 <PCD_EP_ISR_Handler+0x2ba>
 8001b5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b60:	3b01      	subs	r3, #1
 8001b62:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	881b      	ldrh	r3, [r3, #0]
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	029b      	lsls	r3, r3, #10
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	4313      	orrs	r3, r2
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	881b      	ldrh	r3, [r3, #0]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b94:	827b      	strh	r3, [r7, #18]
 8001b96:	8a7b      	ldrh	r3, [r7, #18]
 8001b98:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001b9c:	827b      	strh	r3, [r7, #18]
 8001b9e:	8a7b      	ldrh	r3, [r7, #18]
 8001ba0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001ba4:	827b      	strh	r3, [r7, #18]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	8a7b      	ldrh	r3, [r7, #18]
 8001bac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001bb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001bb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	8013      	strh	r3, [r2, #0]
 8001bc0:	e234      	b.n	800202c <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4413      	add	r3, r2
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001bd6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f280 80fc 	bge.w	8001dd8 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	461a      	mov	r2, r3
 8001be6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4413      	add	r3, r2
 8001bee:	881b      	ldrh	r3, [r3, #0]
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	461a      	mov	r2, r3
 8001c02:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4413      	add	r3, r2
 8001c0a:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001c0e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c12:	b292      	uxth	r2, r2
 8001c14:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001c16:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001c2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c2e:	7b1b      	ldrb	r3, [r3, #12]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d125      	bne.n	8001c80 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	461a      	mov	r2, r3
 8001c40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	4413      	add	r3, r2
 8001c48:	3306      	adds	r3, #6
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	6812      	ldr	r2, [r2, #0]
 8001c50:	4413      	add	r3, r2
 8001c52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c56:	881b      	ldrh	r3, [r3, #0]
 8001c58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c5c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8001c60:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f000 8092 	beq.w	8001d8e <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6818      	ldr	r0, [r3, #0]
 8001c6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c70:	6959      	ldr	r1, [r3, #20]
 8001c72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c74:	88da      	ldrh	r2, [r3, #6]
 8001c76:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001c7a:	f006 fa0f 	bl	800809c <USB_ReadPMA>
 8001c7e:	e086      	b.n	8001d8e <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001c80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c82:	78db      	ldrb	r3, [r3, #3]
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d10a      	bne.n	8001c9e <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001c88:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f000 f9d9 	bl	8002048 <HAL_PCD_EP_DB_Receive>
 8001c96:	4603      	mov	r3, r0
 8001c98:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8001c9c:	e077      	b.n	8001d8e <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001cb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cb8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	441a      	add	r2, r3
 8001cca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001cce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001cd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001cd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cda:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d024      	beq.n	8001d46 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4413      	add	r3, r2
 8001d10:	3302      	adds	r3, #2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6812      	ldr	r2, [r2, #0]
 8001d18:	4413      	add	r3, r2
 8001d1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d24:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8001d28:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d02e      	beq.n	8001d8e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d36:	6959      	ldr	r1, [r3, #20]
 8001d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d3a:	891a      	ldrh	r2, [r3, #8]
 8001d3c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001d40:	f006 f9ac 	bl	800809c <USB_ReadPMA>
 8001d44:	e023      	b.n	8001d8e <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	461a      	mov	r2, r3
 8001d52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	4413      	add	r3, r2
 8001d5a:	3306      	adds	r3, #6
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	4413      	add	r3, r2
 8001d64:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d6e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8001d72:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d009      	beq.n	8001d8e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6818      	ldr	r0, [r3, #0]
 8001d7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d80:	6959      	ldr	r1, [r3, #20]
 8001d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d84:	895a      	ldrh	r2, [r3, #10]
 8001d86:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001d8a:	f006 f987 	bl	800809c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d90:	69da      	ldr	r2, [r3, #28]
 8001d92:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001d96:	441a      	add	r2, r3
 8001d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d9a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001d9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d9e:	695a      	ldr	r2, [r3, #20]
 8001da0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001da4:	441a      	add	r2, r3
 8001da6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001da8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001daa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d005      	beq.n	8001dbe <PCD_EP_ISR_Handler+0x514>
 8001db2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001db6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d206      	bcs.n	8001dcc <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001dbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f007 f99f 	bl	8009108 <HAL_PCD_DataOutStageCallback>
 8001dca:	e005      	b.n	8001dd8 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f004 fc46 	bl	8006664 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001dd8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 8123 	beq.w	800202c <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8001de6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001dea:	4613      	mov	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	4413      	add	r3, r2
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	3310      	adds	r3, #16
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	4413      	add	r3, r2
 8001df8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001e10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e14:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	441a      	add	r2, r3
 8001e26:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001e2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001e36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e38:	78db      	ldrb	r3, [r3, #3]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	f040 80a2 	bne.w	8001f84 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8001e40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e42:	2200      	movs	r2, #0
 8001e44:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001e46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e48:	7b1b      	ldrb	r3, [r3, #12]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f000 8093 	beq.w	8001f76 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001e50:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d046      	beq.n	8001eea <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001e5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e5e:	785b      	ldrb	r3, [r3, #1]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d126      	bne.n	8001eb2 <PCD_EP_ISR_Handler+0x608>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	461a      	mov	r2, r3
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	4413      	add	r3, r2
 8001e7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	011a      	lsls	r2, r3, #4
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	4413      	add	r3, r2
 8001e86:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001e8a:	623b      	str	r3, [r7, #32]
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	801a      	strh	r2, [r3, #0]
 8001e9c:	6a3b      	ldr	r3, [r7, #32]
 8001e9e:	881b      	ldrh	r3, [r3, #0]
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ea6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	6a3b      	ldr	r3, [r7, #32]
 8001eae:	801a      	strh	r2, [r3, #0]
 8001eb0:	e061      	b.n	8001f76 <PCD_EP_ISR_Handler+0x6cc>
 8001eb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eb4:	785b      	ldrb	r3, [r3, #1]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d15d      	bne.n	8001f76 <PCD_EP_ISR_Handler+0x6cc>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	461a      	mov	r2, r3
 8001ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ece:	4413      	add	r3, r2
 8001ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	011a      	lsls	r2, r3, #4
 8001ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eda:	4413      	add	r3, r2
 8001edc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	801a      	strh	r2, [r3, #0]
 8001ee8:	e045      	b.n	8001f76 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ef0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ef2:	785b      	ldrb	r3, [r3, #1]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d126      	bne.n	8001f46 <PCD_EP_ISR_Handler+0x69c>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	461a      	mov	r2, r3
 8001f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f0c:	4413      	add	r3, r2
 8001f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	011a      	lsls	r2, r3, #4
 8001f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f18:	4413      	add	r3, r2
 8001f1a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001f1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f2e:	801a      	strh	r2, [r3, #0]
 8001f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f32:	881b      	ldrh	r3, [r3, #0]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f42:	801a      	strh	r2, [r3, #0]
 8001f44:	e017      	b.n	8001f76 <PCD_EP_ISR_Handler+0x6cc>
 8001f46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f48:	785b      	ldrb	r3, [r3, #1]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d113      	bne.n	8001f76 <PCD_EP_ISR_Handler+0x6cc>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	461a      	mov	r2, r3
 8001f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f5c:	4413      	add	r3, r2
 8001f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	011a      	lsls	r2, r3, #4
 8001f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f68:	4413      	add	r3, r2
 8001f6a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f72:	2200      	movs	r2, #0
 8001f74:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f007 f8de 	bl	800913e <HAL_PCD_DataInStageCallback>
 8001f82:	e053      	b.n	800202c <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001f84:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d146      	bne.n	800201e <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	4413      	add	r3, r2
 8001fa4:	3302      	adds	r3, #2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	4413      	add	r3, r2
 8001fae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fb8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8001fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fbe:	699a      	ldr	r2, [r3, #24]
 8001fc0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d907      	bls.n	8001fd8 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8001fc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fca:	699a      	ldr	r2, [r3, #24]
 8001fcc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001fd0:	1ad2      	subs	r2, r2, r3
 8001fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fd4:	619a      	str	r2, [r3, #24]
 8001fd6:	e002      	b.n	8001fde <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8001fd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fda:	2200      	movs	r2, #0
 8001fdc:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d106      	bne.n	8001ff4 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001fe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	4619      	mov	r1, r3
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f007 f8a6 	bl	800913e <HAL_PCD_DataInStageCallback>
 8001ff2:	e01b      	b.n	800202c <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001ff4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ff6:	695a      	ldr	r2, [r3, #20]
 8001ff8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001ffc:	441a      	add	r2, r3
 8001ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002000:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002002:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002004:	69da      	ldr	r2, [r3, #28]
 8002006:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800200a:	441a      	add	r2, r3
 800200c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800200e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002016:	4618      	mov	r0, r3
 8002018:	f004 fb24 	bl	8006664 <USB_EPStartXfer>
 800201c:	e006      	b.n	800202c <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800201e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002022:	461a      	mov	r2, r3
 8002024:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f91b 	bl	8002262 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002034:	b29b      	uxth	r3, r3
 8002036:	b21b      	sxth	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	f6ff ac3b 	blt.w	80018b4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3758      	adds	r7, #88	@ 0x58
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	4613      	mov	r3, r2
 8002054:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002056:	88fb      	ldrh	r3, [r7, #6]
 8002058:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d07e      	beq.n	800215e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002068:	b29b      	uxth	r3, r3
 800206a:	461a      	mov	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	4413      	add	r3, r2
 8002074:	3302      	adds	r3, #2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	4413      	add	r3, r2
 800207e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002088:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	699a      	ldr	r2, [r3, #24]
 800208e:	8b7b      	ldrh	r3, [r7, #26]
 8002090:	429a      	cmp	r2, r3
 8002092:	d306      	bcc.n	80020a2 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	699a      	ldr	r2, [r3, #24]
 8002098:	8b7b      	ldrh	r3, [r7, #26]
 800209a:	1ad2      	subs	r2, r2, r3
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	619a      	str	r2, [r3, #24]
 80020a0:	e002      	b.n	80020a8 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d123      	bne.n	80020f8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	881b      	ldrh	r3, [r3, #0]
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020ca:	833b      	strh	r3, [r7, #24]
 80020cc:	8b3b      	ldrh	r3, [r7, #24]
 80020ce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80020d2:	833b      	strh	r3, [r7, #24]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	461a      	mov	r2, r3
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	441a      	add	r2, r3
 80020e2:	8b3b      	ldrh	r3, [r7, #24]
 80020e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80020e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80020ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80020f8:	88fb      	ldrh	r3, [r7, #6]
 80020fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d01f      	beq.n	8002142 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	881b      	ldrh	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002118:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800211c:	82fb      	strh	r3, [r7, #22]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	461a      	mov	r2, r3
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	441a      	add	r2, r3
 800212c:	8afb      	ldrh	r3, [r7, #22]
 800212e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002132:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002136:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800213a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800213e:	b29b      	uxth	r3, r3
 8002140:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002142:	8b7b      	ldrh	r3, [r7, #26]
 8002144:	2b00      	cmp	r3, #0
 8002146:	f000 8087 	beq.w	8002258 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6818      	ldr	r0, [r3, #0]
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	6959      	ldr	r1, [r3, #20]
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	891a      	ldrh	r2, [r3, #8]
 8002156:	8b7b      	ldrh	r3, [r7, #26]
 8002158:	f005 ffa0 	bl	800809c <USB_ReadPMA>
 800215c:	e07c      	b.n	8002258 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002166:	b29b      	uxth	r3, r3
 8002168:	461a      	mov	r2, r3
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4413      	add	r3, r2
 8002172:	3306      	adds	r3, #6
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	6812      	ldr	r2, [r2, #0]
 800217a:	4413      	add	r3, r2
 800217c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002186:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	699a      	ldr	r2, [r3, #24]
 800218c:	8b7b      	ldrh	r3, [r7, #26]
 800218e:	429a      	cmp	r2, r3
 8002190:	d306      	bcc.n	80021a0 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	699a      	ldr	r2, [r3, #24]
 8002196:	8b7b      	ldrh	r3, [r7, #26]
 8002198:	1ad2      	subs	r2, r2, r3
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	619a      	str	r2, [r3, #24]
 800219e:	e002      	b.n	80021a6 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2200      	movs	r2, #0
 80021a4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d123      	bne.n	80021f6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	461a      	mov	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80021c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021c8:	83fb      	strh	r3, [r7, #30]
 80021ca:	8bfb      	ldrh	r3, [r7, #30]
 80021cc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80021d0:	83fb      	strh	r3, [r7, #30]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	461a      	mov	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	441a      	add	r2, r3
 80021e0:	8bfb      	ldrh	r3, [r7, #30]
 80021e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80021e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80021ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80021f6:	88fb      	ldrh	r3, [r7, #6]
 80021f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d11f      	bne.n	8002240 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	461a      	mov	r2, r3
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	b29b      	uxth	r3, r3
 8002212:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800221a:	83bb      	strh	r3, [r7, #28]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	461a      	mov	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	441a      	add	r2, r3
 800222a:	8bbb      	ldrh	r3, [r7, #28]
 800222c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002230:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002234:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002238:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800223c:	b29b      	uxth	r3, r3
 800223e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002240:	8b7b      	ldrh	r3, [r7, #26]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d008      	beq.n	8002258 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6818      	ldr	r0, [r3, #0]
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	6959      	ldr	r1, [r3, #20]
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	895a      	ldrh	r2, [r3, #10]
 8002252:	8b7b      	ldrh	r3, [r7, #26]
 8002254:	f005 ff22 	bl	800809c <USB_ReadPMA>
    }
  }

  return count;
 8002258:	8b7b      	ldrh	r3, [r7, #26]
}
 800225a:	4618      	mov	r0, r3
 800225c:	3720      	adds	r7, #32
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b0a4      	sub	sp, #144	@ 0x90
 8002266:	af00      	add	r7, sp, #0
 8002268:	60f8      	str	r0, [r7, #12]
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	4613      	mov	r3, r2
 800226e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002270:	88fb      	ldrh	r3, [r7, #6]
 8002272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002276:	2b00      	cmp	r3, #0
 8002278:	f000 81dd 	beq.w	8002636 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002284:	b29b      	uxth	r3, r3
 8002286:	461a      	mov	r2, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	4413      	add	r3, r2
 8002290:	3302      	adds	r3, #2
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	6812      	ldr	r2, [r2, #0]
 8002298:	4413      	add	r3, r2
 800229a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022a4:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	699a      	ldr	r2, [r3, #24]
 80022ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d907      	bls.n	80022c4 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	699a      	ldr	r2, [r3, #24]
 80022b8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80022bc:	1ad2      	subs	r2, r2, r3
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	619a      	str	r2, [r3, #24]
 80022c2:	e002      	b.n	80022ca <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2200      	movs	r2, #0
 80022c8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f040 80b9 	bne.w	8002446 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	785b      	ldrb	r3, [r3, #1]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d126      	bne.n	800232a <HAL_PCD_EP_DB_Transmit+0xc8>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	461a      	mov	r2, r3
 80022ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f0:	4413      	add	r3, r2
 80022f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	011a      	lsls	r2, r3, #4
 80022fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022fc:	4413      	add	r3, r2
 80022fe:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	b29b      	uxth	r3, r3
 800230a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800230e:	b29a      	uxth	r2, r3
 8002310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002312:	801a      	strh	r2, [r3, #0]
 8002314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	b29b      	uxth	r3, r3
 800231a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800231e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002322:	b29a      	uxth	r2, r3
 8002324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002326:	801a      	strh	r2, [r3, #0]
 8002328:	e01a      	b.n	8002360 <HAL_PCD_EP_DB_Transmit+0xfe>
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	785b      	ldrb	r3, [r3, #1]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d116      	bne.n	8002360 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	637b      	str	r3, [r7, #52]	@ 0x34
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002340:	b29b      	uxth	r3, r3
 8002342:	461a      	mov	r2, r3
 8002344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002346:	4413      	add	r3, r2
 8002348:	637b      	str	r3, [r7, #52]	@ 0x34
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	011a      	lsls	r2, r3, #4
 8002350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002352:	4413      	add	r3, r2
 8002354:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002358:	633b      	str	r3, [r7, #48]	@ 0x30
 800235a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800235c:	2200      	movs	r2, #0
 800235e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	785b      	ldrb	r3, [r3, #1]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d126      	bne.n	80023bc <HAL_PCD_EP_DB_Transmit+0x15a>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	61fb      	str	r3, [r7, #28]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800237c:	b29b      	uxth	r3, r3
 800237e:	461a      	mov	r2, r3
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	4413      	add	r3, r2
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	011a      	lsls	r2, r3, #4
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	4413      	add	r3, r2
 8002390:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002394:	61bb      	str	r3, [r7, #24]
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	881b      	ldrh	r3, [r3, #0]
 800239a:	b29b      	uxth	r3, r3
 800239c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	801a      	strh	r2, [r3, #0]
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	881b      	ldrh	r3, [r3, #0]
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	801a      	strh	r2, [r3, #0]
 80023ba:	e017      	b.n	80023ec <HAL_PCD_EP_DB_Transmit+0x18a>
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	785b      	ldrb	r3, [r3, #1]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d113      	bne.n	80023ec <HAL_PCD_EP_DB_Transmit+0x18a>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	461a      	mov	r2, r3
 80023d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d2:	4413      	add	r3, r2
 80023d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	011a      	lsls	r2, r3, #4
 80023dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023de:	4413      	add	r3, r2
 80023e0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80023e4:	623b      	str	r3, [r7, #32]
 80023e6:	6a3b      	ldr	r3, [r7, #32]
 80023e8:	2200      	movs	r2, #0
 80023ea:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	4619      	mov	r1, r3
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f006 fea3 	bl	800913e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 82fc 	beq.w	80029fc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	461a      	mov	r2, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	b29b      	uxth	r3, r3
 8002416:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800241a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800241e:	82fb      	strh	r3, [r7, #22]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	461a      	mov	r2, r3
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	441a      	add	r2, r3
 800242e:	8afb      	ldrh	r3, [r7, #22]
 8002430:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002434:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002438:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800243c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002440:	b29b      	uxth	r3, r3
 8002442:	8013      	strh	r3, [r2, #0]
 8002444:	e2da      	b.n	80029fc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002446:	88fb      	ldrh	r3, [r7, #6]
 8002448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d021      	beq.n	8002494 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800246a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	441a      	add	r2, r3
 800247c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002480:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002484:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002488:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800248c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002490:	b29b      	uxth	r3, r3
 8002492:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800249a:	2b01      	cmp	r3, #1
 800249c:	f040 82ae 	bne.w	80029fc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	695a      	ldr	r2, [r3, #20]
 80024a4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80024a8:	441a      	add	r2, r3
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	69da      	ldr	r2, [r3, #28]
 80024b2:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80024b6:	441a      	add	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	6a1a      	ldr	r2, [r3, #32]
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d30b      	bcc.n	80024e0 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	6a1a      	ldr	r2, [r3, #32]
 80024d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024d8:	1ad2      	subs	r2, r2, r3
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	621a      	str	r2, [r3, #32]
 80024de:	e017      	b.n	8002510 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d108      	bne.n	80024fa <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80024e8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80024ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80024f8:	e00a      	b.n	8002510 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	2200      	movs	r2, #0
 800250e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	785b      	ldrb	r3, [r3, #1]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d165      	bne.n	80025e4 <HAL_PCD_EP_DB_Transmit+0x382>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002526:	b29b      	uxth	r3, r3
 8002528:	461a      	mov	r2, r3
 800252a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800252c:	4413      	add	r3, r2
 800252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	011a      	lsls	r2, r3, #4
 8002536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002538:	4413      	add	r3, r2
 800253a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800253e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002542:	881b      	ldrh	r3, [r3, #0]
 8002544:	b29b      	uxth	r3, r3
 8002546:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800254a:	b29a      	uxth	r2, r3
 800254c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800254e:	801a      	strh	r2, [r3, #0]
 8002550:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10a      	bne.n	800256e <HAL_PCD_EP_DB_Transmit+0x30c>
 8002558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	b29b      	uxth	r3, r3
 800255e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002566:	b29a      	uxth	r2, r3
 8002568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800256a:	801a      	strh	r2, [r3, #0]
 800256c:	e057      	b.n	800261e <HAL_PCD_EP_DB_Transmit+0x3bc>
 800256e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002572:	2b3e      	cmp	r3, #62	@ 0x3e
 8002574:	d818      	bhi.n	80025a8 <HAL_PCD_EP_DB_Transmit+0x346>
 8002576:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800257a:	085b      	lsrs	r3, r3, #1
 800257c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800257e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <HAL_PCD_EP_DB_Transmit+0x32e>
 800258a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800258c:	3301      	adds	r3, #1
 800258e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	b29a      	uxth	r2, r3
 8002596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002598:	b29b      	uxth	r3, r3
 800259a:	029b      	lsls	r3, r3, #10
 800259c:	b29b      	uxth	r3, r3
 800259e:	4313      	orrs	r3, r2
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a4:	801a      	strh	r2, [r3, #0]
 80025a6:	e03a      	b.n	800261e <HAL_PCD_EP_DB_Transmit+0x3bc>
 80025a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025ac:	095b      	lsrs	r3, r3, #5
 80025ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025b4:	f003 031f 	and.w	r3, r3, #31
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d102      	bne.n	80025c2 <HAL_PCD_EP_DB_Transmit+0x360>
 80025bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025be:	3b01      	subs	r3, #1
 80025c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025c4:	881b      	ldrh	r3, [r3, #0]
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	029b      	lsls	r3, r3, #10
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	4313      	orrs	r3, r2
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025dc:	b29a      	uxth	r2, r3
 80025de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e0:	801a      	strh	r2, [r3, #0]
 80025e2:	e01c      	b.n	800261e <HAL_PCD_EP_DB_Transmit+0x3bc>
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	785b      	ldrb	r3, [r3, #1]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d118      	bne.n	800261e <HAL_PCD_EP_DB_Transmit+0x3bc>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	461a      	mov	r2, r3
 80025fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002600:	4413      	add	r3, r2
 8002602:	647b      	str	r3, [r7, #68]	@ 0x44
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	011a      	lsls	r2, r3, #4
 800260a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800260c:	4413      	add	r3, r2
 800260e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002612:	643b      	str	r3, [r7, #64]	@ 0x40
 8002614:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002618:	b29a      	uxth	r2, r3
 800261a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800261c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6818      	ldr	r0, [r3, #0]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	6959      	ldr	r1, [r3, #20]
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	891a      	ldrh	r2, [r3, #8]
 800262a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800262e:	b29b      	uxth	r3, r3
 8002630:	f005 fced 	bl	800800e <USB_WritePMA>
 8002634:	e1e2      	b.n	80029fc <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	3306      	adds	r3, #6
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	4413      	add	r3, r2
 8002654:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800265e:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	699a      	ldr	r2, [r3, #24]
 8002666:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800266a:	429a      	cmp	r2, r3
 800266c:	d307      	bcc.n	800267e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	699a      	ldr	r2, [r3, #24]
 8002672:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002676:	1ad2      	subs	r2, r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	619a      	str	r2, [r3, #24]
 800267c:	e002      	b.n	8002684 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2200      	movs	r2, #0
 8002682:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	2b00      	cmp	r3, #0
 800268a:	f040 80c0 	bne.w	800280e <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	785b      	ldrb	r3, [r3, #1]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d126      	bne.n	80026e4 <HAL_PCD_EP_DB_Transmit+0x482>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	461a      	mov	r2, r3
 80026a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026aa:	4413      	add	r3, r2
 80026ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	011a      	lsls	r2, r3, #4
 80026b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026b6:	4413      	add	r3, r2
 80026b8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80026bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80026be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026cc:	801a      	strh	r2, [r3, #0]
 80026ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026d0:	881b      	ldrh	r3, [r3, #0]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026dc:	b29a      	uxth	r2, r3
 80026de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026e0:	801a      	strh	r2, [r3, #0]
 80026e2:	e01a      	b.n	800271a <HAL_PCD_EP_DB_Transmit+0x4b8>
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	785b      	ldrb	r3, [r3, #1]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d116      	bne.n	800271a <HAL_PCD_EP_DB_Transmit+0x4b8>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	461a      	mov	r2, r3
 80026fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002700:	4413      	add	r3, r2
 8002702:	667b      	str	r3, [r7, #100]	@ 0x64
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	011a      	lsls	r2, r3, #4
 800270a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800270c:	4413      	add	r3, r2
 800270e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002712:	663b      	str	r3, [r7, #96]	@ 0x60
 8002714:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002716:	2200      	movs	r2, #0
 8002718:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	785b      	ldrb	r3, [r3, #1]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d12b      	bne.n	8002780 <HAL_PCD_EP_DB_Transmit+0x51e>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002736:	b29b      	uxth	r3, r3
 8002738:	461a      	mov	r2, r3
 800273a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800273c:	4413      	add	r3, r2
 800273e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	011a      	lsls	r2, r3, #4
 8002746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002748:	4413      	add	r3, r2
 800274a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800274e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002752:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002756:	881b      	ldrh	r3, [r3, #0]
 8002758:	b29b      	uxth	r3, r3
 800275a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800275e:	b29a      	uxth	r2, r3
 8002760:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002764:	801a      	strh	r2, [r3, #0]
 8002766:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	b29b      	uxth	r3, r3
 800276e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002772:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002776:	b29a      	uxth	r2, r3
 8002778:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800277c:	801a      	strh	r2, [r3, #0]
 800277e:	e017      	b.n	80027b0 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	785b      	ldrb	r3, [r3, #1]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d113      	bne.n	80027b0 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002790:	b29b      	uxth	r3, r3
 8002792:	461a      	mov	r2, r3
 8002794:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002796:	4413      	add	r3, r2
 8002798:	677b      	str	r3, [r7, #116]	@ 0x74
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	011a      	lsls	r2, r3, #4
 80027a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027a2:	4413      	add	r3, r2
 80027a4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80027a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80027aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027ac:	2200      	movs	r2, #0
 80027ae:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	4619      	mov	r1, r3
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f006 fcc1 	bl	800913e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80027bc:	88fb      	ldrh	r3, [r7, #6]
 80027be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f040 811a 	bne.w	80029fc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	461a      	mov	r2, r3
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	881b      	ldrh	r3, [r3, #0]
 80027d8:	b29b      	uxth	r3, r3
 80027da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027e2:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	441a      	add	r2, r3
 80027f4:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80027f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002800:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002808:	b29b      	uxth	r3, r3
 800280a:	8013      	strh	r3, [r2, #0]
 800280c:	e0f6      	b.n	80029fc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d121      	bne.n	800285c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	461a      	mov	r2, r3
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	b29b      	uxth	r3, r3
 800282a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800282e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002832:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	441a      	add	r2, r3
 8002844:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002848:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800284c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002850:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002854:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002858:	b29b      	uxth	r3, r3
 800285a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002862:	2b01      	cmp	r3, #1
 8002864:	f040 80ca 	bne.w	80029fc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	695a      	ldr	r2, [r3, #20]
 800286c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002870:	441a      	add	r2, r3
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	69da      	ldr	r2, [r3, #28]
 800287a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800287e:	441a      	add	r2, r3
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	6a1a      	ldr	r2, [r3, #32]
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	429a      	cmp	r2, r3
 800288e:	d30b      	bcc.n	80028a8 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	6a1a      	ldr	r2, [r3, #32]
 800289c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028a0:	1ad2      	subs	r2, r2, r3
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	621a      	str	r2, [r3, #32]
 80028a6:	e017      	b.n	80028d8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d108      	bne.n	80028c2 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80028b0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80028b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80028c0:	e00a      	b.n	80028d8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2200      	movs	r2, #0
 80028ce:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	785b      	ldrb	r3, [r3, #1]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d165      	bne.n	80029b2 <HAL_PCD_EP_DB_Transmit+0x750>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028fa:	4413      	add	r3, r2
 80028fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	011a      	lsls	r2, r3, #4
 8002904:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002906:	4413      	add	r3, r2
 8002908:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800290c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800290e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	b29b      	uxth	r3, r3
 8002914:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002918:	b29a      	uxth	r2, r3
 800291a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800291c:	801a      	strh	r2, [r3, #0]
 800291e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10a      	bne.n	800293c <HAL_PCD_EP_DB_Transmit+0x6da>
 8002926:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	b29b      	uxth	r3, r3
 800292c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002930:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002934:	b29a      	uxth	r2, r3
 8002936:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002938:	801a      	strh	r2, [r3, #0]
 800293a:	e054      	b.n	80029e6 <HAL_PCD_EP_DB_Transmit+0x784>
 800293c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002940:	2b3e      	cmp	r3, #62	@ 0x3e
 8002942:	d818      	bhi.n	8002976 <HAL_PCD_EP_DB_Transmit+0x714>
 8002944:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800294c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d002      	beq.n	800295e <HAL_PCD_EP_DB_Transmit+0x6fc>
 8002958:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800295a:	3301      	adds	r3, #1
 800295c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800295e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	b29a      	uxth	r2, r3
 8002964:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002966:	b29b      	uxth	r3, r3
 8002968:	029b      	lsls	r3, r3, #10
 800296a:	b29b      	uxth	r3, r3
 800296c:	4313      	orrs	r3, r2
 800296e:	b29a      	uxth	r2, r3
 8002970:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002972:	801a      	strh	r2, [r3, #0]
 8002974:	e037      	b.n	80029e6 <HAL_PCD_EP_DB_Transmit+0x784>
 8002976:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800297e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	2b00      	cmp	r3, #0
 8002988:	d102      	bne.n	8002990 <HAL_PCD_EP_DB_Transmit+0x72e>
 800298a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800298c:	3b01      	subs	r3, #1
 800298e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002990:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	b29a      	uxth	r2, r3
 8002996:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002998:	b29b      	uxth	r3, r3
 800299a:	029b      	lsls	r3, r3, #10
 800299c:	b29b      	uxth	r3, r3
 800299e:	4313      	orrs	r3, r2
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029ae:	801a      	strh	r2, [r3, #0]
 80029b0:	e019      	b.n	80029e6 <HAL_PCD_EP_DB_Transmit+0x784>
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	785b      	ldrb	r3, [r3, #1]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d115      	bne.n	80029e6 <HAL_PCD_EP_DB_Transmit+0x784>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	461a      	mov	r2, r3
 80029c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029c8:	4413      	add	r3, r2
 80029ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	011a      	lsls	r2, r3, #4
 80029d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d4:	4413      	add	r3, r2
 80029d6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80029da:	653b      	str	r3, [r7, #80]	@ 0x50
 80029dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029e4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6818      	ldr	r0, [r3, #0]
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	6959      	ldr	r1, [r3, #20]
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	895a      	ldrh	r2, [r3, #10]
 80029f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	f005 fb09 	bl	800800e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	461a      	mov	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	881b      	ldrh	r3, [r3, #0]
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a16:	82bb      	strh	r3, [r7, #20]
 8002a18:	8abb      	ldrh	r3, [r7, #20]
 8002a1a:	f083 0310 	eor.w	r3, r3, #16
 8002a1e:	82bb      	strh	r3, [r7, #20]
 8002a20:	8abb      	ldrh	r3, [r7, #20]
 8002a22:	f083 0320 	eor.w	r3, r3, #32
 8002a26:	82bb      	strh	r3, [r7, #20]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	441a      	add	r2, r3
 8002a36:	8abb      	ldrh	r3, [r7, #20]
 8002a38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3790      	adds	r7, #144	@ 0x90
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a64:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a68:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d102      	bne.n	8002a7e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	f000 bff4 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 816d 	beq.w	8002d6e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a94:	4bb4      	ldr	r3, [pc, #720]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 030c 	and.w	r3, r3, #12
 8002a9c:	2b04      	cmp	r3, #4
 8002a9e:	d00c      	beq.n	8002aba <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002aa0:	4bb1      	ldr	r3, [pc, #708]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f003 030c 	and.w	r3, r3, #12
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d157      	bne.n	8002b5c <HAL_RCC_OscConfig+0x104>
 8002aac:	4bae      	ldr	r3, [pc, #696]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ab4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ab8:	d150      	bne.n	8002b5c <HAL_RCC_OscConfig+0x104>
 8002aba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002abe:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002ac6:	fa93 f3a3 	rbit	r3, r3
 8002aca:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ace:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad2:	fab3 f383 	clz	r3, r3
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ada:	d802      	bhi.n	8002ae2 <HAL_RCC_OscConfig+0x8a>
 8002adc:	4ba2      	ldr	r3, [pc, #648]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	e015      	b.n	8002b0e <HAL_RCC_OscConfig+0xb6>
 8002ae2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ae6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aea:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002aee:	fa93 f3a3 	rbit	r3, r3
 8002af2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002af6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002afa:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002afe:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002b02:	fa93 f3a3 	rbit	r3, r3
 8002b06:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002b0a:	4b97      	ldr	r3, [pc, #604]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b12:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002b16:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002b1a:	fa92 f2a2 	rbit	r2, r2
 8002b1e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002b22:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002b26:	fab2 f282 	clz	r2, r2
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	f042 0220 	orr.w	r2, r2, #32
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	f002 021f 	and.w	r2, r2, #31
 8002b36:	2101      	movs	r1, #1
 8002b38:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 8114 	beq.w	8002d6c <HAL_RCC_OscConfig+0x314>
 8002b44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f040 810b 	bne.w	8002d6c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f000 bf85 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b6c:	d106      	bne.n	8002b7c <HAL_RCC_OscConfig+0x124>
 8002b6e:	4b7e      	ldr	r3, [pc, #504]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a7d      	ldr	r2, [pc, #500]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	e036      	b.n	8002bea <HAL_RCC_OscConfig+0x192>
 8002b7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b80:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d10c      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x14e>
 8002b8c:	4b76      	ldr	r3, [pc, #472]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a75      	ldr	r2, [pc, #468]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002b92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	4b73      	ldr	r3, [pc, #460]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a72      	ldr	r2, [pc, #456]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002b9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ba2:	6013      	str	r3, [r2, #0]
 8002ba4:	e021      	b.n	8002bea <HAL_RCC_OscConfig+0x192>
 8002ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002baa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bb6:	d10c      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x17a>
 8002bb8:	4b6b      	ldr	r3, [pc, #428]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a6a      	ldr	r2, [pc, #424]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002bbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bc2:	6013      	str	r3, [r2, #0]
 8002bc4:	4b68      	ldr	r3, [pc, #416]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a67      	ldr	r2, [pc, #412]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002bca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bce:	6013      	str	r3, [r2, #0]
 8002bd0:	e00b      	b.n	8002bea <HAL_RCC_OscConfig+0x192>
 8002bd2:	4b65      	ldr	r3, [pc, #404]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a64      	ldr	r2, [pc, #400]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002bd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bdc:	6013      	str	r3, [r2, #0]
 8002bde:	4b62      	ldr	r3, [pc, #392]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a61      	ldr	r2, [pc, #388]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002be4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002be8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bea:	4b5f      	ldr	r3, [pc, #380]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bee:	f023 020f 	bic.w	r2, r3, #15
 8002bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	495a      	ldr	r1, [pc, #360]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c08:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d054      	beq.n	8002cbe <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c14:	f7fe f8ba 	bl	8000d8c <HAL_GetTick>
 8002c18:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c1c:	e00a      	b.n	8002c34 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c1e:	f7fe f8b5 	bl	8000d8c <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b64      	cmp	r3, #100	@ 0x64
 8002c2c:	d902      	bls.n	8002c34 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	f000 bf19 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
 8002c34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c38:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002c40:	fa93 f3a3 	rbit	r3, r3
 8002c44:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002c48:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c4c:	fab3 f383 	clz	r3, r3
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c54:	d802      	bhi.n	8002c5c <HAL_RCC_OscConfig+0x204>
 8002c56:	4b44      	ldr	r3, [pc, #272]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	e015      	b.n	8002c88 <HAL_RCC_OscConfig+0x230>
 8002c5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c60:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002c68:	fa93 f3a3 	rbit	r3, r3
 8002c6c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002c70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c74:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002c78:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002c7c:	fa93 f3a3 	rbit	r3, r3
 8002c80:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002c84:	4b38      	ldr	r3, [pc, #224]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c88:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c8c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002c90:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002c94:	fa92 f2a2 	rbit	r2, r2
 8002c98:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002c9c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002ca0:	fab2 f282 	clz	r2, r2
 8002ca4:	b2d2      	uxtb	r2, r2
 8002ca6:	f042 0220 	orr.w	r2, r2, #32
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	f002 021f 	and.w	r2, r2, #31
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0b0      	beq.n	8002c1e <HAL_RCC_OscConfig+0x1c6>
 8002cbc:	e057      	b.n	8002d6e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cbe:	f7fe f865 	bl	8000d8c <HAL_GetTick>
 8002cc2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cc6:	e00a      	b.n	8002cde <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cc8:	f7fe f860 	bl	8000d8c <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b64      	cmp	r3, #100	@ 0x64
 8002cd6:	d902      	bls.n	8002cde <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	f000 bec4 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
 8002cde:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ce2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002cea:	fa93 f3a3 	rbit	r3, r3
 8002cee:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002cf2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cfe:	d802      	bhi.n	8002d06 <HAL_RCC_OscConfig+0x2ae>
 8002d00:	4b19      	ldr	r3, [pc, #100]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	e015      	b.n	8002d32 <HAL_RCC_OscConfig+0x2da>
 8002d06:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d0a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002d12:	fa93 f3a3 	rbit	r3, r3
 8002d16:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002d1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d1e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002d22:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002d26:	fa93 f3a3 	rbit	r3, r3
 8002d2a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d68 <HAL_RCC_OscConfig+0x310>)
 8002d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d32:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d36:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002d3a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002d3e:	fa92 f2a2 	rbit	r2, r2
 8002d42:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002d46:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002d4a:	fab2 f282 	clz	r2, r2
 8002d4e:	b2d2      	uxtb	r2, r2
 8002d50:	f042 0220 	orr.w	r2, r2, #32
 8002d54:	b2d2      	uxtb	r2, r2
 8002d56:	f002 021f 	and.w	r2, r2, #31
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d60:	4013      	ands	r3, r2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1b0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x270>
 8002d66:	e002      	b.n	8002d6e <HAL_RCC_OscConfig+0x316>
 8002d68:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f000 816c 	beq.w	800305c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d84:	4bcc      	ldr	r3, [pc, #816]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 030c 	and.w	r3, r3, #12
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00b      	beq.n	8002da8 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d90:	4bc9      	ldr	r3, [pc, #804]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f003 030c 	and.w	r3, r3, #12
 8002d98:	2b08      	cmp	r3, #8
 8002d9a:	d16d      	bne.n	8002e78 <HAL_RCC_OscConfig+0x420>
 8002d9c:	4bc6      	ldr	r3, [pc, #792]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d167      	bne.n	8002e78 <HAL_RCC_OscConfig+0x420>
 8002da8:	2302      	movs	r3, #2
 8002daa:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dae:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002dba:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dbe:	fab3 f383 	clz	r3, r3
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dc6:	d802      	bhi.n	8002dce <HAL_RCC_OscConfig+0x376>
 8002dc8:	4bbb      	ldr	r3, [pc, #748]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	e013      	b.n	8002df6 <HAL_RCC_OscConfig+0x39e>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002dd8:	fa93 f3a3 	rbit	r3, r3
 8002ddc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002de0:	2302      	movs	r3, #2
 8002de2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002de6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002dea:	fa93 f3a3 	rbit	r3, r3
 8002dee:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002df2:	4bb1      	ldr	r3, [pc, #708]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df6:	2202      	movs	r2, #2
 8002df8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002dfc:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002e00:	fa92 f2a2 	rbit	r2, r2
 8002e04:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002e08:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002e0c:	fab2 f282 	clz	r2, r2
 8002e10:	b2d2      	uxtb	r2, r2
 8002e12:	f042 0220 	orr.w	r2, r2, #32
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	f002 021f 	and.w	r2, r2, #31
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00a      	beq.n	8002e3e <HAL_RCC_OscConfig+0x3e6>
 8002e28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d002      	beq.n	8002e3e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	f000 be14 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3e:	4b9e      	ldr	r3, [pc, #632]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e4a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	21f8      	movs	r1, #248	@ 0xf8
 8002e54:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e58:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002e5c:	fa91 f1a1 	rbit	r1, r1
 8002e60:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002e64:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002e68:	fab1 f181 	clz	r1, r1
 8002e6c:	b2c9      	uxtb	r1, r1
 8002e6e:	408b      	lsls	r3, r1
 8002e70:	4991      	ldr	r1, [pc, #580]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e76:	e0f1      	b.n	800305c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f000 8083 	beq.w	8002f90 <HAL_RCC_OscConfig+0x538>
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e90:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002e94:	fa93 f3a3 	rbit	r3, r3
 8002e98:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002e9c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ea0:	fab3 f383 	clz	r3, r3
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002eaa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb6:	f7fd ff69 	bl	8000d8c <HAL_GetTick>
 8002eba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ebe:	e00a      	b.n	8002ed6 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ec0:	f7fd ff64 	bl	8000d8c <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d902      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	f000 bdc8 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002edc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002ee0:	fa93 f3a3 	rbit	r3, r3
 8002ee4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002ee8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eec:	fab3 f383 	clz	r3, r3
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ef4:	d802      	bhi.n	8002efc <HAL_RCC_OscConfig+0x4a4>
 8002ef6:	4b70      	ldr	r3, [pc, #448]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	e013      	b.n	8002f24 <HAL_RCC_OscConfig+0x4cc>
 8002efc:	2302      	movs	r3, #2
 8002efe:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f02:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002f06:	fa93 f3a3 	rbit	r3, r3
 8002f0a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002f0e:	2302      	movs	r3, #2
 8002f10:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002f14:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002f18:	fa93 f3a3 	rbit	r3, r3
 8002f1c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002f20:	4b65      	ldr	r3, [pc, #404]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f24:	2202      	movs	r2, #2
 8002f26:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002f2a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002f2e:	fa92 f2a2 	rbit	r2, r2
 8002f32:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002f36:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002f3a:	fab2 f282 	clz	r2, r2
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	f042 0220 	orr.w	r2, r2, #32
 8002f44:	b2d2      	uxtb	r2, r2
 8002f46:	f002 021f 	and.w	r2, r2, #31
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d0b4      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f56:	4b58      	ldr	r3, [pc, #352]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	21f8      	movs	r1, #248	@ 0xf8
 8002f6c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002f74:	fa91 f1a1 	rbit	r1, r1
 8002f78:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002f7c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002f80:	fab1 f181 	clz	r1, r1
 8002f84:	b2c9      	uxtb	r1, r1
 8002f86:	408b      	lsls	r3, r1
 8002f88:	494b      	ldr	r1, [pc, #300]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	600b      	str	r3, [r1, #0]
 8002f8e:	e065      	b.n	800305c <HAL_RCC_OscConfig+0x604>
 8002f90:	2301      	movs	r3, #1
 8002f92:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f96:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002f9a:	fa93 f3a3 	rbit	r3, r3
 8002f9e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002fa2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fb0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	2300      	movs	r3, #0
 8002fba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbc:	f7fd fee6 	bl	8000d8c <HAL_GetTick>
 8002fc0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc4:	e00a      	b.n	8002fdc <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fc6:	f7fd fee1 	bl	8000d8c <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d902      	bls.n	8002fdc <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	f000 bd45 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002fe6:	fa93 f3a3 	rbit	r3, r3
 8002fea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002fee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff2:	fab3 f383 	clz	r3, r3
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ffa:	d802      	bhi.n	8003002 <HAL_RCC_OscConfig+0x5aa>
 8002ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	e013      	b.n	800302a <HAL_RCC_OscConfig+0x5d2>
 8003002:	2302      	movs	r3, #2
 8003004:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003008:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800300c:	fa93 f3a3 	rbit	r3, r3
 8003010:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003014:	2302      	movs	r3, #2
 8003016:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800301a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800301e:	fa93 f3a3 	rbit	r3, r3
 8003022:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003026:	4b24      	ldr	r3, [pc, #144]	@ (80030b8 <HAL_RCC_OscConfig+0x660>)
 8003028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302a:	2202      	movs	r2, #2
 800302c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003030:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003034:	fa92 f2a2 	rbit	r2, r2
 8003038:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800303c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003040:	fab2 f282 	clz	r2, r2
 8003044:	b2d2      	uxtb	r2, r2
 8003046:	f042 0220 	orr.w	r2, r2, #32
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	f002 021f 	and.w	r2, r2, #31
 8003050:	2101      	movs	r1, #1
 8003052:	fa01 f202 	lsl.w	r2, r1, r2
 8003056:	4013      	ands	r3, r2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d1b4      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800305c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003060:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 8115 	beq.w	800329c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003072:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003076:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d07e      	beq.n	8003180 <HAL_RCC_OscConfig+0x728>
 8003082:	2301      	movs	r3, #1
 8003084:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003088:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800308c:	fa93 f3a3 	rbit	r3, r3
 8003090:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003094:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	461a      	mov	r2, r3
 80030a0:	4b06      	ldr	r3, [pc, #24]	@ (80030bc <HAL_RCC_OscConfig+0x664>)
 80030a2:	4413      	add	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	461a      	mov	r2, r3
 80030a8:	2301      	movs	r3, #1
 80030aa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ac:	f7fd fe6e 	bl	8000d8c <HAL_GetTick>
 80030b0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030b4:	e00f      	b.n	80030d6 <HAL_RCC_OscConfig+0x67e>
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000
 80030bc:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030c0:	f7fd fe64 	bl	8000d8c <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d902      	bls.n	80030d6 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	f000 bcc8 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
 80030d6:	2302      	movs	r3, #2
 80030d8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80030e0:	fa93 f3a3 	rbit	r3, r3
 80030e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80030e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80030f0:	2202      	movs	r2, #2
 80030f2:	601a      	str	r2, [r3, #0]
 80030f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	fa93 f2a3 	rbit	r2, r3
 8003102:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003106:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003110:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003114:	2202      	movs	r2, #2
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800311c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	fa93 f2a3 	rbit	r2, r3
 8003126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800312e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003130:	4bb0      	ldr	r3, [pc, #704]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003132:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003138:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800313c:	2102      	movs	r1, #2
 800313e:	6019      	str	r1, [r3, #0]
 8003140:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003144:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	fa93 f1a3 	rbit	r1, r3
 800314e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003152:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003156:	6019      	str	r1, [r3, #0]
  return result;
 8003158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	fab3 f383 	clz	r3, r3
 8003166:	b2db      	uxtb	r3, r3
 8003168:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800316c:	b2db      	uxtb	r3, r3
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	2101      	movs	r1, #1
 8003174:	fa01 f303 	lsl.w	r3, r1, r3
 8003178:	4013      	ands	r3, r2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0a0      	beq.n	80030c0 <HAL_RCC_OscConfig+0x668>
 800317e:	e08d      	b.n	800329c <HAL_RCC_OscConfig+0x844>
 8003180:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003184:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003188:	2201      	movs	r2, #1
 800318a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003190:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	fa93 f2a3 	rbit	r2, r3
 800319a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80031a2:	601a      	str	r2, [r3, #0]
  return result;
 80031a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80031ac:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ae:	fab3 f383 	clz	r3, r3
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	461a      	mov	r2, r3
 80031b6:	4b90      	ldr	r3, [pc, #576]	@ (80033f8 <HAL_RCC_OscConfig+0x9a0>)
 80031b8:	4413      	add	r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	461a      	mov	r2, r3
 80031be:	2300      	movs	r3, #0
 80031c0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c2:	f7fd fde3 	bl	8000d8c <HAL_GetTick>
 80031c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031ca:	e00a      	b.n	80031e2 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031cc:	f7fd fdde 	bl	8000d8c <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d902      	bls.n	80031e2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	f000 bc42 	b.w	8003a66 <HAL_RCC_OscConfig+0x100e>
 80031e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80031ea:	2202      	movs	r2, #2
 80031ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	fa93 f2a3 	rbit	r2, r3
 80031fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003200:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800320e:	2202      	movs	r2, #2
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003216:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	fa93 f2a3 	rbit	r2, r3
 8003220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003224:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800322e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003232:	2202      	movs	r2, #2
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	fa93 f2a3 	rbit	r2, r3
 8003244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003248:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800324c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800324e:	4b69      	ldr	r3, [pc, #420]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003250:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003256:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800325a:	2102      	movs	r1, #2
 800325c:	6019      	str	r1, [r3, #0]
 800325e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003262:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	fa93 f1a3 	rbit	r1, r3
 800326c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003270:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003274:	6019      	str	r1, [r3, #0]
  return result;
 8003276:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	fab3 f383 	clz	r3, r3
 8003284:	b2db      	uxtb	r3, r3
 8003286:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800328a:	b2db      	uxtb	r3, r3
 800328c:	f003 031f 	and.w	r3, r3, #31
 8003290:	2101      	movs	r1, #1
 8003292:	fa01 f303 	lsl.w	r3, r1, r3
 8003296:	4013      	ands	r3, r2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d197      	bne.n	80031cc <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800329c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 819e 	beq.w	80035ee <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032b2:	2300      	movs	r3, #0
 80032b4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032b8:	4b4e      	ldr	r3, [pc, #312]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d116      	bne.n	80032f2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032c4:	4b4b      	ldr	r3, [pc, #300]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	4a4a      	ldr	r2, [pc, #296]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80032ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032ce:	61d3      	str	r3, [r2, #28]
 80032d0:	4b48      	ldr	r3, [pc, #288]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80032d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032dc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80032ea:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80032ec:	2301      	movs	r3, #1
 80032ee:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f2:	4b42      	ldr	r3, [pc, #264]	@ (80033fc <HAL_RCC_OscConfig+0x9a4>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d11a      	bne.n	8003334 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032fe:	4b3f      	ldr	r3, [pc, #252]	@ (80033fc <HAL_RCC_OscConfig+0x9a4>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a3e      	ldr	r2, [pc, #248]	@ (80033fc <HAL_RCC_OscConfig+0x9a4>)
 8003304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003308:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800330a:	f7fd fd3f 	bl	8000d8c <HAL_GetTick>
 800330e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003312:	e009      	b.n	8003328 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003314:	f7fd fd3a 	bl	8000d8c <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b64      	cmp	r3, #100	@ 0x64
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e39e      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003328:	4b34      	ldr	r3, [pc, #208]	@ (80033fc <HAL_RCC_OscConfig+0x9a4>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0ef      	beq.n	8003314 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003334:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003338:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d106      	bne.n	8003352 <HAL_RCC_OscConfig+0x8fa>
 8003344:	4b2b      	ldr	r3, [pc, #172]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	4a2a      	ldr	r2, [pc, #168]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	6213      	str	r3, [r2, #32]
 8003350:	e035      	b.n	80033be <HAL_RCC_OscConfig+0x966>
 8003352:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003356:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10c      	bne.n	800337c <HAL_RCC_OscConfig+0x924>
 8003362:	4b24      	ldr	r3, [pc, #144]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	4a23      	ldr	r2, [pc, #140]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003368:	f023 0301 	bic.w	r3, r3, #1
 800336c:	6213      	str	r3, [r2, #32]
 800336e:	4b21      	ldr	r3, [pc, #132]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	4a20      	ldr	r2, [pc, #128]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003374:	f023 0304 	bic.w	r3, r3, #4
 8003378:	6213      	str	r3, [r2, #32]
 800337a:	e020      	b.n	80033be <HAL_RCC_OscConfig+0x966>
 800337c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003380:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	2b05      	cmp	r3, #5
 800338a:	d10c      	bne.n	80033a6 <HAL_RCC_OscConfig+0x94e>
 800338c:	4b19      	ldr	r3, [pc, #100]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	4a18      	ldr	r2, [pc, #96]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 8003392:	f043 0304 	orr.w	r3, r3, #4
 8003396:	6213      	str	r3, [r2, #32]
 8003398:	4b16      	ldr	r3, [pc, #88]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	4a15      	ldr	r2, [pc, #84]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 800339e:	f043 0301 	orr.w	r3, r3, #1
 80033a2:	6213      	str	r3, [r2, #32]
 80033a4:	e00b      	b.n	80033be <HAL_RCC_OscConfig+0x966>
 80033a6:	4b13      	ldr	r3, [pc, #76]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	4a12      	ldr	r2, [pc, #72]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80033ac:	f023 0301 	bic.w	r3, r3, #1
 80033b0:	6213      	str	r3, [r2, #32]
 80033b2:	4b10      	ldr	r3, [pc, #64]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	4a0f      	ldr	r2, [pc, #60]	@ (80033f4 <HAL_RCC_OscConfig+0x99c>)
 80033b8:	f023 0304 	bic.w	r3, r3, #4
 80033bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f000 8087 	beq.w	80034de <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033d0:	f7fd fcdc 	bl	8000d8c <HAL_GetTick>
 80033d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d8:	e012      	b.n	8003400 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033da:	f7fd fcd7 	bl	8000d8c <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d908      	bls.n	8003400 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e339      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
 80033f2:	bf00      	nop
 80033f4:	40021000 	.word	0x40021000
 80033f8:	10908120 	.word	0x10908120
 80033fc:	40007000 	.word	0x40007000
 8003400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003404:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003408:	2202      	movs	r2, #2
 800340a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003410:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	fa93 f2a3 	rbit	r2, r3
 800341a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003428:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800342c:	2202      	movs	r2, #2
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003434:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	fa93 f2a3 	rbit	r2, r3
 800343e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003442:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003446:	601a      	str	r2, [r3, #0]
  return result;
 8003448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800344c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003450:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003452:	fab3 f383 	clz	r3, r3
 8003456:	b2db      	uxtb	r3, r3
 8003458:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d102      	bne.n	8003468 <HAL_RCC_OscConfig+0xa10>
 8003462:	4b98      	ldr	r3, [pc, #608]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	e013      	b.n	8003490 <HAL_RCC_OscConfig+0xa38>
 8003468:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003470:	2202      	movs	r2, #2
 8003472:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003478:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	fa93 f2a3 	rbit	r2, r3
 8003482:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003486:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	4b8d      	ldr	r3, [pc, #564]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003494:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003498:	2102      	movs	r1, #2
 800349a:	6011      	str	r1, [r2, #0]
 800349c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034a0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80034a4:	6812      	ldr	r2, [r2, #0]
 80034a6:	fa92 f1a2 	rbit	r1, r2
 80034aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034ae:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034b2:	6011      	str	r1, [r2, #0]
  return result;
 80034b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034b8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034bc:	6812      	ldr	r2, [r2, #0]
 80034be:	fab2 f282 	clz	r2, r2
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	f002 021f 	and.w	r2, r2, #31
 80034ce:	2101      	movs	r1, #1
 80034d0:	fa01 f202 	lsl.w	r2, r1, r2
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f43f af7f 	beq.w	80033da <HAL_RCC_OscConfig+0x982>
 80034dc:	e07d      	b.n	80035da <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034de:	f7fd fc55 	bl	8000d8c <HAL_GetTick>
 80034e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e6:	e00b      	b.n	8003500 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034e8:	f7fd fc50 	bl	8000d8c <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e2b2      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
 8003500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003504:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003508:	2202      	movs	r2, #2
 800350a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003510:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	fa93 f2a3 	rbit	r2, r3
 800351a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003528:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800352c:	2202      	movs	r2, #2
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003534:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	fa93 f2a3 	rbit	r2, r3
 800353e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003542:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003546:	601a      	str	r2, [r3, #0]
  return result;
 8003548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800354c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003550:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003552:	fab3 f383 	clz	r3, r3
 8003556:	b2db      	uxtb	r3, r3
 8003558:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d102      	bne.n	8003568 <HAL_RCC_OscConfig+0xb10>
 8003562:	4b58      	ldr	r3, [pc, #352]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 8003564:	6a1b      	ldr	r3, [r3, #32]
 8003566:	e013      	b.n	8003590 <HAL_RCC_OscConfig+0xb38>
 8003568:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800356c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003570:	2202      	movs	r2, #2
 8003572:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003578:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	fa93 f2a3 	rbit	r2, r3
 8003582:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003586:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	4b4d      	ldr	r3, [pc, #308]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003594:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003598:	2102      	movs	r1, #2
 800359a:	6011      	str	r1, [r2, #0]
 800359c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035a0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80035a4:	6812      	ldr	r2, [r2, #0]
 80035a6:	fa92 f1a2 	rbit	r1, r2
 80035aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035ae:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035b2:	6011      	str	r1, [r2, #0]
  return result;
 80035b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035b8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	fab2 f282 	clz	r2, r2
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035c8:	b2d2      	uxtb	r2, r2
 80035ca:	f002 021f 	and.w	r2, r2, #31
 80035ce:	2101      	movs	r1, #1
 80035d0:	fa01 f202 	lsl.w	r2, r1, r2
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d186      	bne.n	80034e8 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035da:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d105      	bne.n	80035ee <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e2:	4b38      	ldr	r3, [pc, #224]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	4a37      	ldr	r2, [pc, #220]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 80035e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035ec:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 8232 	beq.w	8003a64 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003600:	4b30      	ldr	r3, [pc, #192]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	2b08      	cmp	r3, #8
 800360a:	f000 8201 	beq.w	8003a10 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800360e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003612:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	2b02      	cmp	r3, #2
 800361c:	f040 8157 	bne.w	80038ce <HAL_RCC_OscConfig+0xe76>
 8003620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003624:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003628:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800362c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003632:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	fa93 f2a3 	rbit	r2, r3
 800363c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003640:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003644:	601a      	str	r2, [r3, #0]
  return result;
 8003646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800364a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800364e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003650:	fab3 f383 	clz	r3, r3
 8003654:	b2db      	uxtb	r3, r3
 8003656:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800365a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	461a      	mov	r2, r3
 8003662:	2300      	movs	r3, #0
 8003664:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003666:	f7fd fb91 	bl	8000d8c <HAL_GetTick>
 800366a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800366e:	e009      	b.n	8003684 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003670:	f7fd fb8c 	bl	8000d8c <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e1f0      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
 8003684:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003688:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800368c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003690:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003692:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003696:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	fa93 f2a3 	rbit	r2, r3
 80036a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036a8:	601a      	str	r2, [r3, #0]
  return result;
 80036aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ae:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036b4:	fab3 f383 	clz	r3, r3
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80036bc:	d804      	bhi.n	80036c8 <HAL_RCC_OscConfig+0xc70>
 80036be:	4b01      	ldr	r3, [pc, #4]	@ (80036c4 <HAL_RCC_OscConfig+0xc6c>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	e029      	b.n	8003718 <HAL_RCC_OscConfig+0xcc0>
 80036c4:	40021000 	.word	0x40021000
 80036c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036cc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80036d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036da:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	fa93 f2a3 	rbit	r2, r3
 80036e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80036f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003700:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	fa93 f2a3 	rbit	r2, r3
 800370a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800370e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	4bc3      	ldr	r3, [pc, #780]	@ (8003a24 <HAL_RCC_OscConfig+0xfcc>)
 8003716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003718:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800371c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003720:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003724:	6011      	str	r1, [r2, #0]
 8003726:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800372a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	fa92 f1a2 	rbit	r1, r2
 8003734:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003738:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800373c:	6011      	str	r1, [r2, #0]
  return result;
 800373e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003742:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003746:	6812      	ldr	r2, [r2, #0]
 8003748:	fab2 f282 	clz	r2, r2
 800374c:	b2d2      	uxtb	r2, r2
 800374e:	f042 0220 	orr.w	r2, r2, #32
 8003752:	b2d2      	uxtb	r2, r2
 8003754:	f002 021f 	and.w	r2, r2, #31
 8003758:	2101      	movs	r1, #1
 800375a:	fa01 f202 	lsl.w	r2, r1, r2
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d185      	bne.n	8003670 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003764:	4baf      	ldr	r3, [pc, #700]	@ (8003a24 <HAL_RCC_OscConfig+0xfcc>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800376c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003770:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003778:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800377c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	430b      	orrs	r3, r1
 8003786:	49a7      	ldr	r1, [pc, #668]	@ (8003a24 <HAL_RCC_OscConfig+0xfcc>)
 8003788:	4313      	orrs	r3, r2
 800378a:	604b      	str	r3, [r1, #4]
 800378c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003790:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003794:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003798:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800379e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	fa93 f2a3 	rbit	r2, r3
 80037a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ac:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037b0:	601a      	str	r2, [r3, #0]
  return result;
 80037b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037ba:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037bc:	fab3 f383 	clz	r3, r3
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037c6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	461a      	mov	r2, r3
 80037ce:	2301      	movs	r3, #1
 80037d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d2:	f7fd fadb 	bl	8000d8c <HAL_GetTick>
 80037d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037da:	e009      	b.n	80037f0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037dc:	f7fd fad6 	bl	8000d8c <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d901      	bls.n	80037f0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e13a      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
 80037f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037f4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80037f8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003802:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	fa93 f2a3 	rbit	r2, r3
 800380c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003810:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003814:	601a      	str	r2, [r3, #0]
  return result;
 8003816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800381e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003820:	fab3 f383 	clz	r3, r3
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b3f      	cmp	r3, #63	@ 0x3f
 8003828:	d802      	bhi.n	8003830 <HAL_RCC_OscConfig+0xdd8>
 800382a:	4b7e      	ldr	r3, [pc, #504]	@ (8003a24 <HAL_RCC_OscConfig+0xfcc>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	e027      	b.n	8003880 <HAL_RCC_OscConfig+0xe28>
 8003830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003834:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003838:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800383c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003842:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	fa93 f2a3 	rbit	r2, r3
 800384c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003850:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003854:	601a      	str	r2, [r3, #0]
 8003856:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800385a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800385e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003868:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	fa93 f2a3 	rbit	r2, r3
 8003872:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003876:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	4b69      	ldr	r3, [pc, #420]	@ (8003a24 <HAL_RCC_OscConfig+0xfcc>)
 800387e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003880:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003884:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003888:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800388c:	6011      	str	r1, [r2, #0]
 800388e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003892:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003896:	6812      	ldr	r2, [r2, #0]
 8003898:	fa92 f1a2 	rbit	r1, r2
 800389c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038a0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038a4:	6011      	str	r1, [r2, #0]
  return result;
 80038a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038aa:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	fab2 f282 	clz	r2, r2
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	f042 0220 	orr.w	r2, r2, #32
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	f002 021f 	and.w	r2, r2, #31
 80038c0:	2101      	movs	r1, #1
 80038c2:	fa01 f202 	lsl.w	r2, r1, r2
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d087      	beq.n	80037dc <HAL_RCC_OscConfig+0xd84>
 80038cc:	e0ca      	b.n	8003a64 <HAL_RCC_OscConfig+0x100c>
 80038ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80038d6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80038da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	fa93 f2a3 	rbit	r2, r3
 80038ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ee:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80038f2:	601a      	str	r2, [r3, #0]
  return result;
 80038f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80038fc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038fe:	fab3 f383 	clz	r3, r3
 8003902:	b2db      	uxtb	r3, r3
 8003904:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003908:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	461a      	mov	r2, r3
 8003910:	2300      	movs	r3, #0
 8003912:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003914:	f7fd fa3a 	bl	8000d8c <HAL_GetTick>
 8003918:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800391c:	e009      	b.n	8003932 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800391e:	f7fd fa35 	bl	8000d8c <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b02      	cmp	r3, #2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e099      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
 8003932:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003936:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800393a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800393e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003940:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003944:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	fa93 f2a3 	rbit	r2, r3
 800394e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003952:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003956:	601a      	str	r2, [r3, #0]
  return result;
 8003958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800395c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003960:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003962:	fab3 f383 	clz	r3, r3
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b3f      	cmp	r3, #63	@ 0x3f
 800396a:	d802      	bhi.n	8003972 <HAL_RCC_OscConfig+0xf1a>
 800396c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a24 <HAL_RCC_OscConfig+0xfcc>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	e027      	b.n	80039c2 <HAL_RCC_OscConfig+0xf6a>
 8003972:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003976:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800397a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800397e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003984:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	fa93 f2a3 	rbit	r2, r3
 800398e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003992:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003996:	601a      	str	r2, [r3, #0]
 8003998:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800399c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80039a0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039aa:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	fa93 f2a3 	rbit	r2, r3
 80039b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	4b19      	ldr	r3, [pc, #100]	@ (8003a24 <HAL_RCC_OscConfig+0xfcc>)
 80039c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039c6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80039ca:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80039ce:	6011      	str	r1, [r2, #0]
 80039d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039d4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80039d8:	6812      	ldr	r2, [r2, #0]
 80039da:	fa92 f1a2 	rbit	r1, r2
 80039de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039e2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80039e6:	6011      	str	r1, [r2, #0]
  return result;
 80039e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039ec:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80039f0:	6812      	ldr	r2, [r2, #0]
 80039f2:	fab2 f282 	clz	r2, r2
 80039f6:	b2d2      	uxtb	r2, r2
 80039f8:	f042 0220 	orr.w	r2, r2, #32
 80039fc:	b2d2      	uxtb	r2, r2
 80039fe:	f002 021f 	and.w	r2, r2, #31
 8003a02:	2101      	movs	r1, #1
 8003a04:	fa01 f202 	lsl.w	r2, r1, r2
 8003a08:	4013      	ands	r3, r2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d187      	bne.n	800391e <HAL_RCC_OscConfig+0xec6>
 8003a0e:	e029      	b.n	8003a64 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	69db      	ldr	r3, [r3, #28]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d103      	bne.n	8003a28 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e020      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
 8003a24:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a28:	4b11      	ldr	r3, [pc, #68]	@ (8003a70 <HAL_RCC_OscConfig+0x1018>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a30:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a34:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d10b      	bne.n	8003a60 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003a48:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a4c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d001      	beq.n	8003a64 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	40021000 	.word	0x40021000

08003a74 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b09e      	sub	sp, #120	@ 0x78
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d101      	bne.n	8003a8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e154      	b.n	8003d36 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a8c:	4b89      	ldr	r3, [pc, #548]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d910      	bls.n	8003abc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a9a:	4b86      	ldr	r3, [pc, #536]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f023 0207 	bic.w	r2, r3, #7
 8003aa2:	4984      	ldr	r1, [pc, #528]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aaa:	4b82      	ldr	r3, [pc, #520]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d001      	beq.n	8003abc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e13c      	b.n	8003d36 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ac8:	4b7b      	ldr	r3, [pc, #492]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	4978      	ldr	r1, [pc, #480]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 80cd 	beq.w	8003c82 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d137      	bne.n	8003b60 <HAL_RCC_ClockConfig+0xec>
 8003af0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003af4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003af8:	fa93 f3a3 	rbit	r3, r3
 8003afc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003afe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b00:	fab3 f383 	clz	r3, r3
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b08:	d802      	bhi.n	8003b10 <HAL_RCC_ClockConfig+0x9c>
 8003b0a:	4b6b      	ldr	r3, [pc, #428]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	e00f      	b.n	8003b30 <HAL_RCC_ClockConfig+0xbc>
 8003b10:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b14:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b18:	fa93 f3a3 	rbit	r3, r3
 8003b1c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b22:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b26:	fa93 f3a3 	rbit	r3, r3
 8003b2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b2c:	4b62      	ldr	r3, [pc, #392]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b34:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b38:	fa92 f2a2 	rbit	r2, r2
 8003b3c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003b3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003b40:	fab2 f282 	clz	r2, r2
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	f042 0220 	orr.w	r2, r2, #32
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	f002 021f 	and.w	r2, r2, #31
 8003b50:	2101      	movs	r1, #1
 8003b52:	fa01 f202 	lsl.w	r2, r1, r2
 8003b56:	4013      	ands	r3, r2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d171      	bne.n	8003c40 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e0ea      	b.n	8003d36 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d137      	bne.n	8003bd8 <HAL_RCC_ClockConfig+0x164>
 8003b68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b6c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b70:	fa93 f3a3 	rbit	r3, r3
 8003b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003b76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b78:	fab3 f383 	clz	r3, r3
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b80:	d802      	bhi.n	8003b88 <HAL_RCC_ClockConfig+0x114>
 8003b82:	4b4d      	ldr	r3, [pc, #308]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	e00f      	b.n	8003ba8 <HAL_RCC_ClockConfig+0x134>
 8003b88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b90:	fa93 f3a3 	rbit	r3, r3
 8003b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b9e:	fa93 f3a3 	rbit	r3, r3
 8003ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ba4:	4b44      	ldr	r3, [pc, #272]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bac:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003bae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003bb0:	fa92 f2a2 	rbit	r2, r2
 8003bb4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003bb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bb8:	fab2 f282 	clz	r2, r2
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	f042 0220 	orr.w	r2, r2, #32
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	f002 021f 	and.w	r2, r2, #31
 8003bc8:	2101      	movs	r1, #1
 8003bca:	fa01 f202 	lsl.w	r2, r1, r2
 8003bce:	4013      	ands	r3, r2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d135      	bne.n	8003c40 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e0ae      	b.n	8003d36 <HAL_RCC_ClockConfig+0x2c2>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bde:	fa93 f3a3 	rbit	r3, r3
 8003be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be6:	fab3 f383 	clz	r3, r3
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b3f      	cmp	r3, #63	@ 0x3f
 8003bee:	d802      	bhi.n	8003bf6 <HAL_RCC_ClockConfig+0x182>
 8003bf0:	4b31      	ldr	r3, [pc, #196]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	e00d      	b.n	8003c12 <HAL_RCC_ClockConfig+0x19e>
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfc:	fa93 f3a3 	rbit	r3, r3
 8003c00:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c02:	2302      	movs	r3, #2
 8003c04:	623b      	str	r3, [r7, #32]
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	fa93 f3a3 	rbit	r3, r3
 8003c0c:	61fb      	str	r3, [r7, #28]
 8003c0e:	4b2a      	ldr	r3, [pc, #168]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	2202      	movs	r2, #2
 8003c14:	61ba      	str	r2, [r7, #24]
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	fa92 f2a2 	rbit	r2, r2
 8003c1c:	617a      	str	r2, [r7, #20]
  return result;
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	fab2 f282 	clz	r2, r2
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	f042 0220 	orr.w	r2, r2, #32
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	f002 021f 	and.w	r2, r2, #31
 8003c30:	2101      	movs	r1, #1
 8003c32:	fa01 f202 	lsl.w	r2, r1, r2
 8003c36:	4013      	ands	r3, r2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e07a      	b.n	8003d36 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c40:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f023 0203 	bic.w	r2, r3, #3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	491a      	ldr	r1, [pc, #104]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c52:	f7fd f89b 	bl	8000d8c <HAL_GetTick>
 8003c56:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c58:	e00a      	b.n	8003c70 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5a:	f7fd f897 	bl	8000d8c <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e062      	b.n	8003d36 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c70:	4b11      	ldr	r3, [pc, #68]	@ (8003cb8 <HAL_RCC_ClockConfig+0x244>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 020c 	and.w	r2, r3, #12
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d1eb      	bne.n	8003c5a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c82:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d215      	bcs.n	8003cbc <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c90:	4b08      	ldr	r3, [pc, #32]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f023 0207 	bic.w	r2, r3, #7
 8003c98:	4906      	ldr	r1, [pc, #24]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ca0:	4b04      	ldr	r3, [pc, #16]	@ (8003cb4 <HAL_RCC_ClockConfig+0x240>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0307 	and.w	r3, r3, #7
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d006      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e041      	b.n	8003d36 <HAL_RCC_ClockConfig+0x2c2>
 8003cb2:	bf00      	nop
 8003cb4:	40022000 	.word	0x40022000
 8003cb8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0304 	and.w	r3, r3, #4
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d008      	beq.n	8003cda <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d40 <HAL_RCC_ClockConfig+0x2cc>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	491a      	ldr	r1, [pc, #104]	@ (8003d40 <HAL_RCC_ClockConfig+0x2cc>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d009      	beq.n	8003cfa <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ce6:	4b16      	ldr	r3, [pc, #88]	@ (8003d40 <HAL_RCC_ClockConfig+0x2cc>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	4912      	ldr	r1, [pc, #72]	@ (8003d40 <HAL_RCC_ClockConfig+0x2cc>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003cfa:	f000 f829 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 8003cfe:	4601      	mov	r1, r0
 8003d00:	4b0f      	ldr	r3, [pc, #60]	@ (8003d40 <HAL_RCC_ClockConfig+0x2cc>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d08:	22f0      	movs	r2, #240	@ 0xf0
 8003d0a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	fa92 f2a2 	rbit	r2, r2
 8003d12:	60fa      	str	r2, [r7, #12]
  return result;
 8003d14:	68fa      	ldr	r2, [r7, #12]
 8003d16:	fab2 f282 	clz	r2, r2
 8003d1a:	b2d2      	uxtb	r2, r2
 8003d1c:	40d3      	lsrs	r3, r2
 8003d1e:	4a09      	ldr	r2, [pc, #36]	@ (8003d44 <HAL_RCC_ClockConfig+0x2d0>)
 8003d20:	5cd3      	ldrb	r3, [r2, r3]
 8003d22:	fa21 f303 	lsr.w	r3, r1, r3
 8003d26:	4a08      	ldr	r2, [pc, #32]	@ (8003d48 <HAL_RCC_ClockConfig+0x2d4>)
 8003d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003d2a:	4b08      	ldr	r3, [pc, #32]	@ (8003d4c <HAL_RCC_ClockConfig+0x2d8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fc ffe8 	bl	8000d04 <HAL_InitTick>
  
  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3778      	adds	r7, #120	@ 0x78
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	40021000 	.word	0x40021000
 8003d44:	08009f5c 	.word	0x08009f5c
 8003d48:	20000000 	.word	0x20000000
 8003d4c:	20000004 	.word	0x20000004

08003d50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	2300      	movs	r3, #0
 8003d64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f003 030c 	and.w	r3, r3, #12
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	d002      	beq.n	8003d80 <HAL_RCC_GetSysClockFreq+0x30>
 8003d7a:	2b08      	cmp	r3, #8
 8003d7c:	d003      	beq.n	8003d86 <HAL_RCC_GetSysClockFreq+0x36>
 8003d7e:	e026      	b.n	8003dce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d80:	4b19      	ldr	r3, [pc, #100]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d82:	613b      	str	r3, [r7, #16]
      break;
 8003d84:	e026      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	0c9b      	lsrs	r3, r3, #18
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	4a17      	ldr	r2, [pc, #92]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d90:	5cd3      	ldrb	r3, [r2, r3]
 8003d92:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003d94:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d98:	f003 030f 	and.w	r3, r3, #15
 8003d9c:	4a14      	ldr	r2, [pc, #80]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d9e:	5cd3      	ldrb	r3, [r2, r3]
 8003da0:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d008      	beq.n	8003dbe <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003dac:	4a0e      	ldr	r2, [pc, #56]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	fb02 f303 	mul.w	r3, r2, r3
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	e004      	b.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dc2:	fb02 f303 	mul.w	r3, r2, r3
 8003dc6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	613b      	str	r3, [r7, #16]
      break;
 8003dcc:	e002      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dce:	4b06      	ldr	r3, [pc, #24]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dd0:	613b      	str	r3, [r7, #16]
      break;
 8003dd2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dd4:	693b      	ldr	r3, [r7, #16]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40021000 	.word	0x40021000
 8003de8:	007a1200 	.word	0x007a1200
 8003dec:	08009f74 	.word	0x08009f74
 8003df0:	08009f84 	.word	0x08009f84
 8003df4:	003d0900 	.word	0x003d0900

08003df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dfc:	4b03      	ldr	r3, [pc, #12]	@ (8003e0c <HAL_RCC_GetHCLKFreq+0x14>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	20000000 	.word	0x20000000

08003e10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003e16:	f7ff ffef 	bl	8003df8 <HAL_RCC_GetHCLKFreq>
 8003e1a:	4601      	mov	r1, r0
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e4c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e24:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003e28:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	fa92 f2a2 	rbit	r2, r2
 8003e30:	603a      	str	r2, [r7, #0]
  return result;
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	fab2 f282 	clz	r2, r2
 8003e38:	b2d2      	uxtb	r2, r2
 8003e3a:	40d3      	lsrs	r3, r2
 8003e3c:	4a04      	ldr	r2, [pc, #16]	@ (8003e50 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003e3e:	5cd3      	ldrb	r3, [r2, r3]
 8003e40:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003e44:	4618      	mov	r0, r3
 8003e46:	3708      	adds	r7, #8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	08009f6c 	.word	0x08009f6c

08003e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003e5a:	f7ff ffcd 	bl	8003df8 <HAL_RCC_GetHCLKFreq>
 8003e5e:	4601      	mov	r1, r0
 8003e60:	4b0b      	ldr	r3, [pc, #44]	@ (8003e90 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003e68:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003e6c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	fa92 f2a2 	rbit	r2, r2
 8003e74:	603a      	str	r2, [r7, #0]
  return result;
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	fab2 f282 	clz	r2, r2
 8003e7c:	b2d2      	uxtb	r2, r2
 8003e7e:	40d3      	lsrs	r3, r2
 8003e80:	4a04      	ldr	r2, [pc, #16]	@ (8003e94 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003e82:	5cd3      	ldrb	r3, [r2, r3]
 8003e84:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3708      	adds	r7, #8
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	40021000 	.word	0x40021000
 8003e94:	08009f6c 	.word	0x08009f6c

08003e98 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b092      	sub	sp, #72	@ 0x48
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 80d2 	beq.w	8004060 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10e      	bne.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec8:	4b4a      	ldr	r3, [pc, #296]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	4a49      	ldr	r2, [pc, #292]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ece:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed2:	61d3      	str	r3, [r2, #28]
 8003ed4:	4b47      	ldr	r3, [pc, #284]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003edc:	60bb      	str	r3, [r7, #8]
 8003ede:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee6:	4b44      	ldr	r3, [pc, #272]	@ (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d118      	bne.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ef2:	4b41      	ldr	r3, [pc, #260]	@ (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a40      	ldr	r2, [pc, #256]	@ (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003efc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003efe:	f7fc ff45 	bl	8000d8c <HAL_GetTick>
 8003f02:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f04:	e008      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f06:	f7fc ff41 	bl	8000d8c <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b64      	cmp	r3, #100	@ 0x64
 8003f12:	d901      	bls.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e167      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f18:	4b37      	ldr	r3, [pc, #220]	@ (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0f0      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f24:	4b33      	ldr	r3, [pc, #204]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 8082 	beq.w	800403a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f3e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d07a      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f44:	4b2b      	ldr	r3, [pc, #172]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f52:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f56:	fa93 f3a3 	rbit	r3, r3
 8003f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f5e:	fab3 f383 	clz	r3, r3
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	461a      	mov	r2, r3
 8003f66:	4b25      	ldr	r3, [pc, #148]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f68:	4413      	add	r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	2301      	movs	r3, #1
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f7a:	fa93 f3a3 	rbit	r3, r3
 8003f7e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f82:	fab3 f383 	clz	r3, r3
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	461a      	mov	r2, r3
 8003f8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f8c:	4413      	add	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	461a      	mov	r2, r3
 8003f92:	2300      	movs	r3, #0
 8003f94:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f96:	4a17      	ldr	r2, [pc, #92]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f9a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d049      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa6:	f7fc fef1 	bl	8000d8c <HAL_GetTick>
 8003faa:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fac:	e00a      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fae:	f7fc feed 	bl	8000d8c <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e111      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fca:	fa93 f3a3 	rbit	r3, r3
 8003fce:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	623b      	str	r3, [r7, #32]
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	fa93 f3a3 	rbit	r3, r3
 8003fda:	61fb      	str	r3, [r7, #28]
  return result;
 8003fdc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fde:	fab3 f383 	clz	r3, r3
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d108      	bne.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003fee:	4b01      	ldr	r3, [pc, #4]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	e00d      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	40007000 	.word	0x40007000
 8003ffc:	10908100 	.word	0x10908100
 8004000:	2302      	movs	r3, #2
 8004002:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	fa93 f3a3 	rbit	r3, r3
 800400a:	617b      	str	r3, [r7, #20]
 800400c:	4b78      	ldr	r3, [pc, #480]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800400e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004010:	2202      	movs	r2, #2
 8004012:	613a      	str	r2, [r7, #16]
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	fa92 f2a2 	rbit	r2, r2
 800401a:	60fa      	str	r2, [r7, #12]
  return result;
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	fab2 f282 	clz	r2, r2
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	f002 021f 	and.w	r2, r2, #31
 800402e:	2101      	movs	r1, #1
 8004030:	fa01 f202 	lsl.w	r2, r1, r2
 8004034:	4013      	ands	r3, r2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d0b9      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800403a:	4b6d      	ldr	r3, [pc, #436]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	496a      	ldr	r1, [pc, #424]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004048:	4313      	orrs	r3, r2
 800404a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800404c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004050:	2b01      	cmp	r3, #1
 8004052:	d105      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004054:	4b66      	ldr	r3, [pc, #408]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	4a65      	ldr	r2, [pc, #404]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800405a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800405e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0301 	and.w	r3, r3, #1
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800406c:	4b60      	ldr	r3, [pc, #384]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800406e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004070:	f023 0203 	bic.w	r2, r3, #3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	495d      	ldr	r1, [pc, #372]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800407a:	4313      	orrs	r3, r2
 800407c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d008      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800408a:	4b59      	ldr	r3, [pc, #356]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800408c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	4956      	ldr	r1, [pc, #344]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004098:	4313      	orrs	r3, r2
 800409a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d008      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040a8:	4b51      	ldr	r3, [pc, #324]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	494e      	ldr	r1, [pc, #312]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d008      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040c6:	4b4a      	ldr	r3, [pc, #296]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ca:	f023 0210 	bic.w	r2, r3, #16
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	4947      	ldr	r1, [pc, #284]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d008      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80040e4:	4b42      	ldr	r3, [pc, #264]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f0:	493f      	ldr	r1, [pc, #252]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d008      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004102:	4b3b      	ldr	r3, [pc, #236]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004106:	f023 0220 	bic.w	r2, r3, #32
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	4938      	ldr	r1, [pc, #224]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004110:	4313      	orrs	r3, r2
 8004112:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0308 	and.w	r3, r3, #8
 800411c:	2b00      	cmp	r3, #0
 800411e:	d008      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004120:	4b33      	ldr	r3, [pc, #204]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004124:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	4930      	ldr	r1, [pc, #192]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800412e:	4313      	orrs	r3, r2
 8004130:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0310 	and.w	r3, r3, #16
 800413a:	2b00      	cmp	r3, #0
 800413c:	d008      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800413e:	4b2c      	ldr	r3, [pc, #176]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004142:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	4929      	ldr	r1, [pc, #164]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800414c:	4313      	orrs	r3, r2
 800414e:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004158:	2b00      	cmp	r3, #0
 800415a:	d008      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800415c:	4b24      	ldr	r3, [pc, #144]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	4921      	ldr	r1, [pc, #132]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800416a:	4313      	orrs	r3, r2
 800416c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004176:	2b00      	cmp	r3, #0
 8004178:	d008      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800417a:	4b1d      	ldr	r3, [pc, #116]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800417c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	491a      	ldr	r1, [pc, #104]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004188:	4313      	orrs	r3, r2
 800418a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004194:	2b00      	cmp	r3, #0
 8004196:	d008      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004198:	4b15      	ldr	r3, [pc, #84]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800419a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800419c:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a4:	4912      	ldr	r1, [pc, #72]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d008      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80041b6:	4b0e      	ldr	r3, [pc, #56]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80041b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c2:	490b      	ldr	r1, [pc, #44]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d008      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80041d4:	4b06      	ldr	r3, [pc, #24]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80041d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e0:	4903      	ldr	r1, [pc, #12]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3748      	adds	r7, #72	@ 0x48
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40021000 	.word	0x40021000

080041f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e09d      	b.n	8004342 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420a:	2b00      	cmp	r3, #0
 800420c:	d108      	bne.n	8004220 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004216:	d009      	beq.n	800422c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	61da      	str	r2, [r3, #28]
 800421e:	e005      	b.n	800422c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b00      	cmp	r3, #0
 800423c:	d106      	bne.n	800424c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7fc fc02 	bl	8000a50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004262:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800426c:	d902      	bls.n	8004274 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800426e:	2300      	movs	r3, #0
 8004270:	60fb      	str	r3, [r7, #12]
 8004272:	e002      	b.n	800427a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004274:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004278:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004282:	d007      	beq.n	8004294 <HAL_SPI_Init+0xa0>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800428c:	d002      	beq.n	8004294 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80042a4:	431a      	orrs	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	431a      	orrs	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042c2:	431a      	orrs	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d6:	ea42 0103 	orr.w	r1, r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042de:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	0c1b      	lsrs	r3, r3, #16
 80042f0:	f003 0204 	and.w	r2, r3, #4
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	f003 0310 	and.w	r3, r3, #16
 80042fc:	431a      	orrs	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004302:	f003 0308 	and.w	r3, r3, #8
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004310:	ea42 0103 	orr.w	r1, r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	430a      	orrs	r2, r1
 8004320:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69da      	ldr	r2, [r3, #28]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004330:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b088      	sub	sp, #32
 800434e:	af00      	add	r7, sp, #0
 8004350:	60f8      	str	r0, [r7, #12]
 8004352:	60b9      	str	r1, [r7, #8]
 8004354:	603b      	str	r3, [r7, #0]
 8004356:	4613      	mov	r3, r2
 8004358:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800435a:	2300      	movs	r3, #0
 800435c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_SPI_Transmit+0x22>
 8004368:	2302      	movs	r3, #2
 800436a:	e15f      	b.n	800462c <HAL_SPI_Transmit+0x2e2>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004374:	f7fc fd0a 	bl	8000d8c <HAL_GetTick>
 8004378:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800437a:	88fb      	ldrh	r3, [r7, #6]
 800437c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b01      	cmp	r3, #1
 8004388:	d002      	beq.n	8004390 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800438a:	2302      	movs	r3, #2
 800438c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800438e:	e148      	b.n	8004622 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d002      	beq.n	800439c <HAL_SPI_Transmit+0x52>
 8004396:	88fb      	ldrh	r3, [r7, #6]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d102      	bne.n	80043a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043a0:	e13f      	b.n	8004622 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2203      	movs	r2, #3
 80043a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	68ba      	ldr	r2, [r7, #8]
 80043b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	88fa      	ldrh	r2, [r7, #6]
 80043ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	88fa      	ldrh	r2, [r7, #6]
 80043c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043ec:	d10f      	bne.n	800440e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800440c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004418:	2b40      	cmp	r3, #64	@ 0x40
 800441a:	d007      	beq.n	800442c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800442a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004434:	d94f      	bls.n	80044d6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_SPI_Transmit+0xfa>
 800443e:	8afb      	ldrh	r3, [r7, #22]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d142      	bne.n	80044ca <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004448:	881a      	ldrh	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004454:	1c9a      	adds	r2, r3, #2
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004468:	e02f      	b.n	80044ca <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 0302 	and.w	r3, r3, #2
 8004474:	2b02      	cmp	r3, #2
 8004476:	d112      	bne.n	800449e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447c:	881a      	ldrh	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004488:	1c9a      	adds	r2, r3, #2
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004492:	b29b      	uxth	r3, r3
 8004494:	3b01      	subs	r3, #1
 8004496:	b29a      	uxth	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800449c:	e015      	b.n	80044ca <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800449e:	f7fc fc75 	bl	8000d8c <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d803      	bhi.n	80044b6 <HAL_SPI_Transmit+0x16c>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044b4:	d102      	bne.n	80044bc <HAL_SPI_Transmit+0x172>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d106      	bne.n	80044ca <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80044c8:	e0ab      	b.n	8004622 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ca      	bne.n	800446a <HAL_SPI_Transmit+0x120>
 80044d4:	e080      	b.n	80045d8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d002      	beq.n	80044e4 <HAL_SPI_Transmit+0x19a>
 80044de:	8afb      	ldrh	r3, [r7, #22]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d174      	bne.n	80045ce <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d912      	bls.n	8004514 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f2:	881a      	ldrh	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fe:	1c9a      	adds	r2, r3, #2
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b02      	subs	r3, #2
 800450c:	b29a      	uxth	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004512:	e05c      	b.n	80045ce <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	330c      	adds	r3, #12
 800451e:	7812      	ldrb	r2, [r2, #0]
 8004520:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800453a:	e048      	b.n	80045ce <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b02      	cmp	r3, #2
 8004548:	d12b      	bne.n	80045a2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800454e:	b29b      	uxth	r3, r3
 8004550:	2b01      	cmp	r3, #1
 8004552:	d912      	bls.n	800457a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004558:	881a      	ldrh	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004564:	1c9a      	adds	r2, r3, #2
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b02      	subs	r3, #2
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004578:	e029      	b.n	80045ce <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	330c      	adds	r3, #12
 8004584:	7812      	ldrb	r2, [r2, #0]
 8004586:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458c:	1c5a      	adds	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045a0:	e015      	b.n	80045ce <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045a2:	f7fc fbf3 	bl	8000d8c <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d803      	bhi.n	80045ba <HAL_SPI_Transmit+0x270>
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045b8:	d102      	bne.n	80045c0 <HAL_SPI_Transmit+0x276>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d106      	bne.n	80045ce <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80045cc:	e029      	b.n	8004622 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d1b1      	bne.n	800453c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	6839      	ldr	r1, [r7, #0]
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f000 fb69 	bl	8004cb4 <SPI_EndRxTxTransaction>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2220      	movs	r2, #32
 80045ec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10a      	bne.n	800460c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045f6:	2300      	movs	r3, #0
 80045f8:	613b      	str	r3, [r7, #16]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	613b      	str	r3, [r7, #16]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	613b      	str	r3, [r7, #16]
 800460a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	77fb      	strb	r3, [r7, #31]
 8004618:	e003      	b.n	8004622 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800462a:	7ffb      	ldrb	r3, [r7, #31]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3720      	adds	r7, #32
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08a      	sub	sp, #40	@ 0x28
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
 8004640:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004642:	2301      	movs	r3, #1
 8004644:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_SPI_TransmitReceive+0x26>
 8004656:	2302      	movs	r3, #2
 8004658:	e20a      	b.n	8004a70 <HAL_SPI_TransmitReceive+0x43c>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004662:	f7fc fb93 	bl	8000d8c <HAL_GetTick>
 8004666:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800466e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004676:	887b      	ldrh	r3, [r7, #2]
 8004678:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800467a:	887b      	ldrh	r3, [r7, #2]
 800467c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800467e:	7efb      	ldrb	r3, [r7, #27]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d00e      	beq.n	80046a2 <HAL_SPI_TransmitReceive+0x6e>
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800468a:	d106      	bne.n	800469a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d102      	bne.n	800469a <HAL_SPI_TransmitReceive+0x66>
 8004694:	7efb      	ldrb	r3, [r7, #27]
 8004696:	2b04      	cmp	r3, #4
 8004698:	d003      	beq.n	80046a2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800469a:	2302      	movs	r3, #2
 800469c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80046a0:	e1e0      	b.n	8004a64 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d005      	beq.n	80046b4 <HAL_SPI_TransmitReceive+0x80>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <HAL_SPI_TransmitReceive+0x80>
 80046ae:	887b      	ldrh	r3, [r7, #2]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d103      	bne.n	80046bc <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80046ba:	e1d3      	b.n	8004a64 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d003      	beq.n	80046d0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2205      	movs	r2, #5
 80046cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	887a      	ldrh	r2, [r7, #2]
 80046e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	887a      	ldrh	r2, [r7, #2]
 80046e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	887a      	ldrh	r2, [r7, #2]
 80046f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	887a      	ldrh	r2, [r7, #2]
 80046fc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004712:	d802      	bhi.n	800471a <HAL_SPI_TransmitReceive+0xe6>
 8004714:	8a3b      	ldrh	r3, [r7, #16]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d908      	bls.n	800472c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004728:	605a      	str	r2, [r3, #4]
 800472a:	e007      	b.n	800473c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800473a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004746:	2b40      	cmp	r3, #64	@ 0x40
 8004748:	d007      	beq.n	800475a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004758:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004762:	f240 8081 	bls.w	8004868 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <HAL_SPI_TransmitReceive+0x140>
 800476e:	8a7b      	ldrh	r3, [r7, #18]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d16d      	bne.n	8004850 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	881a      	ldrh	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004784:	1c9a      	adds	r2, r3, #2
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004798:	e05a      	b.n	8004850 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 0302 	and.w	r3, r3, #2
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d11b      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x1ac>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d016      	beq.n	80047e0 <HAL_SPI_TransmitReceive+0x1ac>
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d113      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047bc:	881a      	ldrh	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c8:	1c9a      	adds	r2, r3, #2
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047dc:	2300      	movs	r3, #0
 80047de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d11c      	bne.n	8004828 <HAL_SPI_TransmitReceive+0x1f4>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d016      	beq.n	8004828 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68da      	ldr	r2, [r3, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004804:	b292      	uxth	r2, r2
 8004806:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480c:	1c9a      	adds	r2, r3, #2
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004824:	2301      	movs	r3, #1
 8004826:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004828:	f7fc fab0 	bl	8000d8c <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004834:	429a      	cmp	r2, r3
 8004836:	d80b      	bhi.n	8004850 <HAL_SPI_TransmitReceive+0x21c>
 8004838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800483e:	d007      	beq.n	8004850 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800484e:	e109      	b.n	8004a64 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004854:	b29b      	uxth	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d19f      	bne.n	800479a <HAL_SPI_TransmitReceive+0x166>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004860:	b29b      	uxth	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d199      	bne.n	800479a <HAL_SPI_TransmitReceive+0x166>
 8004866:	e0e3      	b.n	8004a30 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <HAL_SPI_TransmitReceive+0x244>
 8004870:	8a7b      	ldrh	r3, [r7, #18]
 8004872:	2b01      	cmp	r3, #1
 8004874:	f040 80cf 	bne.w	8004a16 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800487c:	b29b      	uxth	r3, r3
 800487e:	2b01      	cmp	r3, #1
 8004880:	d912      	bls.n	80048a8 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004886:	881a      	ldrh	r2, [r3, #0]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004892:	1c9a      	adds	r2, r3, #2
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800489c:	b29b      	uxth	r3, r3
 800489e:	3b02      	subs	r3, #2
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048a6:	e0b6      	b.n	8004a16 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	330c      	adds	r3, #12
 80048b2:	7812      	ldrb	r2, [r2, #0]
 80048b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ba:	1c5a      	adds	r2, r3, #1
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	3b01      	subs	r3, #1
 80048c8:	b29a      	uxth	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ce:	e0a2      	b.n	8004a16 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d134      	bne.n	8004948 <HAL_SPI_TransmitReceive+0x314>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d02f      	beq.n	8004948 <HAL_SPI_TransmitReceive+0x314>
 80048e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d12c      	bne.n	8004948 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d912      	bls.n	800491e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fc:	881a      	ldrh	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004908:	1c9a      	adds	r2, r3, #2
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004912:	b29b      	uxth	r3, r3
 8004914:	3b02      	subs	r3, #2
 8004916:	b29a      	uxth	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800491c:	e012      	b.n	8004944 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	330c      	adds	r3, #12
 8004928:	7812      	ldrb	r2, [r2, #0]
 800492a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800493a:	b29b      	uxth	r3, r3
 800493c:	3b01      	subs	r3, #1
 800493e:	b29a      	uxth	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b01      	cmp	r3, #1
 8004954:	d148      	bne.n	80049e8 <HAL_SPI_TransmitReceive+0x3b4>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800495c:	b29b      	uxth	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d042      	beq.n	80049e8 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004968:	b29b      	uxth	r3, r3
 800496a:	2b01      	cmp	r3, #1
 800496c:	d923      	bls.n	80049b6 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004978:	b292      	uxth	r2, r2
 800497a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004980:	1c9a      	adds	r2, r3, #2
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800498c:	b29b      	uxth	r3, r3
 800498e:	3b02      	subs	r3, #2
 8004990:	b29a      	uxth	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800499e:	b29b      	uxth	r3, r3
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d81f      	bhi.n	80049e4 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80049b2:	605a      	str	r2, [r3, #4]
 80049b4:	e016      	b.n	80049e4 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f103 020c 	add.w	r2, r3, #12
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c2:	7812      	ldrb	r2, [r2, #0]
 80049c4:	b2d2      	uxtb	r2, r2
 80049c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049cc:	1c5a      	adds	r2, r3, #1
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049d8:	b29b      	uxth	r3, r3
 80049da:	3b01      	subs	r3, #1
 80049dc:	b29a      	uxth	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049e4:	2301      	movs	r3, #1
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049e8:	f7fc f9d0 	bl	8000d8c <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d803      	bhi.n	8004a00 <HAL_SPI_TransmitReceive+0x3cc>
 80049f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049fe:	d102      	bne.n	8004a06 <HAL_SPI_TransmitReceive+0x3d2>
 8004a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d107      	bne.n	8004a16 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004a14:	e026      	b.n	8004a64 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f47f af57 	bne.w	80048d0 <HAL_SPI_TransmitReceive+0x29c>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f47f af50 	bne.w	80048d0 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a30:	69fa      	ldr	r2, [r7, #28]
 8004a32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f000 f93d 	bl	8004cb4 <SPI_EndRxTxTransaction>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d005      	beq.n	8004a4c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a5a:	e003      	b.n	8004a64 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004a6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3728      	adds	r7, #40	@ 0x28
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b088      	sub	sp, #32
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	603b      	str	r3, [r7, #0]
 8004a84:	4613      	mov	r3, r2
 8004a86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a88:	f7fc f980 	bl	8000d8c <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a90:	1a9b      	subs	r3, r3, r2
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	4413      	add	r3, r2
 8004a96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a98:	f7fc f978 	bl	8000d8c <HAL_GetTick>
 8004a9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a9e:	4b39      	ldr	r3, [pc, #228]	@ (8004b84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	015b      	lsls	r3, r3, #5
 8004aa4:	0d1b      	lsrs	r3, r3, #20
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	fb02 f303 	mul.w	r3, r2, r3
 8004aac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004aae:	e054      	b.n	8004b5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ab6:	d050      	beq.n	8004b5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ab8:	f7fc f968 	bl	8000d8c <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	69fa      	ldr	r2, [r7, #28]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d902      	bls.n	8004ace <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d13d      	bne.n	8004b4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004adc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ae6:	d111      	bne.n	8004b0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004af0:	d004      	beq.n	8004afc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004afa:	d107      	bne.n	8004b0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b14:	d10f      	bne.n	8004b36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e017      	b.n	8004b7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	4013      	ands	r3, r2
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	bf0c      	ite	eq
 8004b6a:	2301      	moveq	r3, #1
 8004b6c:	2300      	movne	r3, #0
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	461a      	mov	r2, r3
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d19b      	bne.n	8004ab0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3720      	adds	r7, #32
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	20000000 	.word	0x20000000

08004b88 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b08a      	sub	sp, #40	@ 0x28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
 8004b94:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b96:	2300      	movs	r3, #0
 8004b98:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b9a:	f7fc f8f7 	bl	8000d8c <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba2:	1a9b      	subs	r3, r3, r2
 8004ba4:	683a      	ldr	r2, [r7, #0]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004baa:	f7fc f8ef 	bl	8000d8c <HAL_GetTick>
 8004bae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	330c      	adds	r3, #12
 8004bb6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004bb8:	4b3d      	ldr	r3, [pc, #244]	@ (8004cb0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4413      	add	r3, r2
 8004bc2:	00da      	lsls	r2, r3, #3
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	0d1b      	lsrs	r3, r3, #20
 8004bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bca:	fb02 f303 	mul.w	r3, r2, r3
 8004bce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004bd0:	e060      	b.n	8004c94 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004bd8:	d107      	bne.n	8004bea <SPI_WaitFifoStateUntilTimeout+0x62>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d104      	bne.n	8004bea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004be8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bf0:	d050      	beq.n	8004c94 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bf2:	f7fc f8cb 	bl	8000d8c <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	6a3b      	ldr	r3, [r7, #32]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d902      	bls.n	8004c08 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d13d      	bne.n	8004c84 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c16:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c20:	d111      	bne.n	8004c46 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c2a:	d004      	beq.n	8004c36 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c34:	d107      	bne.n	8004c46 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c44:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c4e:	d10f      	bne.n	8004c70 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c6e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e010      	b.n	8004ca6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	3b01      	subs	r3, #1
 8004c92:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d196      	bne.n	8004bd2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3728      	adds	r7, #40	@ 0x28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	20000000 	.word	0x20000000

08004cb4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af02      	add	r7, sp, #8
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f7ff ff5b 	bl	8004b88 <SPI_WaitFifoStateUntilTimeout>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d007      	beq.n	8004ce8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cdc:	f043 0220 	orr.w	r2, r3, #32
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e027      	b.n	8004d38 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	2180      	movs	r1, #128	@ 0x80
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f7ff fec0 	bl	8004a78 <SPI_WaitFlagStateUntilTimeout>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d007      	beq.n	8004d0e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d02:	f043 0220 	orr.w	r2, r3, #32
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e014      	b.n	8004d38 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f7ff ff34 	bl	8004b88 <SPI_WaitFifoStateUntilTimeout>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d007      	beq.n	8004d36 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d2a:	f043 0220 	orr.w	r2, r3, #32
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e000      	b.n	8004d38 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e040      	b.n	8004dd4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d106      	bne.n	8004d68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7fb feb6 	bl	8000ad4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2224      	movs	r2, #36	@ 0x24
 8004d6c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0201 	bic.w	r2, r2, #1
 8004d7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d002      	beq.n	8004d8c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 fe42 	bl	8005a10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 fc6b 	bl	8005668 <UART_SetConfig>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e01b      	b.n	8004dd4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004daa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689a      	ldr	r2, [r3, #8]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f042 0201 	orr.w	r2, r2, #1
 8004dca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 fec1 	bl	8005b54 <UART_CheckIdleState>
 8004dd2:	4603      	mov	r3, r0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b08a      	sub	sp, #40	@ 0x28
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	603b      	str	r3, [r7, #0]
 8004de8:	4613      	mov	r3, r2
 8004dea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004df0:	2b20      	cmp	r3, #32
 8004df2:	d177      	bne.n	8004ee4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d002      	beq.n	8004e00 <HAL_UART_Transmit+0x24>
 8004dfa:	88fb      	ldrh	r3, [r7, #6]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d101      	bne.n	8004e04 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e070      	b.n	8004ee6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2221      	movs	r2, #33	@ 0x21
 8004e10:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e12:	f7fb ffbb 	bl	8000d8c <HAL_GetTick>
 8004e16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	88fa      	ldrh	r2, [r7, #6]
 8004e1c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	88fa      	ldrh	r2, [r7, #6]
 8004e24:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e30:	d108      	bne.n	8004e44 <HAL_UART_Transmit+0x68>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d104      	bne.n	8004e44 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	61bb      	str	r3, [r7, #24]
 8004e42:	e003      	b.n	8004e4c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e4c:	e02f      	b.n	8004eae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	9300      	str	r3, [sp, #0]
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	2200      	movs	r2, #0
 8004e56:	2180      	movs	r1, #128	@ 0x80
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 ff23 	bl	8005ca4 <UART_WaitOnFlagUntilTimeout>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d004      	beq.n	8004e6e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2220      	movs	r2, #32
 8004e68:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e03b      	b.n	8004ee6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10b      	bne.n	8004e8c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	881a      	ldrh	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e80:	b292      	uxth	r2, r2
 8004e82:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	3302      	adds	r3, #2
 8004e88:	61bb      	str	r3, [r7, #24]
 8004e8a:	e007      	b.n	8004e9c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	781a      	ldrb	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1c9      	bne.n	8004e4e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	9300      	str	r3, [sp, #0]
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	2140      	movs	r1, #64	@ 0x40
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f000 feed 	bl	8005ca4 <UART_WaitOnFlagUntilTimeout>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d004      	beq.n	8004eda <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e005      	b.n	8004ee6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2220      	movs	r2, #32
 8004ede:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e000      	b.n	8004ee6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004ee4:	2302      	movs	r3, #2
  }
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3720      	adds	r7, #32
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b08a      	sub	sp, #40	@ 0x28
 8004ef2:	af02      	add	r7, sp, #8
 8004ef4:	60f8      	str	r0, [r7, #12]
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	603b      	str	r3, [r7, #0]
 8004efa:	4613      	mov	r3, r2
 8004efc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	f040 80a3 	bne.w	8005050 <HAL_UART_Receive+0x162>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d002      	beq.n	8004f16 <HAL_UART_Receive+0x28>
 8004f10:	88fb      	ldrh	r3, [r7, #6]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e09b      	b.n	8005052 <HAL_UART_Receive+0x164>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2222      	movs	r2, #34	@ 0x22
 8004f26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f30:	f7fb ff2c 	bl	8000d8c <HAL_GetTick>
 8004f34:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	88fa      	ldrh	r2, [r7, #6]
 8004f3a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	88fa      	ldrh	r2, [r7, #6]
 8004f42:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f4e:	d10e      	bne.n	8004f6e <HAL_UART_Receive+0x80>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d105      	bne.n	8004f64 <HAL_UART_Receive+0x76>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004f5e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f62:	e01a      	b.n	8004f9a <HAL_UART_Receive+0xac>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	22ff      	movs	r2, #255	@ 0xff
 8004f68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f6c:	e015      	b.n	8004f9a <HAL_UART_Receive+0xac>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10d      	bne.n	8004f92 <HAL_UART_Receive+0xa4>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d104      	bne.n	8004f88 <HAL_UART_Receive+0x9a>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	22ff      	movs	r2, #255	@ 0xff
 8004f82:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f86:	e008      	b.n	8004f9a <HAL_UART_Receive+0xac>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	227f      	movs	r2, #127	@ 0x7f
 8004f8c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f90:	e003      	b.n	8004f9a <HAL_UART_Receive+0xac>
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004fa0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004faa:	d108      	bne.n	8004fbe <HAL_UART_Receive+0xd0>
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d104      	bne.n	8004fbe <HAL_UART_Receive+0xd0>
    {
      pdata8bits  = NULL;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	61bb      	str	r3, [r7, #24]
 8004fbc:	e003      	b.n	8004fc6 <HAL_UART_Receive+0xd8>
    }
    else
    {
      pdata8bits  = pData;
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004fc6:	e037      	b.n	8005038 <HAL_UART_Receive+0x14a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	2120      	movs	r1, #32
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f000 fe66 	bl	8005ca4 <UART_WaitOnFlagUntilTimeout>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d005      	beq.n	8004fea <HAL_UART_Receive+0xfc>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e033      	b.n	8005052 <HAL_UART_Receive+0x164>
      }
      if (pdata8bits == NULL)
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10c      	bne.n	800500a <HAL_UART_Receive+0x11c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	8a7b      	ldrh	r3, [r7, #18]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	3302      	adds	r3, #2
 8005006:	61bb      	str	r3, [r7, #24]
 8005008:	e00d      	b.n	8005026 <HAL_UART_Receive+0x138>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005010:	b29b      	uxth	r3, r3
 8005012:	b2da      	uxtb	r2, r3
 8005014:	8a7b      	ldrh	r3, [r7, #18]
 8005016:	b2db      	uxtb	r3, r3
 8005018:	4013      	ands	r3, r2
 800501a:	b2da      	uxtb	r2, r3
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	3301      	adds	r3, #1
 8005024:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800502c:	b29b      	uxth	r3, r3
 800502e:	3b01      	subs	r3, #1
 8005030:	b29a      	uxth	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800503e:	b29b      	uxth	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1c1      	bne.n	8004fc8 <HAL_UART_Receive+0xda>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2220      	movs	r2, #32
 8005048:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800504c:	2300      	movs	r3, #0
 800504e:	e000      	b.n	8005052 <HAL_UART_Receive+0x164>
  }
  else
  {
    return HAL_BUSY;
 8005050:	2302      	movs	r3, #2
  }
}
 8005052:	4618      	mov	r0, r3
 8005054:	3720      	adds	r7, #32
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
	...

0800505c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b0ba      	sub	sp, #232	@ 0xe8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005082:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005086:	f640 030f 	movw	r3, #2063	@ 0x80f
 800508a:	4013      	ands	r3, r2
 800508c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005090:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005094:	2b00      	cmp	r3, #0
 8005096:	d115      	bne.n	80050c4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800509c:	f003 0320 	and.w	r3, r3, #32
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00f      	beq.n	80050c4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80050a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050a8:	f003 0320 	and.w	r3, r3, #32
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d009      	beq.n	80050c4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f000 82ab 	beq.w	8005610 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	4798      	blx	r3
      }
      return;
 80050c2:	e2a5      	b.n	8005610 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80050c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 8117 	beq.w	80052fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80050ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d106      	bne.n	80050e8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80050da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80050de:	4b85      	ldr	r3, [pc, #532]	@ (80052f4 <HAL_UART_IRQHandler+0x298>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	f000 810a 	beq.w	80052fc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d011      	beq.n	8005118 <HAL_UART_IRQHandler+0xbc>
 80050f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00b      	beq.n	8005118 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2201      	movs	r2, #1
 8005106:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800510e:	f043 0201 	orr.w	r2, r3, #1
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b00      	cmp	r3, #0
 8005122:	d011      	beq.n	8005148 <HAL_UART_IRQHandler+0xec>
 8005124:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00b      	beq.n	8005148 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2202      	movs	r2, #2
 8005136:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800513e:	f043 0204 	orr.w	r2, r3, #4
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d011      	beq.n	8005178 <HAL_UART_IRQHandler+0x11c>
 8005154:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005158:	f003 0301 	and.w	r3, r3, #1
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00b      	beq.n	8005178 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2204      	movs	r2, #4
 8005166:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800516e:	f043 0202 	orr.w	r2, r3, #2
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800517c:	f003 0308 	and.w	r3, r3, #8
 8005180:	2b00      	cmp	r3, #0
 8005182:	d017      	beq.n	80051b4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005188:	f003 0320 	and.w	r3, r3, #32
 800518c:	2b00      	cmp	r3, #0
 800518e:	d105      	bne.n	800519c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005190:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005194:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00b      	beq.n	80051b4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2208      	movs	r2, #8
 80051a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051aa:	f043 0208 	orr.w	r2, r3, #8
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80051b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d012      	beq.n	80051e6 <HAL_UART_IRQHandler+0x18a>
 80051c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00c      	beq.n	80051e6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80051d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051dc:	f043 0220 	orr.w	r2, r3, #32
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	f000 8211 	beq.w	8005614 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80051f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051f6:	f003 0320 	and.w	r3, r3, #32
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00d      	beq.n	800521a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80051fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005202:	f003 0320 	and.w	r3, r3, #32
 8005206:	2b00      	cmp	r3, #0
 8005208:	d007      	beq.n	800521a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005220:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522e:	2b40      	cmp	r3, #64	@ 0x40
 8005230:	d005      	beq.n	800523e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005232:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005236:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800523a:	2b00      	cmp	r3, #0
 800523c:	d04f      	beq.n	80052de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 fd9d 	bl	8005d7e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800524e:	2b40      	cmp	r3, #64	@ 0x40
 8005250:	d141      	bne.n	80052d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	3308      	adds	r3, #8
 8005258:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005260:	e853 3f00 	ldrex	r3, [r3]
 8005264:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005268:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800526c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005270:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3308      	adds	r3, #8
 800527a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800527e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005282:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800528a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800528e:	e841 2300 	strex	r3, r2, [r1]
 8005292:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005296:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1d9      	bne.n	8005252 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d013      	beq.n	80052ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052aa:	4a13      	ldr	r2, [pc, #76]	@ (80052f8 <HAL_UART_IRQHandler+0x29c>)
 80052ac:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7fb fec5 	bl	8001042 <HAL_DMA_Abort_IT>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d017      	beq.n	80052ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80052c8:	4610      	mov	r0, r2
 80052ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052cc:	e00f      	b.n	80052ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f9b4 	bl	800563c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d4:	e00b      	b.n	80052ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f9b0 	bl	800563c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052dc:	e007      	b.n	80052ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f9ac 	bl	800563c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80052ec:	e192      	b.n	8005614 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ee:	bf00      	nop
    return;
 80052f0:	e190      	b.n	8005614 <HAL_UART_IRQHandler+0x5b8>
 80052f2:	bf00      	nop
 80052f4:	04000120 	.word	0x04000120
 80052f8:	08005e47 	.word	0x08005e47

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005300:	2b01      	cmp	r3, #1
 8005302:	f040 814b 	bne.w	800559c <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	2b00      	cmp	r3, #0
 8005310:	f000 8144 	beq.w	800559c <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005318:	f003 0310 	and.w	r3, r3, #16
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 813d 	beq.w	800559c <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2210      	movs	r2, #16
 8005328:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005334:	2b40      	cmp	r3, #64	@ 0x40
 8005336:	f040 80b5 	bne.w	80054a4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005346:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 8164 	beq.w	8005618 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005356:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800535a:	429a      	cmp	r2, r3
 800535c:	f080 815c 	bcs.w	8005618 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005366:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	2b20      	cmp	r3, #32
 8005372:	f000 8086 	beq.w	8005482 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005382:	e853 3f00 	ldrex	r3, [r3]
 8005386:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800538a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800538e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005392:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	461a      	mov	r2, r3
 800539c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80053a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80053a4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80053ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80053b0:	e841 2300 	strex	r3, r2, [r1]
 80053b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80053b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1da      	bne.n	8005376 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	3308      	adds	r3, #8
 80053c6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053ca:	e853 3f00 	ldrex	r3, [r3]
 80053ce:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80053d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053d2:	f023 0301 	bic.w	r3, r3, #1
 80053d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	3308      	adds	r3, #8
 80053e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80053e4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80053e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ea:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80053ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80053f0:	e841 2300 	strex	r3, r2, [r1]
 80053f4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80053f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1e1      	bne.n	80053c0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3308      	adds	r3, #8
 8005402:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005406:	e853 3f00 	ldrex	r3, [r3]
 800540a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800540c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800540e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005412:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	3308      	adds	r3, #8
 800541c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005420:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005422:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005424:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005426:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005428:	e841 2300 	strex	r3, r2, [r1]
 800542c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800542e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1e3      	bne.n	80053fc <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2220      	movs	r2, #32
 8005438:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800544a:	e853 3f00 	ldrex	r3, [r3]
 800544e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005450:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005452:	f023 0310 	bic.w	r3, r3, #16
 8005456:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	461a      	mov	r2, r3
 8005460:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005464:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005466:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005468:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800546a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800546c:	e841 2300 	strex	r3, r2, [r1]
 8005470:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005472:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1e4      	bne.n	8005442 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800547c:	4618      	mov	r0, r3
 800547e:	f7fb fda2 	bl	8000fc6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2202      	movs	r2, #2
 8005486:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005494:	b29b      	uxth	r3, r3
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	b29b      	uxth	r3, r3
 800549a:	4619      	mov	r1, r3
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 f8d7 	bl	8005650 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80054a2:	e0b9      	b.n	8005618 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054be:	b29b      	uxth	r3, r3
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 80ab 	beq.w	800561c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80054c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 80a6 	beq.w	800561c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d8:	e853 3f00 	ldrex	r3, [r3]
 80054dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	461a      	mov	r2, r3
 80054ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80054f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80054f4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054fa:	e841 2300 	strex	r3, r2, [r1]
 80054fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1e4      	bne.n	80054d0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3308      	adds	r3, #8
 800550c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005510:	e853 3f00 	ldrex	r3, [r3]
 8005514:	623b      	str	r3, [r7, #32]
   return(result);
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	f023 0301 	bic.w	r3, r3, #1
 800551c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	3308      	adds	r3, #8
 8005526:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800552a:	633a      	str	r2, [r7, #48]	@ 0x30
 800552c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005530:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005532:	e841 2300 	strex	r3, r2, [r1]
 8005536:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1e3      	bne.n	8005506 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2220      	movs	r2, #32
 8005542:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	e853 3f00 	ldrex	r3, [r3]
 800555e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f023 0310 	bic.w	r3, r3, #16
 8005566:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005574:	61fb      	str	r3, [r7, #28]
 8005576:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005578:	69b9      	ldr	r1, [r7, #24]
 800557a:	69fa      	ldr	r2, [r7, #28]
 800557c:	e841 2300 	strex	r3, r2, [r1]
 8005580:	617b      	str	r3, [r7, #20]
   return(result);
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d1e4      	bne.n	8005552 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800558e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005592:	4619      	mov	r1, r3
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 f85b 	bl	8005650 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800559a:	e03f      	b.n	800561c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800559c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00e      	beq.n	80055c6 <HAL_UART_IRQHandler+0x56a>
 80055a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d008      	beq.n	80055c6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80055bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fc81 	bl	8005ec6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80055c4:	e02d      	b.n	8005622 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80055c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00e      	beq.n	80055f0 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80055d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d008      	beq.n	80055f0 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d01c      	beq.n	8005620 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	4798      	blx	r3
    }
    return;
 80055ee:	e017      	b.n	8005620 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80055f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d012      	beq.n	8005622 <HAL_UART_IRQHandler+0x5c6>
 80055fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00c      	beq.n	8005622 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f000 fc32 	bl	8005e72 <UART_EndTransmit_IT>
    return;
 800560e:	e008      	b.n	8005622 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005610:	bf00      	nop
 8005612:	e006      	b.n	8005622 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005614:	bf00      	nop
 8005616:	e004      	b.n	8005622 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005618:	bf00      	nop
 800561a:	e002      	b.n	8005622 <HAL_UART_IRQHandler+0x5c6>
      return;
 800561c:	bf00      	nop
 800561e:	e000      	b.n	8005622 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005620:	bf00      	nop
  }

}
 8005622:	37e8      	adds	r7, #232	@ 0xe8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	460b      	mov	r3, r1
 800565a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	431a      	orrs	r2, r3
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	431a      	orrs	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	69db      	ldr	r3, [r3, #28]
 8005688:	4313      	orrs	r3, r2
 800568a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005696:	f023 030c 	bic.w	r3, r3, #12
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	6812      	ldr	r2, [r2, #0]
 800569e:	6979      	ldr	r1, [r7, #20]
 80056a0:	430b      	orrs	r3, r1
 80056a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	68da      	ldr	r2, [r3, #12]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	697a      	ldr	r2, [r7, #20]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	697a      	ldr	r2, [r7, #20]
 80056da:	430a      	orrs	r2, r1
 80056dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4aa7      	ldr	r2, [pc, #668]	@ (8005980 <UART_SetConfig+0x318>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d120      	bne.n	800572a <UART_SetConfig+0xc2>
 80056e8:	4ba6      	ldr	r3, [pc, #664]	@ (8005984 <UART_SetConfig+0x31c>)
 80056ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ec:	f003 0303 	and.w	r3, r3, #3
 80056f0:	2b03      	cmp	r3, #3
 80056f2:	d817      	bhi.n	8005724 <UART_SetConfig+0xbc>
 80056f4:	a201      	add	r2, pc, #4	@ (adr r2, 80056fc <UART_SetConfig+0x94>)
 80056f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fa:	bf00      	nop
 80056fc:	0800570d 	.word	0x0800570d
 8005700:	08005719 	.word	0x08005719
 8005704:	0800571f 	.word	0x0800571f
 8005708:	08005713 	.word	0x08005713
 800570c:	2301      	movs	r3, #1
 800570e:	77fb      	strb	r3, [r7, #31]
 8005710:	e0b5      	b.n	800587e <UART_SetConfig+0x216>
 8005712:	2302      	movs	r3, #2
 8005714:	77fb      	strb	r3, [r7, #31]
 8005716:	e0b2      	b.n	800587e <UART_SetConfig+0x216>
 8005718:	2304      	movs	r3, #4
 800571a:	77fb      	strb	r3, [r7, #31]
 800571c:	e0af      	b.n	800587e <UART_SetConfig+0x216>
 800571e:	2308      	movs	r3, #8
 8005720:	77fb      	strb	r3, [r7, #31]
 8005722:	e0ac      	b.n	800587e <UART_SetConfig+0x216>
 8005724:	2310      	movs	r3, #16
 8005726:	77fb      	strb	r3, [r7, #31]
 8005728:	e0a9      	b.n	800587e <UART_SetConfig+0x216>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a96      	ldr	r2, [pc, #600]	@ (8005988 <UART_SetConfig+0x320>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d124      	bne.n	800577e <UART_SetConfig+0x116>
 8005734:	4b93      	ldr	r3, [pc, #588]	@ (8005984 <UART_SetConfig+0x31c>)
 8005736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005738:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800573c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005740:	d011      	beq.n	8005766 <UART_SetConfig+0xfe>
 8005742:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005746:	d817      	bhi.n	8005778 <UART_SetConfig+0x110>
 8005748:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800574c:	d011      	beq.n	8005772 <UART_SetConfig+0x10a>
 800574e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005752:	d811      	bhi.n	8005778 <UART_SetConfig+0x110>
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <UART_SetConfig+0xf8>
 8005758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800575c:	d006      	beq.n	800576c <UART_SetConfig+0x104>
 800575e:	e00b      	b.n	8005778 <UART_SetConfig+0x110>
 8005760:	2300      	movs	r3, #0
 8005762:	77fb      	strb	r3, [r7, #31]
 8005764:	e08b      	b.n	800587e <UART_SetConfig+0x216>
 8005766:	2302      	movs	r3, #2
 8005768:	77fb      	strb	r3, [r7, #31]
 800576a:	e088      	b.n	800587e <UART_SetConfig+0x216>
 800576c:	2304      	movs	r3, #4
 800576e:	77fb      	strb	r3, [r7, #31]
 8005770:	e085      	b.n	800587e <UART_SetConfig+0x216>
 8005772:	2308      	movs	r3, #8
 8005774:	77fb      	strb	r3, [r7, #31]
 8005776:	e082      	b.n	800587e <UART_SetConfig+0x216>
 8005778:	2310      	movs	r3, #16
 800577a:	77fb      	strb	r3, [r7, #31]
 800577c:	e07f      	b.n	800587e <UART_SetConfig+0x216>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a82      	ldr	r2, [pc, #520]	@ (800598c <UART_SetConfig+0x324>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d124      	bne.n	80057d2 <UART_SetConfig+0x16a>
 8005788:	4b7e      	ldr	r3, [pc, #504]	@ (8005984 <UART_SetConfig+0x31c>)
 800578a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800578c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005790:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005794:	d011      	beq.n	80057ba <UART_SetConfig+0x152>
 8005796:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800579a:	d817      	bhi.n	80057cc <UART_SetConfig+0x164>
 800579c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80057a0:	d011      	beq.n	80057c6 <UART_SetConfig+0x15e>
 80057a2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80057a6:	d811      	bhi.n	80057cc <UART_SetConfig+0x164>
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d003      	beq.n	80057b4 <UART_SetConfig+0x14c>
 80057ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057b0:	d006      	beq.n	80057c0 <UART_SetConfig+0x158>
 80057b2:	e00b      	b.n	80057cc <UART_SetConfig+0x164>
 80057b4:	2300      	movs	r3, #0
 80057b6:	77fb      	strb	r3, [r7, #31]
 80057b8:	e061      	b.n	800587e <UART_SetConfig+0x216>
 80057ba:	2302      	movs	r3, #2
 80057bc:	77fb      	strb	r3, [r7, #31]
 80057be:	e05e      	b.n	800587e <UART_SetConfig+0x216>
 80057c0:	2304      	movs	r3, #4
 80057c2:	77fb      	strb	r3, [r7, #31]
 80057c4:	e05b      	b.n	800587e <UART_SetConfig+0x216>
 80057c6:	2308      	movs	r3, #8
 80057c8:	77fb      	strb	r3, [r7, #31]
 80057ca:	e058      	b.n	800587e <UART_SetConfig+0x216>
 80057cc:	2310      	movs	r3, #16
 80057ce:	77fb      	strb	r3, [r7, #31]
 80057d0:	e055      	b.n	800587e <UART_SetConfig+0x216>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a6e      	ldr	r2, [pc, #440]	@ (8005990 <UART_SetConfig+0x328>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d124      	bne.n	8005826 <UART_SetConfig+0x1be>
 80057dc:	4b69      	ldr	r3, [pc, #420]	@ (8005984 <UART_SetConfig+0x31c>)
 80057de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80057e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057e8:	d011      	beq.n	800580e <UART_SetConfig+0x1a6>
 80057ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057ee:	d817      	bhi.n	8005820 <UART_SetConfig+0x1b8>
 80057f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057f4:	d011      	beq.n	800581a <UART_SetConfig+0x1b2>
 80057f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057fa:	d811      	bhi.n	8005820 <UART_SetConfig+0x1b8>
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d003      	beq.n	8005808 <UART_SetConfig+0x1a0>
 8005800:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005804:	d006      	beq.n	8005814 <UART_SetConfig+0x1ac>
 8005806:	e00b      	b.n	8005820 <UART_SetConfig+0x1b8>
 8005808:	2300      	movs	r3, #0
 800580a:	77fb      	strb	r3, [r7, #31]
 800580c:	e037      	b.n	800587e <UART_SetConfig+0x216>
 800580e:	2302      	movs	r3, #2
 8005810:	77fb      	strb	r3, [r7, #31]
 8005812:	e034      	b.n	800587e <UART_SetConfig+0x216>
 8005814:	2304      	movs	r3, #4
 8005816:	77fb      	strb	r3, [r7, #31]
 8005818:	e031      	b.n	800587e <UART_SetConfig+0x216>
 800581a:	2308      	movs	r3, #8
 800581c:	77fb      	strb	r3, [r7, #31]
 800581e:	e02e      	b.n	800587e <UART_SetConfig+0x216>
 8005820:	2310      	movs	r3, #16
 8005822:	77fb      	strb	r3, [r7, #31]
 8005824:	e02b      	b.n	800587e <UART_SetConfig+0x216>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a5a      	ldr	r2, [pc, #360]	@ (8005994 <UART_SetConfig+0x32c>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d124      	bne.n	800587a <UART_SetConfig+0x212>
 8005830:	4b54      	ldr	r3, [pc, #336]	@ (8005984 <UART_SetConfig+0x31c>)
 8005832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005834:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005838:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800583c:	d011      	beq.n	8005862 <UART_SetConfig+0x1fa>
 800583e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005842:	d817      	bhi.n	8005874 <UART_SetConfig+0x20c>
 8005844:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005848:	d011      	beq.n	800586e <UART_SetConfig+0x206>
 800584a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800584e:	d811      	bhi.n	8005874 <UART_SetConfig+0x20c>
 8005850:	2b00      	cmp	r3, #0
 8005852:	d003      	beq.n	800585c <UART_SetConfig+0x1f4>
 8005854:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005858:	d006      	beq.n	8005868 <UART_SetConfig+0x200>
 800585a:	e00b      	b.n	8005874 <UART_SetConfig+0x20c>
 800585c:	2300      	movs	r3, #0
 800585e:	77fb      	strb	r3, [r7, #31]
 8005860:	e00d      	b.n	800587e <UART_SetConfig+0x216>
 8005862:	2302      	movs	r3, #2
 8005864:	77fb      	strb	r3, [r7, #31]
 8005866:	e00a      	b.n	800587e <UART_SetConfig+0x216>
 8005868:	2304      	movs	r3, #4
 800586a:	77fb      	strb	r3, [r7, #31]
 800586c:	e007      	b.n	800587e <UART_SetConfig+0x216>
 800586e:	2308      	movs	r3, #8
 8005870:	77fb      	strb	r3, [r7, #31]
 8005872:	e004      	b.n	800587e <UART_SetConfig+0x216>
 8005874:	2310      	movs	r3, #16
 8005876:	77fb      	strb	r3, [r7, #31]
 8005878:	e001      	b.n	800587e <UART_SetConfig+0x216>
 800587a:	2310      	movs	r3, #16
 800587c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005886:	d15b      	bne.n	8005940 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8005888:	7ffb      	ldrb	r3, [r7, #31]
 800588a:	2b08      	cmp	r3, #8
 800588c:	d827      	bhi.n	80058de <UART_SetConfig+0x276>
 800588e:	a201      	add	r2, pc, #4	@ (adr r2, 8005894 <UART_SetConfig+0x22c>)
 8005890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005894:	080058b9 	.word	0x080058b9
 8005898:	080058c1 	.word	0x080058c1
 800589c:	080058c9 	.word	0x080058c9
 80058a0:	080058df 	.word	0x080058df
 80058a4:	080058cf 	.word	0x080058cf
 80058a8:	080058df 	.word	0x080058df
 80058ac:	080058df 	.word	0x080058df
 80058b0:	080058df 	.word	0x080058df
 80058b4:	080058d7 	.word	0x080058d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058b8:	f7fe faaa 	bl	8003e10 <HAL_RCC_GetPCLK1Freq>
 80058bc:	61b8      	str	r0, [r7, #24]
        break;
 80058be:	e013      	b.n	80058e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058c0:	f7fe fac8 	bl	8003e54 <HAL_RCC_GetPCLK2Freq>
 80058c4:	61b8      	str	r0, [r7, #24]
        break;
 80058c6:	e00f      	b.n	80058e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058c8:	4b33      	ldr	r3, [pc, #204]	@ (8005998 <UART_SetConfig+0x330>)
 80058ca:	61bb      	str	r3, [r7, #24]
        break;
 80058cc:	e00c      	b.n	80058e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ce:	f7fe fa3f 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 80058d2:	61b8      	str	r0, [r7, #24]
        break;
 80058d4:	e008      	b.n	80058e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058da:	61bb      	str	r3, [r7, #24]
        break;
 80058dc:	e004      	b.n	80058e8 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80058de:	2300      	movs	r3, #0
 80058e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	77bb      	strb	r3, [r7, #30]
        break;
 80058e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 8082 	beq.w	80059f4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	005a      	lsls	r2, r3, #1
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	085b      	lsrs	r3, r3, #1
 80058fa:	441a      	add	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	fbb2 f3f3 	udiv	r3, r2, r3
 8005904:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	2b0f      	cmp	r3, #15
 800590a:	d916      	bls.n	800593a <UART_SetConfig+0x2d2>
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005912:	d212      	bcs.n	800593a <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	b29b      	uxth	r3, r3
 8005918:	f023 030f 	bic.w	r3, r3, #15
 800591c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	085b      	lsrs	r3, r3, #1
 8005922:	b29b      	uxth	r3, r3
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	b29a      	uxth	r2, r3
 800592a:	89fb      	ldrh	r3, [r7, #14]
 800592c:	4313      	orrs	r3, r2
 800592e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	89fa      	ldrh	r2, [r7, #14]
 8005936:	60da      	str	r2, [r3, #12]
 8005938:	e05c      	b.n	80059f4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	77bb      	strb	r3, [r7, #30]
 800593e:	e059      	b.n	80059f4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005940:	7ffb      	ldrb	r3, [r7, #31]
 8005942:	2b08      	cmp	r3, #8
 8005944:	d835      	bhi.n	80059b2 <UART_SetConfig+0x34a>
 8005946:	a201      	add	r2, pc, #4	@ (adr r2, 800594c <UART_SetConfig+0x2e4>)
 8005948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594c:	08005971 	.word	0x08005971
 8005950:	08005979 	.word	0x08005979
 8005954:	0800599d 	.word	0x0800599d
 8005958:	080059b3 	.word	0x080059b3
 800595c:	080059a3 	.word	0x080059a3
 8005960:	080059b3 	.word	0x080059b3
 8005964:	080059b3 	.word	0x080059b3
 8005968:	080059b3 	.word	0x080059b3
 800596c:	080059ab 	.word	0x080059ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005970:	f7fe fa4e 	bl	8003e10 <HAL_RCC_GetPCLK1Freq>
 8005974:	61b8      	str	r0, [r7, #24]
        break;
 8005976:	e021      	b.n	80059bc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005978:	f7fe fa6c 	bl	8003e54 <HAL_RCC_GetPCLK2Freq>
 800597c:	61b8      	str	r0, [r7, #24]
        break;
 800597e:	e01d      	b.n	80059bc <UART_SetConfig+0x354>
 8005980:	40013800 	.word	0x40013800
 8005984:	40021000 	.word	0x40021000
 8005988:	40004400 	.word	0x40004400
 800598c:	40004800 	.word	0x40004800
 8005990:	40004c00 	.word	0x40004c00
 8005994:	40005000 	.word	0x40005000
 8005998:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800599c:	4b1b      	ldr	r3, [pc, #108]	@ (8005a0c <UART_SetConfig+0x3a4>)
 800599e:	61bb      	str	r3, [r7, #24]
        break;
 80059a0:	e00c      	b.n	80059bc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059a2:	f7fe f9d5 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 80059a6:	61b8      	str	r0, [r7, #24]
        break;
 80059a8:	e008      	b.n	80059bc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059ae:	61bb      	str	r3, [r7, #24]
        break;
 80059b0:	e004      	b.n	80059bc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80059b2:	2300      	movs	r3, #0
 80059b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	77bb      	strb	r3, [r7, #30]
        break;
 80059ba:	bf00      	nop
    }

    if (pclk != 0U)
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d018      	beq.n	80059f4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	085a      	lsrs	r2, r3, #1
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	441a      	add	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	2b0f      	cmp	r3, #15
 80059da:	d909      	bls.n	80059f0 <UART_SetConfig+0x388>
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e2:	d205      	bcs.n	80059f0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	60da      	str	r2, [r3, #12]
 80059ee:	e001      	b.n	80059f4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005a00:	7fbb      	ldrb	r3, [r7, #30]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3720      	adds	r7, #32
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	007a1200 	.word	0x007a1200

08005a10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1c:	f003 0308 	and.w	r3, r3, #8
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00a      	beq.n	8005a3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00a      	beq.n	8005a5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00a      	beq.n	8005a7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a82:	f003 0304 	and.w	r3, r3, #4
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00a      	beq.n	8005aa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa4:	f003 0310 	and.w	r3, r3, #16
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00a      	beq.n	8005ac2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00a      	beq.n	8005ae4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d01a      	beq.n	8005b26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b0e:	d10a      	bne.n	8005b26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	605a      	str	r2, [r3, #4]
  }
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b098      	sub	sp, #96	@ 0x60
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b64:	f7fb f912 	bl	8000d8c <HAL_GetTick>
 8005b68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0308 	and.w	r3, r3, #8
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d12e      	bne.n	8005bd6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b80:	2200      	movs	r2, #0
 8005b82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f88c 	bl	8005ca4 <UART_WaitOnFlagUntilTimeout>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d021      	beq.n	8005bd6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9a:	e853 3f00 	ldrex	r3, [r3]
 8005b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ba2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ba6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	461a      	mov	r2, r3
 8005bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bb8:	e841 2300 	strex	r3, r2, [r1]
 8005bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1e6      	bne.n	8005b92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2220      	movs	r2, #32
 8005bc8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e062      	b.n	8005c9c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0304 	and.w	r3, r3, #4
 8005be0:	2b04      	cmp	r3, #4
 8005be2:	d149      	bne.n	8005c78 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005be4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bec:	2200      	movs	r2, #0
 8005bee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f856 	bl	8005ca4 <UART_WaitOnFlagUntilTimeout>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d03c      	beq.n	8005c78 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	e853 3f00 	ldrex	r3, [r3]
 8005c0a:	623b      	str	r3, [r7, #32]
   return(result);
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c24:	e841 2300 	strex	r3, r2, [r1]
 8005c28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1e6      	bne.n	8005bfe <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3308      	adds	r3, #8
 8005c36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	e853 3f00 	ldrex	r3, [r3]
 8005c3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f023 0301 	bic.w	r3, r3, #1
 8005c46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3308      	adds	r3, #8
 8005c4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c50:	61fa      	str	r2, [r7, #28]
 8005c52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c54:	69b9      	ldr	r1, [r7, #24]
 8005c56:	69fa      	ldr	r2, [r7, #28]
 8005c58:	e841 2300 	strex	r3, r2, [r1]
 8005c5c:	617b      	str	r3, [r7, #20]
   return(result);
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d1e5      	bne.n	8005c30 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2220      	movs	r2, #32
 8005c68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e011      	b.n	8005c9c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2220      	movs	r2, #32
 8005c82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3758      	adds	r7, #88	@ 0x58
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	603b      	str	r3, [r7, #0]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cb4:	e04f      	b.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cbc:	d04b      	beq.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cbe:	f7fb f865 	bl	8000d8c <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	69ba      	ldr	r2, [r7, #24]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d302      	bcc.n	8005cd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d101      	bne.n	8005cd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e04e      	b.n	8005d76 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0304 	and.w	r3, r3, #4
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d037      	beq.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	2b80      	cmp	r3, #128	@ 0x80
 8005cea:	d034      	beq.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b40      	cmp	r3, #64	@ 0x40
 8005cf0:	d031      	beq.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69db      	ldr	r3, [r3, #28]
 8005cf8:	f003 0308 	and.w	r3, r3, #8
 8005cfc:	2b08      	cmp	r3, #8
 8005cfe:	d110      	bne.n	8005d22 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2208      	movs	r2, #8
 8005d06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 f838 	bl	8005d7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2208      	movs	r2, #8
 8005d12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e029      	b.n	8005d76 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	69db      	ldr	r3, [r3, #28]
 8005d28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d30:	d111      	bne.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f000 f81e 	bl	8005d7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2220      	movs	r2, #32
 8005d46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e00f      	b.n	8005d76 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69da      	ldr	r2, [r3, #28]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	bf0c      	ite	eq
 8005d66:	2301      	moveq	r3, #1
 8005d68:	2300      	movne	r3, #0
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	79fb      	ldrb	r3, [r7, #7]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d0a0      	beq.n	8005cb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b095      	sub	sp, #84	@ 0x54
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d8e:	e853 3f00 	ldrex	r3, [r3]
 8005d92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	461a      	mov	r2, r3
 8005da2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005da6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005daa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dac:	e841 2300 	strex	r3, r2, [r1]
 8005db0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1e6      	bne.n	8005d86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3308      	adds	r3, #8
 8005dbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc0:	6a3b      	ldr	r3, [r7, #32]
 8005dc2:	e853 3f00 	ldrex	r3, [r3]
 8005dc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	f023 0301 	bic.w	r3, r3, #1
 8005dce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3308      	adds	r3, #8
 8005dd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005de0:	e841 2300 	strex	r3, r2, [r1]
 8005de4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e5      	bne.n	8005db8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d118      	bne.n	8005e26 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	e853 3f00 	ldrex	r3, [r3]
 8005e00:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f023 0310 	bic.w	r3, r3, #16
 8005e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	461a      	mov	r2, r3
 8005e10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e12:	61bb      	str	r3, [r7, #24]
 8005e14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e16:	6979      	ldr	r1, [r7, #20]
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	e841 2300 	strex	r3, r2, [r1]
 8005e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1e6      	bne.n	8005df4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2220      	movs	r2, #32
 8005e2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005e3a:	bf00      	nop
 8005e3c:	3754      	adds	r7, #84	@ 0x54
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b084      	sub	sp, #16
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f7ff fbe9 	bl	800563c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e6a:	bf00      	nop
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b088      	sub	sp, #32
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	e853 3f00 	ldrex	r3, [r3]
 8005e86:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e8e:	61fb      	str	r3, [r7, #28]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	461a      	mov	r2, r3
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	61bb      	str	r3, [r7, #24]
 8005e9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9c:	6979      	ldr	r1, [r7, #20]
 8005e9e:	69ba      	ldr	r2, [r7, #24]
 8005ea0:	e841 2300 	strex	r3, r2, [r1]
 8005ea4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1e6      	bne.n	8005e7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f7ff fbb5 	bl	8005628 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ebe:	bf00      	nop
 8005ec0:	3720      	adds	r7, #32
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b083      	sub	sp, #12
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005ece:	bf00      	nop
 8005ed0:	370c      	adds	r7, #12
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr
	...

08005edc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b09d      	sub	sp, #116	@ 0x74
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	781b      	ldrb	r3, [r3, #0]
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	881b      	ldrh	r3, [r3, #0]
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8005efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f02:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	78db      	ldrb	r3, [r3, #3]
 8005f0a:	2b03      	cmp	r3, #3
 8005f0c:	d81f      	bhi.n	8005f4e <USB_ActivateEndpoint+0x72>
 8005f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f14 <USB_ActivateEndpoint+0x38>)
 8005f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f14:	08005f25 	.word	0x08005f25
 8005f18:	08005f41 	.word	0x08005f41
 8005f1c:	08005f57 	.word	0x08005f57
 8005f20:	08005f33 	.word	0x08005f33
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005f24:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005f28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005f2c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8005f30:	e012      	b.n	8005f58 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005f32:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005f36:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8005f3a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8005f3e:	e00b      	b.n	8005f58 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005f40:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005f44:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005f48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8005f4c:	e004      	b.n	8005f58 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8005f54:	e000      	b.n	8005f58 <USB_ActivateEndpoint+0x7c>
      break;
 8005f56:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	441a      	add	r2, r3
 8005f62:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005f66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	4413      	add	r3, r2
 8005f84:	881b      	ldrh	r3, [r3, #0]
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	b21b      	sxth	r3, r3
 8005f8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f92:	b21a      	sxth	r2, r3
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	b21b      	sxth	r3, r3
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	b21b      	sxth	r3, r3
 8005f9e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	441a      	add	r2, r3
 8005fac:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005fb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	7b1b      	ldrb	r3, [r3, #12]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f040 8178 	bne.w	80062be <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	785b      	ldrb	r3, [r3, #1]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 8084 	beq.w	80060e0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	61bb      	str	r3, [r7, #24]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	4413      	add	r3, r2
 8005fea:	61bb      	str	r3, [r7, #24]
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	011a      	lsls	r2, r3, #4
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ffa:	617b      	str	r3, [r7, #20]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	88db      	ldrh	r3, [r3, #6]
 8006000:	085b      	lsrs	r3, r3, #1
 8006002:	b29b      	uxth	r3, r3
 8006004:	005b      	lsls	r3, r3, #1
 8006006:	b29a      	uxth	r2, r3
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	881b      	ldrh	r3, [r3, #0]
 8006018:	827b      	strh	r3, [r7, #18]
 800601a:	8a7b      	ldrh	r3, [r7, #18]
 800601c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006020:	2b00      	cmp	r3, #0
 8006022:	d01b      	beq.n	800605c <USB_ActivateEndpoint+0x180>
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	881b      	ldrh	r3, [r3, #0]
 8006030:	b29b      	uxth	r3, r3
 8006032:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800603a:	823b      	strh	r3, [r7, #16]
 800603c:	687a      	ldr	r2, [r7, #4]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	441a      	add	r2, r3
 8006046:	8a3b      	ldrh	r3, [r7, #16]
 8006048:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800604c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006050:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006054:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006058:	b29b      	uxth	r3, r3
 800605a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	78db      	ldrb	r3, [r3, #3]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d020      	beq.n	80060a6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4413      	add	r3, r2
 800606e:	881b      	ldrh	r3, [r3, #0]
 8006070:	b29b      	uxth	r3, r3
 8006072:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006076:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800607a:	81bb      	strh	r3, [r7, #12]
 800607c:	89bb      	ldrh	r3, [r7, #12]
 800607e:	f083 0320 	eor.w	r3, r3, #32
 8006082:	81bb      	strh	r3, [r7, #12]
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	441a      	add	r2, r3
 800608e:	89bb      	ldrh	r3, [r7, #12]
 8006090:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006094:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006098:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800609c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	8013      	strh	r3, [r2, #0]
 80060a4:	e2d5      	b.n	8006652 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	4413      	add	r3, r2
 80060b0:	881b      	ldrh	r3, [r3, #0]
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060bc:	81fb      	strh	r3, [r7, #14]
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	441a      	add	r2, r3
 80060c8:	89fb      	ldrh	r3, [r7, #14]
 80060ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060da:	b29b      	uxth	r3, r3
 80060dc:	8013      	strh	r3, [r2, #0]
 80060de:	e2b8      	b.n	8006652 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	461a      	mov	r2, r3
 80060ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f0:	4413      	add	r3, r2
 80060f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	011a      	lsls	r2, r3, #4
 80060fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006102:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	88db      	ldrh	r3, [r3, #6]
 8006108:	085b      	lsrs	r3, r3, #1
 800610a:	b29b      	uxth	r3, r3
 800610c:	005b      	lsls	r3, r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006112:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800611e:	b29b      	uxth	r3, r3
 8006120:	461a      	mov	r2, r3
 8006122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006124:	4413      	add	r3, r2
 8006126:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	011a      	lsls	r2, r3, #4
 800612e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006130:	4413      	add	r3, r2
 8006132:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006136:	627b      	str	r3, [r7, #36]	@ 0x24
 8006138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613a:	881b      	ldrh	r3, [r3, #0]
 800613c:	b29b      	uxth	r3, r3
 800613e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006142:	b29a      	uxth	r2, r3
 8006144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006146:	801a      	strh	r2, [r3, #0]
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10a      	bne.n	8006166 <USB_ActivateEndpoint+0x28a>
 8006150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	b29b      	uxth	r3, r3
 8006156:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800615a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800615e:	b29a      	uxth	r2, r3
 8006160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006162:	801a      	strh	r2, [r3, #0]
 8006164:	e039      	b.n	80061da <USB_ActivateEndpoint+0x2fe>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	2b3e      	cmp	r3, #62	@ 0x3e
 800616c:	d818      	bhi.n	80061a0 <USB_ActivateEndpoint+0x2c4>
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	085b      	lsrs	r3, r3, #1
 8006174:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d002      	beq.n	8006188 <USB_ActivateEndpoint+0x2ac>
 8006182:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006184:	3301      	adds	r3, #1
 8006186:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618a:	881b      	ldrh	r3, [r3, #0]
 800618c:	b29a      	uxth	r2, r3
 800618e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006190:	b29b      	uxth	r3, r3
 8006192:	029b      	lsls	r3, r3, #10
 8006194:	b29b      	uxth	r3, r3
 8006196:	4313      	orrs	r3, r2
 8006198:	b29a      	uxth	r2, r3
 800619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619c:	801a      	strh	r2, [r3, #0]
 800619e:	e01c      	b.n	80061da <USB_ActivateEndpoint+0x2fe>
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	095b      	lsrs	r3, r3, #5
 80061a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	f003 031f 	and.w	r3, r3, #31
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d102      	bne.n	80061ba <USB_ActivateEndpoint+0x2de>
 80061b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061b6:	3b01      	subs	r3, #1
 80061b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	881b      	ldrh	r3, [r3, #0]
 80061be:	b29a      	uxth	r2, r3
 80061c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	029b      	lsls	r3, r3, #10
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	4313      	orrs	r3, r2
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	4413      	add	r3, r2
 80061e4:	881b      	ldrh	r3, [r3, #0]
 80061e6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80061e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80061ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d01b      	beq.n	800622a <USB_ActivateEndpoint+0x34e>
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	881b      	ldrh	r3, [r3, #0]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006208:	843b      	strh	r3, [r7, #32]
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	441a      	add	r2, r3
 8006214:	8c3b      	ldrh	r3, [r7, #32]
 8006216:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800621a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800621e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006222:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006226:	b29b      	uxth	r3, r3
 8006228:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	781b      	ldrb	r3, [r3, #0]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d124      	bne.n	800627c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4413      	add	r3, r2
 800623c:	881b      	ldrh	r3, [r3, #0]
 800623e:	b29b      	uxth	r3, r3
 8006240:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006248:	83bb      	strh	r3, [r7, #28]
 800624a:	8bbb      	ldrh	r3, [r7, #28]
 800624c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006250:	83bb      	strh	r3, [r7, #28]
 8006252:	8bbb      	ldrh	r3, [r7, #28]
 8006254:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006258:	83bb      	strh	r3, [r7, #28]
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	441a      	add	r2, r3
 8006264:	8bbb      	ldrh	r3, [r7, #28]
 8006266:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800626a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800626e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006276:	b29b      	uxth	r3, r3
 8006278:	8013      	strh	r3, [r2, #0]
 800627a:	e1ea      	b.n	8006652 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	781b      	ldrb	r3, [r3, #0]
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	4413      	add	r3, r2
 8006286:	881b      	ldrh	r3, [r3, #0]
 8006288:	b29b      	uxth	r3, r3
 800628a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800628e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006292:	83fb      	strh	r3, [r7, #30]
 8006294:	8bfb      	ldrh	r3, [r7, #30]
 8006296:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800629a:	83fb      	strh	r3, [r7, #30]
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	441a      	add	r2, r3
 80062a6:	8bfb      	ldrh	r3, [r7, #30]
 80062a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	8013      	strh	r3, [r2, #0]
 80062bc:	e1c9      	b.n	8006652 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	78db      	ldrb	r3, [r3, #3]
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d11e      	bne.n	8006304 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	4413      	add	r3, r2
 80062d0:	881b      	ldrh	r3, [r3, #0]
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062dc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80062e0:	687a      	ldr	r2, [r7, #4]
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	441a      	add	r2, r3
 80062ea:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80062ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062f6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80062fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062fe:	b29b      	uxth	r3, r3
 8006300:	8013      	strh	r3, [r2, #0]
 8006302:	e01d      	b.n	8006340 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	881b      	ldrh	r3, [r3, #0]
 8006310:	b29b      	uxth	r3, r3
 8006312:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800631a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	441a      	add	r2, r3
 8006328:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800632c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006330:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006334:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800633c:	b29b      	uxth	r3, r3
 800633e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800634a:	b29b      	uxth	r3, r3
 800634c:	461a      	mov	r2, r3
 800634e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006350:	4413      	add	r3, r2
 8006352:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	011a      	lsls	r2, r3, #4
 800635a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800635c:	4413      	add	r3, r2
 800635e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006362:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	891b      	ldrh	r3, [r3, #8]
 8006368:	085b      	lsrs	r3, r3, #1
 800636a:	b29b      	uxth	r3, r3
 800636c:	005b      	lsls	r3, r3, #1
 800636e:	b29a      	uxth	r2, r3
 8006370:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006372:	801a      	strh	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	657b      	str	r3, [r7, #84]	@ 0x54
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800637e:	b29b      	uxth	r3, r3
 8006380:	461a      	mov	r2, r3
 8006382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006384:	4413      	add	r3, r2
 8006386:	657b      	str	r3, [r7, #84]	@ 0x54
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	011a      	lsls	r2, r3, #4
 800638e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006390:	4413      	add	r3, r2
 8006392:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006396:	653b      	str	r3, [r7, #80]	@ 0x50
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	895b      	ldrh	r3, [r3, #10]
 800639c:	085b      	lsrs	r3, r3, #1
 800639e:	b29b      	uxth	r3, r3
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063a6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	785b      	ldrb	r3, [r3, #1]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f040 8093 	bne.w	80064d8 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	4413      	add	r3, r2
 80063bc:	881b      	ldrh	r3, [r3, #0]
 80063be:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80063c2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80063c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d01b      	beq.n	8006406 <USB_ActivateEndpoint+0x52a>
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4413      	add	r3, r2
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	b29b      	uxth	r3, r3
 80063dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	441a      	add	r2, r3
 80063f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80063f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80063fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006402:	b29b      	uxth	r3, r3
 8006404:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	4413      	add	r3, r2
 8006410:	881b      	ldrh	r3, [r3, #0]
 8006412:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006414:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800641a:	2b00      	cmp	r3, #0
 800641c:	d01b      	beq.n	8006456 <USB_ActivateEndpoint+0x57a>
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	881b      	ldrh	r3, [r3, #0]
 800642a:	b29b      	uxth	r3, r3
 800642c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006434:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	441a      	add	r2, r3
 8006440:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006442:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006446:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800644a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800644e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006452:	b29b      	uxth	r3, r3
 8006454:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	881b      	ldrh	r3, [r3, #0]
 8006462:	b29b      	uxth	r3, r3
 8006464:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006468:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800646c:	873b      	strh	r3, [r7, #56]	@ 0x38
 800646e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006470:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006474:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006476:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006478:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800647c:	873b      	strh	r3, [r7, #56]	@ 0x38
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	441a      	add	r2, r3
 8006488:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800648a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800648e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800649a:	b29b      	uxth	r3, r3
 800649c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	4413      	add	r3, r2
 80064a8:	881b      	ldrh	r3, [r3, #0]
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	441a      	add	r2, r3
 80064c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	8013      	strh	r3, [r2, #0]
 80064d6:	e0bc      	b.n	8006652 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80064e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80064ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d01d      	beq.n	8006530 <USB_ActivateEndpoint+0x654>
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4413      	add	r3, r2
 80064fe:	881b      	ldrh	r3, [r3, #0]
 8006500:	b29b      	uxth	r3, r3
 8006502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800650a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	441a      	add	r2, r3
 8006518:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800651c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006520:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006524:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800652c:	b29b      	uxth	r3, r3
 800652e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	4413      	add	r3, r2
 800653a:	881b      	ldrh	r3, [r3, #0]
 800653c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006540:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006548:	2b00      	cmp	r3, #0
 800654a:	d01d      	beq.n	8006588 <USB_ActivateEndpoint+0x6ac>
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4413      	add	r3, r2
 8006556:	881b      	ldrh	r3, [r3, #0]
 8006558:	b29b      	uxth	r3, r3
 800655a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800655e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006562:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	441a      	add	r2, r3
 8006570:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8006574:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006578:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800657c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006580:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006584:	b29b      	uxth	r3, r3
 8006586:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	78db      	ldrb	r3, [r3, #3]
 800658c:	2b01      	cmp	r3, #1
 800658e:	d024      	beq.n	80065da <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4413      	add	r3, r2
 800659a:	881b      	ldrh	r3, [r3, #0]
 800659c:	b29b      	uxth	r3, r3
 800659e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065a6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80065aa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80065ae:	f083 0320 	eor.w	r3, r3, #32
 80065b2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	441a      	add	r2, r3
 80065c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80065c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	8013      	strh	r3, [r2, #0]
 80065d8:	e01d      	b.n	8006616 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	4413      	add	r3, r2
 80065e4:	881b      	ldrh	r3, [r3, #0]
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	441a      	add	r2, r3
 80065fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006602:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006606:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800660a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800660e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006612:	b29b      	uxth	r3, r3
 8006614:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	4413      	add	r3, r2
 8006620:	881b      	ldrh	r3, [r3, #0]
 8006622:	b29b      	uxth	r3, r3
 8006624:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006628:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800662c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	441a      	add	r2, r3
 800663a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800663e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006642:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006646:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800664a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800664e:	b29b      	uxth	r3, r3
 8006650:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006652:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8006656:	4618      	mov	r0, r3
 8006658:	3774      	adds	r7, #116	@ 0x74
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop

08006664 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b0c2      	sub	sp, #264	@ 0x108
 8006668:	af00      	add	r7, sp, #0
 800666a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800666e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006672:	6018      	str	r0, [r3, #0]
 8006674:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006678:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800667c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800667e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006682:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	785b      	ldrb	r3, [r3, #1]
 800668a:	2b01      	cmp	r3, #1
 800668c:	f040 86b7 	bne.w	80073fe <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006690:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006694:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	699a      	ldr	r2, [r3, #24]
 800669c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	691b      	ldr	r3, [r3, #16]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d908      	bls.n	80066be <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80066ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80066bc:	e007      	b.n	80066ce <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80066be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80066ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	7b1b      	ldrb	r3, [r3, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d13a      	bne.n	8006754 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80066de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6959      	ldr	r1, [r3, #20]
 80066ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	88da      	ldrh	r2, [r3, #6]
 80066f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006700:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006704:	6800      	ldr	r0, [r0, #0]
 8006706:	f001 fc82 	bl	800800e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800670a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800670e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	613b      	str	r3, [r7, #16]
 8006716:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800671a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006724:	b29b      	uxth	r3, r3
 8006726:	461a      	mov	r2, r3
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	4413      	add	r3, r2
 800672c:	613b      	str	r3, [r7, #16]
 800672e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006732:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	011a      	lsls	r2, r3, #4
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	4413      	add	r3, r2
 8006740:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006744:	60fb      	str	r3, [r7, #12]
 8006746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800674a:	b29a      	uxth	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	801a      	strh	r2, [r3, #0]
 8006750:	f000 be1f 	b.w	8007392 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006754:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006758:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	78db      	ldrb	r3, [r3, #3]
 8006760:	2b02      	cmp	r3, #2
 8006762:	f040 8462 	bne.w	800702a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006766:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800676a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6a1a      	ldr	r2, [r3, #32]
 8006772:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006776:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	429a      	cmp	r2, r3
 8006780:	f240 83df 	bls.w	8006f42 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006784:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006788:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006792:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	881b      	ldrh	r3, [r3, #0]
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067aa:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80067ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	441a      	add	r2, r3
 80067c8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80067cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067d4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80067d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067dc:	b29b      	uxth	r3, r3
 80067de:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80067e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	6a1a      	ldr	r2, [r3, #32]
 80067ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f0:	1ad2      	subs	r2, r2, r3
 80067f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80067fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006802:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800680c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	4413      	add	r3, r2
 8006818:	881b      	ldrh	r3, [r3, #0]
 800681a:	b29b      	uxth	r3, r3
 800681c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 81c7 	beq.w	8006bb4 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006826:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800682a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	633b      	str	r3, [r7, #48]	@ 0x30
 8006832:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006836:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	785b      	ldrb	r3, [r3, #1]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d177      	bne.n	8006932 <USB_EPStartXfer+0x2ce>
 8006842:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006846:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800684e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006852:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800685c:	b29b      	uxth	r3, r3
 800685e:	461a      	mov	r2, r3
 8006860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006862:	4413      	add	r3, r2
 8006864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006866:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800686a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	011a      	lsls	r2, r3, #4
 8006874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006876:	4413      	add	r3, r2
 8006878:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800687c:	627b      	str	r3, [r7, #36]	@ 0x24
 800687e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	b29b      	uxth	r3, r3
 8006884:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006888:	b29a      	uxth	r2, r3
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	801a      	strh	r2, [r3, #0]
 800688e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10a      	bne.n	80068ac <USB_EPStartXfer+0x248>
 8006896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006898:	881b      	ldrh	r3, [r3, #0]
 800689a:	b29b      	uxth	r3, r3
 800689c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068a4:	b29a      	uxth	r2, r3
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	801a      	strh	r2, [r3, #0]
 80068aa:	e067      	b.n	800697c <USB_EPStartXfer+0x318>
 80068ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80068b2:	d81c      	bhi.n	80068ee <USB_EPStartXfer+0x28a>
 80068b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068b8:	085b      	lsrs	r3, r3, #1
 80068ba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80068be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d004      	beq.n	80068d4 <USB_EPStartXfer+0x270>
 80068ca:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80068ce:	3301      	adds	r3, #1
 80068d0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80068d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d6:	881b      	ldrh	r3, [r3, #0]
 80068d8:	b29a      	uxth	r2, r3
 80068da:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80068de:	b29b      	uxth	r3, r3
 80068e0:	029b      	lsls	r3, r3, #10
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	4313      	orrs	r3, r2
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ea:	801a      	strh	r2, [r3, #0]
 80068ec:	e046      	b.n	800697c <USB_EPStartXfer+0x318>
 80068ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068f2:	095b      	lsrs	r3, r3, #5
 80068f4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80068f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068fc:	f003 031f 	and.w	r3, r3, #31
 8006900:	2b00      	cmp	r3, #0
 8006902:	d104      	bne.n	800690e <USB_EPStartXfer+0x2aa>
 8006904:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006908:	3b01      	subs	r3, #1
 800690a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800690e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006910:	881b      	ldrh	r3, [r3, #0]
 8006912:	b29a      	uxth	r2, r3
 8006914:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006918:	b29b      	uxth	r3, r3
 800691a:	029b      	lsls	r3, r3, #10
 800691c:	b29b      	uxth	r3, r3
 800691e:	4313      	orrs	r3, r2
 8006920:	b29b      	uxth	r3, r3
 8006922:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006926:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800692a:	b29a      	uxth	r2, r3
 800692c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692e:	801a      	strh	r2, [r3, #0]
 8006930:	e024      	b.n	800697c <USB_EPStartXfer+0x318>
 8006932:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006936:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	785b      	ldrb	r3, [r3, #1]
 800693e:	2b01      	cmp	r3, #1
 8006940:	d11c      	bne.n	800697c <USB_EPStartXfer+0x318>
 8006942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006946:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006950:	b29b      	uxth	r3, r3
 8006952:	461a      	mov	r2, r3
 8006954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006956:	4413      	add	r3, r2
 8006958:	633b      	str	r3, [r7, #48]	@ 0x30
 800695a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800695e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	011a      	lsls	r2, r3, #4
 8006968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696a:	4413      	add	r3, r2
 800696c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006970:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006976:	b29a      	uxth	r2, r3
 8006978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800697a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800697c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006980:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	895b      	ldrh	r3, [r3, #10]
 8006988:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800698c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006990:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6959      	ldr	r1, [r3, #20]
 8006998:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800699c:	b29b      	uxth	r3, r3
 800699e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80069a2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80069a6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80069aa:	6800      	ldr	r0, [r0, #0]
 80069ac:	f001 fb2f 	bl	800800e <USB_WritePMA>
            ep->xfer_buff += len;
 80069b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	695a      	ldr	r2, [r3, #20]
 80069bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069c0:	441a      	add	r2, r3
 80069c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80069ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6a1a      	ldr	r2, [r3, #32]
 80069da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d90f      	bls.n	8006a0a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80069ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	6a1a      	ldr	r2, [r3, #32]
 80069f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069fa:	1ad2      	subs	r2, r2, r3
 80069fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	621a      	str	r2, [r3, #32]
 8006a08:	e00e      	b.n	8006a28 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8006a0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006a1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2200      	movs	r2, #0
 8006a26:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006a28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	785b      	ldrb	r3, [r3, #1]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d177      	bne.n	8006b28 <USB_EPStartXfer+0x4c4>
 8006a38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	61bb      	str	r3, [r7, #24]
 8006a44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	461a      	mov	r2, r3
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	4413      	add	r3, r2
 8006a5a:	61bb      	str	r3, [r7, #24]
 8006a5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	011a      	lsls	r2, r3, #4
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006a72:	617b      	str	r3, [r7, #20]
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	801a      	strh	r2, [r3, #0]
 8006a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d10a      	bne.n	8006aa2 <USB_EPStartXfer+0x43e>
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	801a      	strh	r2, [r3, #0]
 8006aa0:	e06d      	b.n	8006b7e <USB_EPStartXfer+0x51a>
 8006aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aa6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006aa8:	d81c      	bhi.n	8006ae4 <USB_EPStartXfer+0x480>
 8006aaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aae:	085b      	lsrs	r3, r3, #1
 8006ab0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ab8:	f003 0301 	and.w	r3, r3, #1
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d004      	beq.n	8006aca <USB_EPStartXfer+0x466>
 8006ac0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	881b      	ldrh	r3, [r3, #0]
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	029b      	lsls	r3, r3, #10
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	4313      	orrs	r3, r2
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	801a      	strh	r2, [r3, #0]
 8006ae2:	e04c      	b.n	8006b7e <USB_EPStartXfer+0x51a>
 8006ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ae8:	095b      	lsrs	r3, r3, #5
 8006aea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af2:	f003 031f 	and.w	r3, r3, #31
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d104      	bne.n	8006b04 <USB_EPStartXfer+0x4a0>
 8006afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006afe:	3b01      	subs	r3, #1
 8006b00:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	881b      	ldrh	r3, [r3, #0]
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	029b      	lsls	r3, r3, #10
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	4313      	orrs	r3, r2
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	801a      	strh	r2, [r3, #0]
 8006b26:	e02a      	b.n	8006b7e <USB_EPStartXfer+0x51a>
 8006b28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	785b      	ldrb	r3, [r3, #1]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d122      	bne.n	8006b7e <USB_EPStartXfer+0x51a>
 8006b38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	623b      	str	r3, [r7, #32]
 8006b44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	461a      	mov	r2, r3
 8006b56:	6a3b      	ldr	r3, [r7, #32]
 8006b58:	4413      	add	r3, r2
 8006b5a:	623b      	str	r3, [r7, #32]
 8006b5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	011a      	lsls	r2, r3, #4
 8006b6a:	6a3b      	ldr	r3, [r7, #32]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006b72:	61fb      	str	r3, [r7, #28]
 8006b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006b7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	891b      	ldrh	r3, [r3, #8]
 8006b8a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6959      	ldr	r1, [r3, #20]
 8006b9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006ba4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006ba8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006bac:	6800      	ldr	r0, [r0, #0]
 8006bae:	f001 fa2e 	bl	800800e <USB_WritePMA>
 8006bb2:	e3ee      	b.n	8007392 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006bb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	785b      	ldrb	r3, [r3, #1]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d177      	bne.n	8006cb4 <USB_EPStartXfer+0x650>
 8006bc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	461a      	mov	r2, r3
 8006be2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006be4:	4413      	add	r3, r2
 8006be6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006be8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	011a      	lsls	r2, r3, #4
 8006bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006bfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c02:	881b      	ldrh	r3, [r3, #0]
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c0e:	801a      	strh	r2, [r3, #0]
 8006c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10a      	bne.n	8006c2e <USB_EPStartXfer+0x5ca>
 8006c18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c1a:	881b      	ldrh	r3, [r3, #0]
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c2a:	801a      	strh	r2, [r3, #0]
 8006c2c:	e06d      	b.n	8006d0a <USB_EPStartXfer+0x6a6>
 8006c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c32:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c34:	d81c      	bhi.n	8006c70 <USB_EPStartXfer+0x60c>
 8006c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c3a:	085b      	lsrs	r3, r3, #1
 8006c3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c44:	f003 0301 	and.w	r3, r3, #1
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d004      	beq.n	8006c56 <USB_EPStartXfer+0x5f2>
 8006c4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c50:	3301      	adds	r3, #1
 8006c52:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006c56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	029b      	lsls	r3, r3, #10
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	4313      	orrs	r3, r2
 8006c68:	b29a      	uxth	r2, r3
 8006c6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c6c:	801a      	strh	r2, [r3, #0]
 8006c6e:	e04c      	b.n	8006d0a <USB_EPStartXfer+0x6a6>
 8006c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c74:	095b      	lsrs	r3, r3, #5
 8006c76:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c7e:	f003 031f 	and.w	r3, r3, #31
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d104      	bne.n	8006c90 <USB_EPStartXfer+0x62c>
 8006c86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006c90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c92:	881b      	ldrh	r3, [r3, #0]
 8006c94:	b29a      	uxth	r2, r3
 8006c96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	029b      	lsls	r3, r3, #10
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cb0:	801a      	strh	r2, [r3, #0]
 8006cb2:	e02a      	b.n	8006d0a <USB_EPStartXfer+0x6a6>
 8006cb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	785b      	ldrb	r3, [r3, #1]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d122      	bne.n	8006d0a <USB_EPStartXfer+0x6a6>
 8006cc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cc8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ce4:	4413      	add	r3, r2
 8006ce6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	011a      	lsls	r2, r3, #4
 8006cf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d08:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006d0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	891b      	ldrh	r3, [r3, #8]
 8006d16:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6959      	ldr	r1, [r3, #20]
 8006d26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006d30:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006d34:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006d38:	6800      	ldr	r0, [r0, #0]
 8006d3a:	f001 f968 	bl	800800e <USB_WritePMA>
            ep->xfer_buff += len;
 8006d3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	695a      	ldr	r2, [r3, #20]
 8006d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d4e:	441a      	add	r2, r3
 8006d50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006d5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6a1a      	ldr	r2, [r3, #32]
 8006d68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d90f      	bls.n	8006d98 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8006d78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	6a1a      	ldr	r2, [r3, #32]
 8006d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d88:	1ad2      	subs	r2, r2, r3
 8006d8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	621a      	str	r2, [r3, #32]
 8006d96:	e00e      	b.n	8006db6 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8006d98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	6a1b      	ldr	r3, [r3, #32]
 8006da4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006da8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2200      	movs	r2, #0
 8006db4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006db6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	785b      	ldrb	r3, [r3, #1]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d177      	bne.n	8006ec2 <USB_EPStartXfer+0x85e>
 8006dd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dd6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006dde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006de2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	461a      	mov	r2, r3
 8006df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006df2:	4413      	add	r3, r2
 8006df4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006df6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	011a      	lsls	r2, r3, #4
 8006e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e06:	4413      	add	r3, r2
 8006e08:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006e0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e10:	881b      	ldrh	r3, [r3, #0]
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1c:	801a      	strh	r2, [r3, #0]
 8006e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10a      	bne.n	8006e3c <USB_EPStartXfer+0x7d8>
 8006e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e28:	881b      	ldrh	r3, [r3, #0]
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e34:	b29a      	uxth	r2, r3
 8006e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e38:	801a      	strh	r2, [r3, #0]
 8006e3a:	e067      	b.n	8006f0c <USB_EPStartXfer+0x8a8>
 8006e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e40:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e42:	d81c      	bhi.n	8006e7e <USB_EPStartXfer+0x81a>
 8006e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e48:	085b      	lsrs	r3, r3, #1
 8006e4a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d004      	beq.n	8006e64 <USB_EPStartXfer+0x800>
 8006e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e5e:	3301      	adds	r3, #1
 8006e60:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e66:	881b      	ldrh	r3, [r3, #0]
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	029b      	lsls	r3, r3, #10
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	4313      	orrs	r3, r2
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7a:	801a      	strh	r2, [r3, #0]
 8006e7c:	e046      	b.n	8006f0c <USB_EPStartXfer+0x8a8>
 8006e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e82:	095b      	lsrs	r3, r3, #5
 8006e84:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8c:	f003 031f 	and.w	r3, r3, #31
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d104      	bne.n	8006e9e <USB_EPStartXfer+0x83a>
 8006e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	b29a      	uxth	r2, r3
 8006ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	029b      	lsls	r3, r3, #10
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006eb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ebe:	801a      	strh	r2, [r3, #0]
 8006ec0:	e024      	b.n	8006f0c <USB_EPStartXfer+0x8a8>
 8006ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ec6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	785b      	ldrb	r3, [r3, #1]
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d11c      	bne.n	8006f0c <USB_EPStartXfer+0x8a8>
 8006ed2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ed6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ee6:	4413      	add	r3, r2
 8006ee8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	011a      	lsls	r2, r3, #4
 8006ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006efa:	4413      	add	r3, r2
 8006efc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f0a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006f0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	895b      	ldrh	r3, [r3, #10]
 8006f18:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006f1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	6959      	ldr	r1, [r3, #20]
 8006f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006f32:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006f36:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006f3a:	6800      	ldr	r0, [r0, #0]
 8006f3c:	f001 f867 	bl	800800e <USB_WritePMA>
 8006f40:	e227      	b.n	8007392 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006f42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6a1b      	ldr	r3, [r3, #32]
 8006f4e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006f52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006f74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f78:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006f7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f80:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	441a      	add	r2, r3
 8006f96:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006fae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	461a      	mov	r2, r3
 8006fcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fce:	4413      	add	r3, r2
 8006fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	011a      	lsls	r2, r3, #4
 8006fe0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fe2:	4413      	add	r3, r2
 8006fe4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006fe8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ff2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	891b      	ldrh	r3, [r3, #8]
 8007000:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007004:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007008:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	6959      	ldr	r1, [r3, #20]
 8007010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007014:	b29b      	uxth	r3, r3
 8007016:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800701a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800701e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007022:	6800      	ldr	r0, [r0, #0]
 8007024:	f000 fff3 	bl	800800e <USB_WritePMA>
 8007028:	e1b3      	b.n	8007392 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800702a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800702e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	6a1a      	ldr	r2, [r3, #32]
 8007036:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800703a:	1ad2      	subs	r2, r2, r3
 800703c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007040:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007048:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800704c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007056:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	4413      	add	r3, r2
 8007062:	881b      	ldrh	r3, [r3, #0]
 8007064:	b29b      	uxth	r3, r3
 8007066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 80c6 	beq.w	80071fc <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007070:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007074:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	673b      	str	r3, [r7, #112]	@ 0x70
 800707c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007080:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	785b      	ldrb	r3, [r3, #1]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d177      	bne.n	800717c <USB_EPStartXfer+0xb18>
 800708c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007090:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800709c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	461a      	mov	r2, r3
 80070aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070ac:	4413      	add	r3, r2
 80070ae:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	011a      	lsls	r2, r3, #4
 80070be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070c0:	4413      	add	r3, r2
 80070c2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80070c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80070c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070ca:	881b      	ldrh	r3, [r3, #0]
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070d2:	b29a      	uxth	r2, r3
 80070d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070d6:	801a      	strh	r2, [r3, #0]
 80070d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d10a      	bne.n	80070f6 <USB_EPStartXfer+0xa92>
 80070e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070e2:	881b      	ldrh	r3, [r3, #0]
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070ee:	b29a      	uxth	r2, r3
 80070f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070f2:	801a      	strh	r2, [r3, #0]
 80070f4:	e067      	b.n	80071c6 <USB_EPStartXfer+0xb62>
 80070f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80070fc:	d81c      	bhi.n	8007138 <USB_EPStartXfer+0xad4>
 80070fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007102:	085b      	lsrs	r3, r3, #1
 8007104:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	d004      	beq.n	800711e <USB_EPStartXfer+0xaba>
 8007114:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007118:	3301      	adds	r3, #1
 800711a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800711e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007120:	881b      	ldrh	r3, [r3, #0]
 8007122:	b29a      	uxth	r2, r3
 8007124:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007128:	b29b      	uxth	r3, r3
 800712a:	029b      	lsls	r3, r3, #10
 800712c:	b29b      	uxth	r3, r3
 800712e:	4313      	orrs	r3, r2
 8007130:	b29a      	uxth	r2, r3
 8007132:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007134:	801a      	strh	r2, [r3, #0]
 8007136:	e046      	b.n	80071c6 <USB_EPStartXfer+0xb62>
 8007138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800713c:	095b      	lsrs	r3, r3, #5
 800713e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007146:	f003 031f 	and.w	r3, r3, #31
 800714a:	2b00      	cmp	r3, #0
 800714c:	d104      	bne.n	8007158 <USB_EPStartXfer+0xaf4>
 800714e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007152:	3b01      	subs	r3, #1
 8007154:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007158:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800715a:	881b      	ldrh	r3, [r3, #0]
 800715c:	b29a      	uxth	r2, r3
 800715e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007162:	b29b      	uxth	r3, r3
 8007164:	029b      	lsls	r3, r3, #10
 8007166:	b29b      	uxth	r3, r3
 8007168:	4313      	orrs	r3, r2
 800716a:	b29b      	uxth	r3, r3
 800716c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007170:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007174:	b29a      	uxth	r2, r3
 8007176:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007178:	801a      	strh	r2, [r3, #0]
 800717a:	e024      	b.n	80071c6 <USB_EPStartXfer+0xb62>
 800717c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007180:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	785b      	ldrb	r3, [r3, #1]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d11c      	bne.n	80071c6 <USB_EPStartXfer+0xb62>
 800718c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007190:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800719a:	b29b      	uxth	r3, r3
 800719c:	461a      	mov	r2, r3
 800719e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071a0:	4413      	add	r3, r2
 80071a2:	673b      	str	r3, [r7, #112]	@ 0x70
 80071a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	011a      	lsls	r2, r3, #4
 80071b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071b4:	4413      	add	r3, r2
 80071b6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80071ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80071bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c0:	b29a      	uxth	r2, r3
 80071c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80071c4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80071c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	895b      	ldrh	r3, [r3, #10]
 80071d2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80071d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	6959      	ldr	r1, [r3, #20]
 80071e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80071ec:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80071f0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80071f4:	6800      	ldr	r0, [r0, #0]
 80071f6:	f000 ff0a 	bl	800800e <USB_WritePMA>
 80071fa:	e0ca      	b.n	8007392 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80071fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007200:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	785b      	ldrb	r3, [r3, #1]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d177      	bne.n	80072fc <USB_EPStartXfer+0xc98>
 800720c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007210:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800721c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007226:	b29b      	uxth	r3, r3
 8007228:	461a      	mov	r2, r3
 800722a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800722c:	4413      	add	r3, r2
 800722e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007230:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007234:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	011a      	lsls	r2, r3, #4
 800723e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007240:	4413      	add	r3, r2
 8007242:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007246:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007248:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800724a:	881b      	ldrh	r3, [r3, #0]
 800724c:	b29b      	uxth	r3, r3
 800724e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007252:	b29a      	uxth	r2, r3
 8007254:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007256:	801a      	strh	r2, [r3, #0]
 8007258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10a      	bne.n	8007276 <USB_EPStartXfer+0xc12>
 8007260:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007262:	881b      	ldrh	r3, [r3, #0]
 8007264:	b29b      	uxth	r3, r3
 8007266:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800726a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800726e:	b29a      	uxth	r2, r3
 8007270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007272:	801a      	strh	r2, [r3, #0]
 8007274:	e073      	b.n	800735e <USB_EPStartXfer+0xcfa>
 8007276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800727a:	2b3e      	cmp	r3, #62	@ 0x3e
 800727c:	d81c      	bhi.n	80072b8 <USB_EPStartXfer+0xc54>
 800727e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007282:	085b      	lsrs	r3, r3, #1
 8007284:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	2b00      	cmp	r3, #0
 8007292:	d004      	beq.n	800729e <USB_EPStartXfer+0xc3a>
 8007294:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007298:	3301      	adds	r3, #1
 800729a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800729e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	029b      	lsls	r3, r3, #10
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	4313      	orrs	r3, r2
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072b4:	801a      	strh	r2, [r3, #0]
 80072b6:	e052      	b.n	800735e <USB_EPStartXfer+0xcfa>
 80072b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072bc:	095b      	lsrs	r3, r3, #5
 80072be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80072c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c6:	f003 031f 	and.w	r3, r3, #31
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d104      	bne.n	80072d8 <USB_EPStartXfer+0xc74>
 80072ce:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80072d2:	3b01      	subs	r3, #1
 80072d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80072d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072da:	881b      	ldrh	r3, [r3, #0]
 80072dc:	b29a      	uxth	r2, r3
 80072de:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	029b      	lsls	r3, r3, #10
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	4313      	orrs	r3, r2
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072f4:	b29a      	uxth	r2, r3
 80072f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072f8:	801a      	strh	r2, [r3, #0]
 80072fa:	e030      	b.n	800735e <USB_EPStartXfer+0xcfa>
 80072fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007300:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	785b      	ldrb	r3, [r3, #1]
 8007308:	2b01      	cmp	r3, #1
 800730a:	d128      	bne.n	800735e <USB_EPStartXfer+0xcfa>
 800730c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007310:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800731a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800731e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007328:	b29b      	uxth	r3, r3
 800732a:	461a      	mov	r2, r3
 800732c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007330:	4413      	add	r3, r2
 8007332:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007336:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800733a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	011a      	lsls	r2, r3, #4
 8007344:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007348:	4413      	add	r3, r2
 800734a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800734e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007352:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007356:	b29a      	uxth	r2, r3
 8007358:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800735c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800735e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	891b      	ldrh	r3, [r3, #8]
 800736a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800736e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007372:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6959      	ldr	r1, [r3, #20]
 800737a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800737e:	b29b      	uxth	r3, r3
 8007380:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007384:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007388:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800738c:	6800      	ldr	r0, [r0, #0]
 800738e:	f000 fe3e 	bl	800800e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007392:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007396:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	881b      	ldrh	r3, [r3, #0]
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073b8:	817b      	strh	r3, [r7, #10]
 80073ba:	897b      	ldrh	r3, [r7, #10]
 80073bc:	f083 0310 	eor.w	r3, r3, #16
 80073c0:	817b      	strh	r3, [r7, #10]
 80073c2:	897b      	ldrh	r3, [r7, #10]
 80073c4:	f083 0320 	eor.w	r3, r3, #32
 80073c8:	817b      	strh	r3, [r7, #10]
 80073ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	781b      	ldrb	r3, [r3, #0]
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	441a      	add	r2, r3
 80073e4:	897b      	ldrh	r3, [r7, #10]
 80073e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	8013      	strh	r3, [r2, #0]
 80073fa:	f000 bcdf 	b.w	8007dbc <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80073fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007402:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	7b1b      	ldrb	r3, [r3, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	f040 80bc 	bne.w	8007588 <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007410:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007414:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699a      	ldr	r2, [r3, #24]
 800741c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007420:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	429a      	cmp	r2, r3
 800742a:	d917      	bls.n	800745c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800742c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007430:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	691b      	ldr	r3, [r3, #16]
 8007438:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800743c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007440:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	699a      	ldr	r2, [r3, #24]
 8007448:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800744c:	1ad2      	subs	r2, r2, r3
 800744e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007452:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	619a      	str	r2, [r3, #24]
 800745a:	e00e      	b.n	800747a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800745c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007460:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	699b      	ldr	r3, [r3, #24]
 8007468:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800746c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007470:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2200      	movs	r2, #0
 8007478:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800747a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800747e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007488:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800748c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007496:	b29b      	uxth	r3, r3
 8007498:	461a      	mov	r2, r3
 800749a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800749e:	4413      	add	r3, r2
 80074a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	011a      	lsls	r2, r3, #4
 80074b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80074b6:	4413      	add	r3, r2
 80074b8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80074bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80074c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074c4:	881b      	ldrh	r3, [r3, #0]
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074d2:	801a      	strh	r2, [r3, #0]
 80074d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10d      	bne.n	80074f8 <USB_EPStartXfer+0xe94>
 80074dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074e0:	881b      	ldrh	r3, [r3, #0]
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074ec:	b29a      	uxth	r2, r3
 80074ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074f2:	801a      	strh	r2, [r3, #0]
 80074f4:	f000 bc28 	b.w	8007d48 <USB_EPStartXfer+0x16e4>
 80074f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80074fe:	d81f      	bhi.n	8007540 <USB_EPStartXfer+0xedc>
 8007500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007504:	085b      	lsrs	r3, r3, #1
 8007506:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800750a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800750e:	f003 0301 	and.w	r3, r3, #1
 8007512:	2b00      	cmp	r3, #0
 8007514:	d004      	beq.n	8007520 <USB_EPStartXfer+0xebc>
 8007516:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800751a:	3301      	adds	r3, #1
 800751c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007520:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007524:	881b      	ldrh	r3, [r3, #0]
 8007526:	b29a      	uxth	r2, r3
 8007528:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800752c:	b29b      	uxth	r3, r3
 800752e:	029b      	lsls	r3, r3, #10
 8007530:	b29b      	uxth	r3, r3
 8007532:	4313      	orrs	r3, r2
 8007534:	b29a      	uxth	r2, r3
 8007536:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800753a:	801a      	strh	r2, [r3, #0]
 800753c:	f000 bc04 	b.w	8007d48 <USB_EPStartXfer+0x16e4>
 8007540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007544:	095b      	lsrs	r3, r3, #5
 8007546:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800754a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800754e:	f003 031f 	and.w	r3, r3, #31
 8007552:	2b00      	cmp	r3, #0
 8007554:	d104      	bne.n	8007560 <USB_EPStartXfer+0xefc>
 8007556:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800755a:	3b01      	subs	r3, #1
 800755c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007560:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	b29a      	uxth	r2, r3
 8007568:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800756c:	b29b      	uxth	r3, r3
 800756e:	029b      	lsls	r3, r3, #10
 8007570:	b29b      	uxth	r3, r3
 8007572:	4313      	orrs	r3, r2
 8007574:	b29b      	uxth	r3, r3
 8007576:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800757a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800757e:	b29a      	uxth	r2, r3
 8007580:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007584:	801a      	strh	r2, [r3, #0]
 8007586:	e3df      	b.n	8007d48 <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007588:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800758c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	78db      	ldrb	r3, [r3, #3]
 8007594:	2b02      	cmp	r3, #2
 8007596:	f040 8218 	bne.w	80079ca <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800759a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800759e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	785b      	ldrb	r3, [r3, #1]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	f040 809d 	bne.w	80076e6 <USB_EPStartXfer+0x1082>
 80075ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	461a      	mov	r2, r3
 80075cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075d0:	4413      	add	r3, r2
 80075d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	011a      	lsls	r2, r3, #4
 80075e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075e8:	4413      	add	r3, r2
 80075ea:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80075ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80075f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80075f6:	881b      	ldrh	r3, [r3, #0]
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075fe:	b29a      	uxth	r2, r3
 8007600:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007604:	801a      	strh	r2, [r3, #0]
 8007606:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800760a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d10c      	bne.n	8007630 <USB_EPStartXfer+0xfcc>
 8007616:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800761a:	881b      	ldrh	r3, [r3, #0]
 800761c:	b29b      	uxth	r3, r3
 800761e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007622:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007626:	b29a      	uxth	r2, r3
 8007628:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800762c:	801a      	strh	r2, [r3, #0]
 800762e:	e08f      	b.n	8007750 <USB_EPStartXfer+0x10ec>
 8007630:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007634:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	691b      	ldr	r3, [r3, #16]
 800763c:	2b3e      	cmp	r3, #62	@ 0x3e
 800763e:	d826      	bhi.n	800768e <USB_EPStartXfer+0x102a>
 8007640:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007644:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	691b      	ldr	r3, [r3, #16]
 800764c:	085b      	lsrs	r3, r3, #1
 800764e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007652:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007656:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	f003 0301 	and.w	r3, r3, #1
 8007662:	2b00      	cmp	r3, #0
 8007664:	d004      	beq.n	8007670 <USB_EPStartXfer+0x100c>
 8007666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800766a:	3301      	adds	r3, #1
 800766c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007670:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007674:	881b      	ldrh	r3, [r3, #0]
 8007676:	b29a      	uxth	r2, r3
 8007678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800767c:	b29b      	uxth	r3, r3
 800767e:	029b      	lsls	r3, r3, #10
 8007680:	b29b      	uxth	r3, r3
 8007682:	4313      	orrs	r3, r2
 8007684:	b29a      	uxth	r2, r3
 8007686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800768a:	801a      	strh	r2, [r3, #0]
 800768c:	e060      	b.n	8007750 <USB_EPStartXfer+0x10ec>
 800768e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007692:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	691b      	ldr	r3, [r3, #16]
 800769a:	095b      	lsrs	r3, r3, #5
 800769c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80076a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	f003 031f 	and.w	r3, r3, #31
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d104      	bne.n	80076be <USB_EPStartXfer+0x105a>
 80076b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b8:	3b01      	subs	r3, #1
 80076ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80076be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076c2:	881b      	ldrh	r3, [r3, #0]
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	029b      	lsls	r3, r3, #10
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	4313      	orrs	r3, r2
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076dc:	b29a      	uxth	r2, r3
 80076de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076e2:	801a      	strh	r2, [r3, #0]
 80076e4:	e034      	b.n	8007750 <USB_EPStartXfer+0x10ec>
 80076e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	785b      	ldrb	r3, [r3, #1]
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d12c      	bne.n	8007750 <USB_EPStartXfer+0x10ec>
 80076f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007704:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007708:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007712:	b29b      	uxth	r3, r3
 8007714:	461a      	mov	r2, r3
 8007716:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800771a:	4413      	add	r3, r2
 800771c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007720:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007724:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	011a      	lsls	r2, r3, #4
 800772e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007732:	4413      	add	r3, r2
 8007734:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007738:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800773c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007740:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	b29a      	uxth	r2, r3
 800774a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800774e:	801a      	strh	r2, [r3, #0]
 8007750:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007754:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800775e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007762:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	785b      	ldrb	r3, [r3, #1]
 800776a:	2b00      	cmp	r3, #0
 800776c:	f040 809d 	bne.w	80078aa <USB_EPStartXfer+0x1246>
 8007770:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007774:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800777e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007782:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800778c:	b29b      	uxth	r3, r3
 800778e:	461a      	mov	r2, r3
 8007790:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007794:	4413      	add	r3, r2
 8007796:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800779a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800779e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	011a      	lsls	r2, r3, #4
 80077a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077ac:	4413      	add	r3, r2
 80077ae:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80077b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80077b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077ba:	881b      	ldrh	r3, [r3, #0]
 80077bc:	b29b      	uxth	r3, r3
 80077be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077c2:	b29a      	uxth	r2, r3
 80077c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077c8:	801a      	strh	r2, [r3, #0]
 80077ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10c      	bne.n	80077f4 <USB_EPStartXfer+0x1190>
 80077da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077de:	881b      	ldrh	r3, [r3, #0]
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077f0:	801a      	strh	r2, [r3, #0]
 80077f2:	e088      	b.n	8007906 <USB_EPStartXfer+0x12a2>
 80077f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	691b      	ldr	r3, [r3, #16]
 8007800:	2b3e      	cmp	r3, #62	@ 0x3e
 8007802:	d826      	bhi.n	8007852 <USB_EPStartXfer+0x11ee>
 8007804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007808:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	085b      	lsrs	r3, r3, #1
 8007812:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007816:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800781a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d004      	beq.n	8007834 <USB_EPStartXfer+0x11d0>
 800782a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800782e:	3301      	adds	r3, #1
 8007830:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007834:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007838:	881b      	ldrh	r3, [r3, #0]
 800783a:	b29a      	uxth	r2, r3
 800783c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007840:	b29b      	uxth	r3, r3
 8007842:	029b      	lsls	r3, r3, #10
 8007844:	b29b      	uxth	r3, r3
 8007846:	4313      	orrs	r3, r2
 8007848:	b29a      	uxth	r2, r3
 800784a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800784e:	801a      	strh	r2, [r3, #0]
 8007850:	e059      	b.n	8007906 <USB_EPStartXfer+0x12a2>
 8007852:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007856:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	095b      	lsrs	r3, r3, #5
 8007860:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007864:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007868:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	f003 031f 	and.w	r3, r3, #31
 8007874:	2b00      	cmp	r3, #0
 8007876:	d104      	bne.n	8007882 <USB_EPStartXfer+0x121e>
 8007878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800787c:	3b01      	subs	r3, #1
 800787e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007882:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007886:	881b      	ldrh	r3, [r3, #0]
 8007888:	b29a      	uxth	r2, r3
 800788a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800788e:	b29b      	uxth	r3, r3
 8007890:	029b      	lsls	r3, r3, #10
 8007892:	b29b      	uxth	r3, r3
 8007894:	4313      	orrs	r3, r2
 8007896:	b29b      	uxth	r3, r3
 8007898:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800789c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078a6:	801a      	strh	r2, [r3, #0]
 80078a8:	e02d      	b.n	8007906 <USB_EPStartXfer+0x12a2>
 80078aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	785b      	ldrb	r3, [r3, #1]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d125      	bne.n	8007906 <USB_EPStartXfer+0x12a2>
 80078ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	461a      	mov	r2, r3
 80078cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078d0:	4413      	add	r3, r2
 80078d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80078d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	011a      	lsls	r2, r3, #4
 80078e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078e8:	4413      	add	r3, r2
 80078ea:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80078ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80078f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	b29a      	uxth	r2, r3
 8007900:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007904:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007906:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800790a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	69db      	ldr	r3, [r3, #28]
 8007912:	2b00      	cmp	r3, #0
 8007914:	f000 8218 	beq.w	8007d48 <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007918:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800791c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007926:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	4413      	add	r3, r2
 8007932:	881b      	ldrh	r3, [r3, #0]
 8007934:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007938:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800793c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <USB_EPStartXfer+0x12ec>
 8007944:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800794c:	2b00      	cmp	r3, #0
 800794e:	d10d      	bne.n	800796c <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007950:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007954:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007958:	2b00      	cmp	r3, #0
 800795a:	f040 81f5 	bne.w	8007d48 <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800795e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007966:	2b00      	cmp	r3, #0
 8007968:	f040 81ee 	bne.w	8007d48 <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800796c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007970:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800797a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	4413      	add	r3, r2
 8007986:	881b      	ldrh	r3, [r3, #0]
 8007988:	b29b      	uxth	r3, r3
 800798a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800798e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007992:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007996:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800799a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	441a      	add	r2, r3
 80079b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80079b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079c0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	8013      	strh	r3, [r2, #0]
 80079c8:	e1be      	b.n	8007d48 <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80079ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	78db      	ldrb	r3, [r3, #3]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	f040 81b4 	bne.w	8007d44 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80079dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	699a      	ldr	r2, [r3, #24]
 80079e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d917      	bls.n	8007a28 <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 80079f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8007a08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	699a      	ldr	r2, [r3, #24]
 8007a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a18:	1ad2      	subs	r2, r2, r3
 8007a1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	619a      	str	r2, [r3, #24]
 8007a26:	e00e      	b.n	8007a46 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 8007a28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8007a38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2200      	movs	r2, #0
 8007a44:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007a46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	785b      	ldrb	r3, [r3, #1]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	f040 8085 	bne.w	8007b62 <USB_EPStartXfer+0x14fe>
 8007a58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a5c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007a66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	461a      	mov	r2, r3
 8007a78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a7c:	4413      	add	r3, r2
 8007a7e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007a82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	011a      	lsls	r2, r3, #4
 8007a90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a94:	4413      	add	r3, r2
 8007a96:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007a9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007aa2:	881b      	ldrh	r3, [r3, #0]
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007aaa:	b29a      	uxth	r2, r3
 8007aac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ab0:	801a      	strh	r2, [r3, #0]
 8007ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d10c      	bne.n	8007ad4 <USB_EPStartXfer+0x1470>
 8007aba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007abe:	881b      	ldrh	r3, [r3, #0]
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ac6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ad0:	801a      	strh	r2, [r3, #0]
 8007ad2:	e077      	b.n	8007bc4 <USB_EPStartXfer+0x1560>
 8007ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ad8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007ada:	d81e      	bhi.n	8007b1a <USB_EPStartXfer+0x14b6>
 8007adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae0:	085b      	lsrs	r3, r3, #1
 8007ae2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d004      	beq.n	8007afc <USB_EPStartXfer+0x1498>
 8007af2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007af6:	3301      	adds	r3, #1
 8007af8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007afc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b00:	881b      	ldrh	r3, [r3, #0]
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	029b      	lsls	r3, r3, #10
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	b29a      	uxth	r2, r3
 8007b12:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b16:	801a      	strh	r2, [r3, #0]
 8007b18:	e054      	b.n	8007bc4 <USB_EPStartXfer+0x1560>
 8007b1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b1e:	095b      	lsrs	r3, r3, #5
 8007b20:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b28:	f003 031f 	and.w	r3, r3, #31
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d104      	bne.n	8007b3a <USB_EPStartXfer+0x14d6>
 8007b30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b34:	3b01      	subs	r3, #1
 8007b36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007b3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b3e:	881b      	ldrh	r3, [r3, #0]
 8007b40:	b29a      	uxth	r2, r3
 8007b42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	029b      	lsls	r3, r3, #10
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b58:	b29a      	uxth	r2, r3
 8007b5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b5e:	801a      	strh	r2, [r3, #0]
 8007b60:	e030      	b.n	8007bc4 <USB_EPStartXfer+0x1560>
 8007b62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	785b      	ldrb	r3, [r3, #1]
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d128      	bne.n	8007bc4 <USB_EPStartXfer+0x1560>
 8007b72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007b80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	461a      	mov	r2, r3
 8007b92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b96:	4413      	add	r3, r2
 8007b98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007b9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ba0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	011a      	lsls	r2, r3, #4
 8007baa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bae:	4413      	add	r3, r2
 8007bb0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007bb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007bb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007bc2:	801a      	strh	r2, [r3, #0]
 8007bc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bc8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	785b      	ldrb	r3, [r3, #1]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	f040 8085 	bne.w	8007cee <USB_EPStartXfer+0x168a>
 8007be4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007be8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007bf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bf6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	461a      	mov	r2, r3
 8007c04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007c08:	4413      	add	r3, r2
 8007c0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007c0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	011a      	lsls	r2, r3, #4
 8007c1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007c20:	4413      	add	r3, r2
 8007c22:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007c26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c2e:	881b      	ldrh	r3, [r3, #0]
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c36:	b29a      	uxth	r2, r3
 8007c38:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c3c:	801a      	strh	r2, [r3, #0]
 8007c3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10c      	bne.n	8007c60 <USB_EPStartXfer+0x15fc>
 8007c46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c4a:	881b      	ldrh	r3, [r3, #0]
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c5c:	801a      	strh	r2, [r3, #0]
 8007c5e:	e073      	b.n	8007d48 <USB_EPStartXfer+0x16e4>
 8007c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c64:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c66:	d81e      	bhi.n	8007ca6 <USB_EPStartXfer+0x1642>
 8007c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c6c:	085b      	lsrs	r3, r3, #1
 8007c6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007c72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c76:	f003 0301 	and.w	r3, r3, #1
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d004      	beq.n	8007c88 <USB_EPStartXfer+0x1624>
 8007c7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c82:	3301      	adds	r3, #1
 8007c84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007c88:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c8c:	881b      	ldrh	r3, [r3, #0]
 8007c8e:	b29a      	uxth	r2, r3
 8007c90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	029b      	lsls	r3, r3, #10
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007ca2:	801a      	strh	r2, [r3, #0]
 8007ca4:	e050      	b.n	8007d48 <USB_EPStartXfer+0x16e4>
 8007ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007caa:	095b      	lsrs	r3, r3, #5
 8007cac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb4:	f003 031f 	and.w	r3, r3, #31
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d104      	bne.n	8007cc6 <USB_EPStartXfer+0x1662>
 8007cbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007cc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007cca:	881b      	ldrh	r3, [r3, #0]
 8007ccc:	b29a      	uxth	r2, r3
 8007cce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	029b      	lsls	r3, r3, #10
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ce0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ce4:	b29a      	uxth	r2, r3
 8007ce6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007cea:	801a      	strh	r2, [r3, #0]
 8007cec:	e02c      	b.n	8007d48 <USB_EPStartXfer+0x16e4>
 8007cee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cf2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	785b      	ldrb	r3, [r3, #1]
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d124      	bne.n	8007d48 <USB_EPStartXfer+0x16e4>
 8007cfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	461a      	mov	r2, r3
 8007d10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d14:	4413      	add	r3, r2
 8007d16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007d1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	011a      	lsls	r2, r3, #4
 8007d28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d2c:	4413      	add	r3, r2
 8007d2e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007d32:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d3a:	b29a      	uxth	r2, r3
 8007d3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d40:	801a      	strh	r2, [r3, #0]
 8007d42:	e001      	b.n	8007d48 <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e03a      	b.n	8007dbe <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007d48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	4413      	add	r3, r2
 8007d62:	881b      	ldrh	r3, [r3, #0]
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d6e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007d72:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007d76:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007d7a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007d7e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007d82:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007d86:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007d8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	441a      	add	r2, r3
 8007da4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007da8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007db0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007db4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	785b      	ldrb	r3, [r3, #1]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d020      	beq.n	8007e1c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	781b      	ldrb	r3, [r3, #0]
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	4413      	add	r3, r2
 8007de4:	881b      	ldrh	r3, [r3, #0]
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007dec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007df0:	81bb      	strh	r3, [r7, #12]
 8007df2:	89bb      	ldrh	r3, [r7, #12]
 8007df4:	f083 0310 	eor.w	r3, r3, #16
 8007df8:	81bb      	strh	r3, [r7, #12]
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	441a      	add	r2, r3
 8007e04:	89bb      	ldrh	r3, [r7, #12]
 8007e06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	8013      	strh	r3, [r2, #0]
 8007e1a:	e01f      	b.n	8007e5c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	4413      	add	r3, r2
 8007e26:	881b      	ldrh	r3, [r3, #0]
 8007e28:	b29b      	uxth	r3, r3
 8007e2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e32:	81fb      	strh	r3, [r7, #14]
 8007e34:	89fb      	ldrh	r3, [r7, #14]
 8007e36:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007e3a:	81fb      	strh	r3, [r7, #14]
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	441a      	add	r2, r3
 8007e46:	89fb      	ldrh	r3, [r7, #14]
 8007e48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3714      	adds	r7, #20
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr

08007e6a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b087      	sub	sp, #28
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	7b1b      	ldrb	r3, [r3, #12]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f040 809d 	bne.w	8007fb8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	785b      	ldrb	r3, [r3, #1]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d04c      	beq.n	8007f20 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	4413      	add	r3, r2
 8007e90:	881b      	ldrh	r3, [r3, #0]
 8007e92:	823b      	strh	r3, [r7, #16]
 8007e94:	8a3b      	ldrh	r3, [r7, #16]
 8007e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d01b      	beq.n	8007ed6 <USB_EPClearStall+0x6c>
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	4413      	add	r3, r2
 8007ea8:	881b      	ldrh	r3, [r3, #0]
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eb4:	81fb      	strh	r3, [r7, #14]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	441a      	add	r2, r3
 8007ec0:	89fb      	ldrh	r3, [r7, #14]
 8007ec2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ec6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007eca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ece:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	78db      	ldrb	r3, [r3, #3]
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d06c      	beq.n	8007fb8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ef0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ef4:	81bb      	strh	r3, [r7, #12]
 8007ef6:	89bb      	ldrh	r3, [r7, #12]
 8007ef8:	f083 0320 	eor.w	r3, r3, #32
 8007efc:	81bb      	strh	r3, [r7, #12]
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	441a      	add	r2, r3
 8007f08:	89bb      	ldrh	r3, [r7, #12]
 8007f0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	8013      	strh	r3, [r2, #0]
 8007f1e:	e04b      	b.n	8007fb8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	009b      	lsls	r3, r3, #2
 8007f28:	4413      	add	r3, r2
 8007f2a:	881b      	ldrh	r3, [r3, #0]
 8007f2c:	82fb      	strh	r3, [r7, #22]
 8007f2e:	8afb      	ldrh	r3, [r7, #22]
 8007f30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d01b      	beq.n	8007f70 <USB_EPClearStall+0x106>
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	4413      	add	r3, r2
 8007f42:	881b      	ldrh	r3, [r3, #0]
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f4e:	82bb      	strh	r3, [r7, #20]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	441a      	add	r2, r3
 8007f5a:	8abb      	ldrh	r3, [r7, #20]
 8007f5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007f68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	881b      	ldrh	r3, [r3, #0]
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f86:	827b      	strh	r3, [r7, #18]
 8007f88:	8a7b      	ldrh	r3, [r7, #18]
 8007f8a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007f8e:	827b      	strh	r3, [r7, #18]
 8007f90:	8a7b      	ldrh	r3, [r7, #18]
 8007f92:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007f96:	827b      	strh	r3, [r7, #18]
 8007f98:	687a      	ldr	r2, [r7, #4]
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	441a      	add	r2, r3
 8007fa2:	8a7b      	ldrh	r3, [r7, #18]
 8007fa4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fa8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	371c      	adds	r7, #28
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b083      	sub	sp, #12
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
 8007fce:	460b      	mov	r3, r1
 8007fd0:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007fd2:	78fb      	ldrb	r3, [r7, #3]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d103      	bne.n	8007fe0 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2280      	movs	r2, #128	@ 0x80
 8007fdc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b085      	sub	sp, #20
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008000:	68fb      	ldr	r3, [r7, #12]
}
 8008002:	4618      	mov	r0, r3
 8008004:	3714      	adds	r7, #20
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr

0800800e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800800e:	b480      	push	{r7}
 8008010:	b08b      	sub	sp, #44	@ 0x2c
 8008012:	af00      	add	r7, sp, #0
 8008014:	60f8      	str	r0, [r7, #12]
 8008016:	60b9      	str	r1, [r7, #8]
 8008018:	4611      	mov	r1, r2
 800801a:	461a      	mov	r2, r3
 800801c:	460b      	mov	r3, r1
 800801e:	80fb      	strh	r3, [r7, #6]
 8008020:	4613      	mov	r3, r2
 8008022:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008024:	88bb      	ldrh	r3, [r7, #4]
 8008026:	3301      	adds	r3, #1
 8008028:	085b      	lsrs	r3, r3, #1
 800802a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008034:	88fb      	ldrh	r3, [r7, #6]
 8008036:	005a      	lsls	r2, r3, #1
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	4413      	add	r3, r2
 800803c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008040:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	627b      	str	r3, [r7, #36]	@ 0x24
 8008046:	e01f      	b.n	8008088 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800804e:	69fb      	ldr	r3, [r7, #28]
 8008050:	3301      	adds	r3, #1
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	b21b      	sxth	r3, r3
 8008056:	021b      	lsls	r3, r3, #8
 8008058:	b21a      	sxth	r2, r3
 800805a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800805e:	4313      	orrs	r3, r2
 8008060:	b21b      	sxth	r3, r3
 8008062:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008064:	6a3b      	ldr	r3, [r7, #32]
 8008066:	8a7a      	ldrh	r2, [r7, #18]
 8008068:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800806a:	6a3b      	ldr	r3, [r7, #32]
 800806c:	3302      	adds	r3, #2
 800806e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008070:	6a3b      	ldr	r3, [r7, #32]
 8008072:	3302      	adds	r3, #2
 8008074:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	3301      	adds	r3, #1
 800807a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	3301      	adds	r3, #1
 8008080:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008084:	3b01      	subs	r3, #1
 8008086:	627b      	str	r3, [r7, #36]	@ 0x24
 8008088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1dc      	bne.n	8008048 <USB_WritePMA+0x3a>
  }
}
 800808e:	bf00      	nop
 8008090:	bf00      	nop
 8008092:	372c      	adds	r7, #44	@ 0x2c
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800809c:	b480      	push	{r7}
 800809e:	b08b      	sub	sp, #44	@ 0x2c
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	4611      	mov	r1, r2
 80080a8:	461a      	mov	r2, r3
 80080aa:	460b      	mov	r3, r1
 80080ac:	80fb      	strh	r3, [r7, #6]
 80080ae:	4613      	mov	r3, r2
 80080b0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80080b2:	88bb      	ldrh	r3, [r7, #4]
 80080b4:	085b      	lsrs	r3, r3, #1
 80080b6:	b29b      	uxth	r3, r3
 80080b8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80080c2:	88fb      	ldrh	r3, [r7, #6]
 80080c4:	005a      	lsls	r2, r3, #1
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	4413      	add	r3, r2
 80080ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080ce:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80080d0:	69bb      	ldr	r3, [r7, #24]
 80080d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80080d4:	e01b      	b.n	800810e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80080d6:	6a3b      	ldr	r3, [r7, #32]
 80080d8:	881b      	ldrh	r3, [r3, #0]
 80080da:	b29b      	uxth	r3, r3
 80080dc:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80080de:	6a3b      	ldr	r3, [r7, #32]
 80080e0:	3302      	adds	r3, #2
 80080e2:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	b2da      	uxtb	r2, r3
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	3301      	adds	r3, #1
 80080f0:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	0a1b      	lsrs	r3, r3, #8
 80080f6:	b2da      	uxtb	r2, r3
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	3301      	adds	r3, #1
 8008100:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008102:	6a3b      	ldr	r3, [r7, #32]
 8008104:	3302      	adds	r3, #2
 8008106:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810a:	3b01      	subs	r3, #1
 800810c:	627b      	str	r3, [r7, #36]	@ 0x24
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	2b00      	cmp	r3, #0
 8008112:	d1e0      	bne.n	80080d6 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008114:	88bb      	ldrh	r3, [r7, #4]
 8008116:	f003 0301 	and.w	r3, r3, #1
 800811a:	b29b      	uxth	r3, r3
 800811c:	2b00      	cmp	r3, #0
 800811e:	d007      	beq.n	8008130 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008120:	6a3b      	ldr	r3, [r7, #32]
 8008122:	881b      	ldrh	r3, [r3, #0]
 8008124:	b29b      	uxth	r3, r3
 8008126:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	b2da      	uxtb	r2, r3
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	701a      	strb	r2, [r3, #0]
  }
}
 8008130:	bf00      	nop
 8008132:	372c      	adds	r7, #44	@ 0x2c
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	460b      	mov	r3, r1
 800815c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800815e:	2302      	movs	r3, #2
 8008160:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008168:	2b00      	cmp	r3, #0
 800816a:	d00c      	beq.n	8008186 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	78fa      	ldrb	r2, [r7, #3]
 8008176:	4611      	mov	r1, r2
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	4798      	blx	r3
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d101      	bne.n	8008186 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008182:	2300      	movs	r3, #0
 8008184:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008186:	7bfb      	ldrb	r3, [r7, #15]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	460b      	mov	r3, r1
 800819a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	78fa      	ldrb	r2, [r7, #3]
 80081a6:	4611      	mov	r1, r2
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	4798      	blx	r3

  return USBD_OK;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3708      	adds	r7, #8
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80081b6:	b580      	push	{r7, lr}
 80081b8:	b082      	sub	sp, #8
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
 80081be:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80081c6:	6839      	ldr	r1, [r7, #0]
 80081c8:	4618      	mov	r0, r3
 80081ca:	f000 feda 	bl	8008f82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081dc:	461a      	mov	r2, r3
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80081ea:	f003 031f 	and.w	r3, r3, #31
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	d016      	beq.n	8008220 <USBD_LL_SetupStage+0x6a>
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d81c      	bhi.n	8008230 <USBD_LL_SetupStage+0x7a>
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d002      	beq.n	8008200 <USBD_LL_SetupStage+0x4a>
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d008      	beq.n	8008210 <USBD_LL_SetupStage+0x5a>
 80081fe:	e017      	b.n	8008230 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008206:	4619      	mov	r1, r3
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 f9cd 	bl	80085a8 <USBD_StdDevReq>
      break;
 800820e:	e01a      	b.n	8008246 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008216:	4619      	mov	r1, r3
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 fa2f 	bl	800867c <USBD_StdItfReq>
      break;
 800821e:	e012      	b.n	8008246 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008226:	4619      	mov	r1, r3
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fa6f 	bl	800870c <USBD_StdEPReq>
      break;
 800822e:	e00a      	b.n	8008246 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008236:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800823a:	b2db      	uxtb	r3, r3
 800823c:	4619      	mov	r1, r3
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f001 f812 	bl	8009268 <USBD_LL_StallEP>
      break;
 8008244:	bf00      	nop
  }

  return USBD_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3708      	adds	r7, #8
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b086      	sub	sp, #24
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	460b      	mov	r3, r1
 800825a:	607a      	str	r2, [r7, #4]
 800825c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800825e:	7afb      	ldrb	r3, [r7, #11]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d14b      	bne.n	80082fc <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800826a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008272:	2b03      	cmp	r3, #3
 8008274:	d134      	bne.n	80082e0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	68da      	ldr	r2, [r3, #12]
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	691b      	ldr	r3, [r3, #16]
 800827e:	429a      	cmp	r2, r3
 8008280:	d919      	bls.n	80082b6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	68da      	ldr	r2, [r3, #12]
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	1ad2      	subs	r2, r2, r3
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	68da      	ldr	r2, [r3, #12]
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008298:	429a      	cmp	r2, r3
 800829a:	d203      	bcs.n	80082a4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	e002      	b.n	80082aa <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	461a      	mov	r2, r3
 80082ac:	6879      	ldr	r1, [r7, #4]
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	f000 fee0 	bl	8009074 <USBD_CtlContinueRx>
 80082b4:	e038      	b.n	8008328 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00a      	beq.n	80082d8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80082c8:	2b03      	cmp	r3, #3
 80082ca:	d105      	bne.n	80082d8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f000 fedd 	bl	8009098 <USBD_CtlSendStatus>
 80082de:	e023      	b.n	8008328 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082e6:	2b05      	cmp	r3, #5
 80082e8:	d11e      	bne.n	8008328 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80082f2:	2100      	movs	r1, #0
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f000 ffb7 	bl	8009268 <USBD_LL_StallEP>
 80082fa:	e015      	b.n	8008328 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008302:	699b      	ldr	r3, [r3, #24]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00d      	beq.n	8008324 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800830e:	2b03      	cmp	r3, #3
 8008310:	d108      	bne.n	8008324 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	7afa      	ldrb	r2, [r7, #11]
 800831c:	4611      	mov	r1, r2
 800831e:	68f8      	ldr	r0, [r7, #12]
 8008320:	4798      	blx	r3
 8008322:	e001      	b.n	8008328 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008324:	2302      	movs	r3, #2
 8008326:	e000      	b.n	800832a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008328:	2300      	movs	r3, #0
}
 800832a:	4618      	mov	r0, r3
 800832c:	3718      	adds	r7, #24
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b086      	sub	sp, #24
 8008336:	af00      	add	r7, sp, #0
 8008338:	60f8      	str	r0, [r7, #12]
 800833a:	460b      	mov	r3, r1
 800833c:	607a      	str	r2, [r7, #4]
 800833e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008340:	7afb      	ldrb	r3, [r7, #11]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d17f      	bne.n	8008446 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	3314      	adds	r3, #20
 800834a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008352:	2b02      	cmp	r3, #2
 8008354:	d15c      	bne.n	8008410 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	68da      	ldr	r2, [r3, #12]
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	429a      	cmp	r2, r3
 8008360:	d915      	bls.n	800838e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	68da      	ldr	r2, [r3, #12]
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	1ad2      	subs	r2, r2, r3
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	b29b      	uxth	r3, r3
 8008376:	461a      	mov	r2, r3
 8008378:	6879      	ldr	r1, [r7, #4]
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f000 fe68 	bl	8009050 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008380:	2300      	movs	r3, #0
 8008382:	2200      	movs	r2, #0
 8008384:	2100      	movs	r1, #0
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f001 f81a 	bl	80093c0 <USBD_LL_PrepareReceive>
 800838c:	e04e      	b.n	800842c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	697a      	ldr	r2, [r7, #20]
 8008394:	6912      	ldr	r2, [r2, #16]
 8008396:	fbb3 f1f2 	udiv	r1, r3, r2
 800839a:	fb01 f202 	mul.w	r2, r1, r2
 800839e:	1a9b      	subs	r3, r3, r2
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d11c      	bne.n	80083de <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	689a      	ldr	r2, [r3, #8]
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d316      	bcc.n	80083de <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	689a      	ldr	r2, [r3, #8]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d20f      	bcs.n	80083de <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80083be:	2200      	movs	r2, #0
 80083c0:	2100      	movs	r1, #0
 80083c2:	68f8      	ldr	r0, [r7, #12]
 80083c4:	f000 fe44 	bl	8009050 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80083d0:	2300      	movs	r3, #0
 80083d2:	2200      	movs	r2, #0
 80083d4:	2100      	movs	r1, #0
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f000 fff2 	bl	80093c0 <USBD_LL_PrepareReceive>
 80083dc:	e026      	b.n	800842c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083e4:	68db      	ldr	r3, [r3, #12]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80083f0:	2b03      	cmp	r3, #3
 80083f2:	d105      	bne.n	8008400 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008400:	2180      	movs	r1, #128	@ 0x80
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f000 ff30 	bl	8009268 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 fe58 	bl	80090be <USBD_CtlReceiveStatus>
 800840e:	e00d      	b.n	800842c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008416:	2b04      	cmp	r3, #4
 8008418:	d004      	beq.n	8008424 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008420:	2b00      	cmp	r3, #0
 8008422:	d103      	bne.n	800842c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008424:	2180      	movs	r1, #128	@ 0x80
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 ff1e 	bl	8009268 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008432:	2b01      	cmp	r3, #1
 8008434:	d11d      	bne.n	8008472 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008436:	68f8      	ldr	r0, [r7, #12]
 8008438:	f7ff fe80 	bl	800813c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008444:	e015      	b.n	8008472 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800844c:	695b      	ldr	r3, [r3, #20]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00d      	beq.n	800846e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008458:	2b03      	cmp	r3, #3
 800845a:	d108      	bne.n	800846e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008462:	695b      	ldr	r3, [r3, #20]
 8008464:	7afa      	ldrb	r2, [r7, #11]
 8008466:	4611      	mov	r1, r2
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	4798      	blx	r3
 800846c:	e001      	b.n	8008472 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800846e:	2302      	movs	r3, #2
 8008470:	e000      	b.n	8008474 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3718      	adds	r7, #24
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b082      	sub	sp, #8
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008484:	2340      	movs	r3, #64	@ 0x40
 8008486:	2200      	movs	r2, #0
 8008488:	2100      	movs	r1, #0
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 fec6 	bl	800921c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2240      	movs	r2, #64	@ 0x40
 800849c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80084a0:	2340      	movs	r3, #64	@ 0x40
 80084a2:	2200      	movs	r2, #0
 80084a4:	2180      	movs	r1, #128	@ 0x80
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 feb8 	bl	800921c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2240      	movs	r2, #64	@ 0x40
 80084b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d009      	beq.n	80084f4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	6852      	ldr	r2, [r2, #4]
 80084ec:	b2d2      	uxtb	r2, r2
 80084ee:	4611      	mov	r1, r2
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	4798      	blx	r3
  }

  return USBD_OK;
 80084f4:	2300      	movs	r3, #0
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3708      	adds	r7, #8
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80084fe:	b480      	push	{r7}
 8008500:	b083      	sub	sp, #12
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
 8008506:	460b      	mov	r3, r1
 8008508:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	78fa      	ldrb	r2, [r7, #3]
 800850e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008510:	2300      	movs	r3, #0
}
 8008512:	4618      	mov	r0, r3
 8008514:	370c      	adds	r7, #12
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800851e:	b480      	push	{r7}
 8008520:	b083      	sub	sp, #12
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2204      	movs	r2, #4
 8008536:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008556:	2b04      	cmp	r3, #4
 8008558:	d105      	bne.n	8008566 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	370c      	adds	r7, #12
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008582:	2b03      	cmp	r3, #3
 8008584:	d10b      	bne.n	800859e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800858c:	69db      	ldr	r3, [r3, #28]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d005      	beq.n	800859e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008598:	69db      	ldr	r3, [r3, #28]
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085be:	2b40      	cmp	r3, #64	@ 0x40
 80085c0:	d005      	beq.n	80085ce <USBD_StdDevReq+0x26>
 80085c2:	2b40      	cmp	r3, #64	@ 0x40
 80085c4:	d84f      	bhi.n	8008666 <USBD_StdDevReq+0xbe>
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d009      	beq.n	80085de <USBD_StdDevReq+0x36>
 80085ca:	2b20      	cmp	r3, #32
 80085cc:	d14b      	bne.n	8008666 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	6839      	ldr	r1, [r7, #0]
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	4798      	blx	r3
      break;
 80085dc:	e048      	b.n	8008670 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	785b      	ldrb	r3, [r3, #1]
 80085e2:	2b09      	cmp	r3, #9
 80085e4:	d839      	bhi.n	800865a <USBD_StdDevReq+0xb2>
 80085e6:	a201      	add	r2, pc, #4	@ (adr r2, 80085ec <USBD_StdDevReq+0x44>)
 80085e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ec:	0800863d 	.word	0x0800863d
 80085f0:	08008651 	.word	0x08008651
 80085f4:	0800865b 	.word	0x0800865b
 80085f8:	08008647 	.word	0x08008647
 80085fc:	0800865b 	.word	0x0800865b
 8008600:	0800861f 	.word	0x0800861f
 8008604:	08008615 	.word	0x08008615
 8008608:	0800865b 	.word	0x0800865b
 800860c:	08008633 	.word	0x08008633
 8008610:	08008629 	.word	0x08008629
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008614:	6839      	ldr	r1, [r7, #0]
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f9dc 	bl	80089d4 <USBD_GetDescriptor>
          break;
 800861c:	e022      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800861e:	6839      	ldr	r1, [r7, #0]
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fb3f 	bl	8008ca4 <USBD_SetAddress>
          break;
 8008626:	e01d      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008628:	6839      	ldr	r1, [r7, #0]
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fb7e 	bl	8008d2c <USBD_SetConfig>
          break;
 8008630:	e018      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008632:	6839      	ldr	r1, [r7, #0]
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 fc07 	bl	8008e48 <USBD_GetConfig>
          break;
 800863a:	e013      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fc37 	bl	8008eb2 <USBD_GetStatus>
          break;
 8008644:	e00e      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008646:	6839      	ldr	r1, [r7, #0]
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fc65 	bl	8008f18 <USBD_SetFeature>
          break;
 800864e:	e009      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008650:	6839      	ldr	r1, [r7, #0]
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 fc74 	bl	8008f40 <USBD_ClrFeature>
          break;
 8008658:	e004      	b.n	8008664 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800865a:	6839      	ldr	r1, [r7, #0]
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 fcca 	bl	8008ff6 <USBD_CtlError>
          break;
 8008662:	bf00      	nop
      }
      break;
 8008664:	e004      	b.n	8008670 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008666:	6839      	ldr	r1, [r7, #0]
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 fcc4 	bl	8008ff6 <USBD_CtlError>
      break;
 800866e:	bf00      	nop
  }

  return ret;
 8008670:	7bfb      	ldrb	r3, [r7, #15]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3710      	adds	r7, #16
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop

0800867c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008686:	2300      	movs	r3, #0
 8008688:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008692:	2b40      	cmp	r3, #64	@ 0x40
 8008694:	d005      	beq.n	80086a2 <USBD_StdItfReq+0x26>
 8008696:	2b40      	cmp	r3, #64	@ 0x40
 8008698:	d82e      	bhi.n	80086f8 <USBD_StdItfReq+0x7c>
 800869a:	2b00      	cmp	r3, #0
 800869c:	d001      	beq.n	80086a2 <USBD_StdItfReq+0x26>
 800869e:	2b20      	cmp	r3, #32
 80086a0:	d12a      	bne.n	80086f8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086a8:	3b01      	subs	r3, #1
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d81d      	bhi.n	80086ea <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	889b      	ldrh	r3, [r3, #4]
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d813      	bhi.n	80086e0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	6839      	ldr	r1, [r7, #0]
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	4798      	blx	r3
 80086c6:	4603      	mov	r3, r0
 80086c8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	88db      	ldrh	r3, [r3, #6]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d110      	bne.n	80086f4 <USBD_StdItfReq+0x78>
 80086d2:	7bfb      	ldrb	r3, [r7, #15]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d10d      	bne.n	80086f4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 fcdd 	bl	8009098 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80086de:	e009      	b.n	80086f4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80086e0:	6839      	ldr	r1, [r7, #0]
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fc87 	bl	8008ff6 <USBD_CtlError>
          break;
 80086e8:	e004      	b.n	80086f4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80086ea:	6839      	ldr	r1, [r7, #0]
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fc82 	bl	8008ff6 <USBD_CtlError>
          break;
 80086f2:	e000      	b.n	80086f6 <USBD_StdItfReq+0x7a>
          break;
 80086f4:	bf00      	nop
      }
      break;
 80086f6:	e004      	b.n	8008702 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80086f8:	6839      	ldr	r1, [r7, #0]
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fc7b 	bl	8008ff6 <USBD_CtlError>
      break;
 8008700:	bf00      	nop
  }

  return USBD_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3710      	adds	r7, #16
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008716:	2300      	movs	r3, #0
 8008718:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	889b      	ldrh	r3, [r3, #4]
 800871e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008728:	2b40      	cmp	r3, #64	@ 0x40
 800872a:	d007      	beq.n	800873c <USBD_StdEPReq+0x30>
 800872c:	2b40      	cmp	r3, #64	@ 0x40
 800872e:	f200 8146 	bhi.w	80089be <USBD_StdEPReq+0x2b2>
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00a      	beq.n	800874c <USBD_StdEPReq+0x40>
 8008736:	2b20      	cmp	r3, #32
 8008738:	f040 8141 	bne.w	80089be <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	6839      	ldr	r1, [r7, #0]
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	4798      	blx	r3
      break;
 800874a:	e13d      	b.n	80089c8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008754:	2b20      	cmp	r3, #32
 8008756:	d10a      	bne.n	800876e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	6839      	ldr	r1, [r7, #0]
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	4798      	blx	r3
 8008766:	4603      	mov	r3, r0
 8008768:	73fb      	strb	r3, [r7, #15]

        return ret;
 800876a:	7bfb      	ldrb	r3, [r7, #15]
 800876c:	e12d      	b.n	80089ca <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	785b      	ldrb	r3, [r3, #1]
 8008772:	2b03      	cmp	r3, #3
 8008774:	d007      	beq.n	8008786 <USBD_StdEPReq+0x7a>
 8008776:	2b03      	cmp	r3, #3
 8008778:	f300 811b 	bgt.w	80089b2 <USBD_StdEPReq+0x2a6>
 800877c:	2b00      	cmp	r3, #0
 800877e:	d072      	beq.n	8008866 <USBD_StdEPReq+0x15a>
 8008780:	2b01      	cmp	r3, #1
 8008782:	d03a      	beq.n	80087fa <USBD_StdEPReq+0xee>
 8008784:	e115      	b.n	80089b2 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800878c:	2b02      	cmp	r3, #2
 800878e:	d002      	beq.n	8008796 <USBD_StdEPReq+0x8a>
 8008790:	2b03      	cmp	r3, #3
 8008792:	d015      	beq.n	80087c0 <USBD_StdEPReq+0xb4>
 8008794:	e02b      	b.n	80087ee <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008796:	7bbb      	ldrb	r3, [r7, #14]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00c      	beq.n	80087b6 <USBD_StdEPReq+0xaa>
 800879c:	7bbb      	ldrb	r3, [r7, #14]
 800879e:	2b80      	cmp	r3, #128	@ 0x80
 80087a0:	d009      	beq.n	80087b6 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80087a2:	7bbb      	ldrb	r3, [r7, #14]
 80087a4:	4619      	mov	r1, r3
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 fd5e 	bl	8009268 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80087ac:	2180      	movs	r1, #128	@ 0x80
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 fd5a 	bl	8009268 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80087b4:	e020      	b.n	80087f8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80087b6:	6839      	ldr	r1, [r7, #0]
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fc1c 	bl	8008ff6 <USBD_CtlError>
              break;
 80087be:	e01b      	b.n	80087f8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	885b      	ldrh	r3, [r3, #2]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10e      	bne.n	80087e6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80087c8:	7bbb      	ldrb	r3, [r7, #14]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00b      	beq.n	80087e6 <USBD_StdEPReq+0xda>
 80087ce:	7bbb      	ldrb	r3, [r7, #14]
 80087d0:	2b80      	cmp	r3, #128	@ 0x80
 80087d2:	d008      	beq.n	80087e6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	88db      	ldrh	r3, [r3, #6]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d104      	bne.n	80087e6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80087dc:	7bbb      	ldrb	r3, [r7, #14]
 80087de:	4619      	mov	r1, r3
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fd41 	bl	8009268 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fc56 	bl	8009098 <USBD_CtlSendStatus>

              break;
 80087ec:	e004      	b.n	80087f8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80087ee:	6839      	ldr	r1, [r7, #0]
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 fc00 	bl	8008ff6 <USBD_CtlError>
              break;
 80087f6:	bf00      	nop
          }
          break;
 80087f8:	e0e0      	b.n	80089bc <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008800:	2b02      	cmp	r3, #2
 8008802:	d002      	beq.n	800880a <USBD_StdEPReq+0xfe>
 8008804:	2b03      	cmp	r3, #3
 8008806:	d015      	beq.n	8008834 <USBD_StdEPReq+0x128>
 8008808:	e026      	b.n	8008858 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800880a:	7bbb      	ldrb	r3, [r7, #14]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00c      	beq.n	800882a <USBD_StdEPReq+0x11e>
 8008810:	7bbb      	ldrb	r3, [r7, #14]
 8008812:	2b80      	cmp	r3, #128	@ 0x80
 8008814:	d009      	beq.n	800882a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008816:	7bbb      	ldrb	r3, [r7, #14]
 8008818:	4619      	mov	r1, r3
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 fd24 	bl	8009268 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008820:	2180      	movs	r1, #128	@ 0x80
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 fd20 	bl	8009268 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008828:	e01c      	b.n	8008864 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800882a:	6839      	ldr	r1, [r7, #0]
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 fbe2 	bl	8008ff6 <USBD_CtlError>
              break;
 8008832:	e017      	b.n	8008864 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	885b      	ldrh	r3, [r3, #2]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d112      	bne.n	8008862 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800883c:	7bbb      	ldrb	r3, [r7, #14]
 800883e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008842:	2b00      	cmp	r3, #0
 8008844:	d004      	beq.n	8008850 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008846:	7bbb      	ldrb	r3, [r7, #14]
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 fd2b 	bl	80092a6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fc21 	bl	8009098 <USBD_CtlSendStatus>
              }
              break;
 8008856:	e004      	b.n	8008862 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008858:	6839      	ldr	r1, [r7, #0]
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 fbcb 	bl	8008ff6 <USBD_CtlError>
              break;
 8008860:	e000      	b.n	8008864 <USBD_StdEPReq+0x158>
              break;
 8008862:	bf00      	nop
          }
          break;
 8008864:	e0aa      	b.n	80089bc <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800886c:	2b02      	cmp	r3, #2
 800886e:	d002      	beq.n	8008876 <USBD_StdEPReq+0x16a>
 8008870:	2b03      	cmp	r3, #3
 8008872:	d032      	beq.n	80088da <USBD_StdEPReq+0x1ce>
 8008874:	e097      	b.n	80089a6 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008876:	7bbb      	ldrb	r3, [r7, #14]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d007      	beq.n	800888c <USBD_StdEPReq+0x180>
 800887c:	7bbb      	ldrb	r3, [r7, #14]
 800887e:	2b80      	cmp	r3, #128	@ 0x80
 8008880:	d004      	beq.n	800888c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008882:	6839      	ldr	r1, [r7, #0]
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fbb6 	bl	8008ff6 <USBD_CtlError>
                break;
 800888a:	e091      	b.n	80089b0 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800888c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008890:	2b00      	cmp	r3, #0
 8008892:	da0b      	bge.n	80088ac <USBD_StdEPReq+0x1a0>
 8008894:	7bbb      	ldrb	r3, [r7, #14]
 8008896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800889a:	4613      	mov	r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	4413      	add	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	3310      	adds	r3, #16
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	4413      	add	r3, r2
 80088a8:	3304      	adds	r3, #4
 80088aa:	e00b      	b.n	80088c4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80088ac:	7bbb      	ldrb	r3, [r7, #14]
 80088ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	4413      	add	r3, r2
 80088c2:	3304      	adds	r3, #4
 80088c4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	2200      	movs	r2, #0
 80088ca:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	2202      	movs	r2, #2
 80088d0:	4619      	mov	r1, r3
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fba0 	bl	8009018 <USBD_CtlSendData>
              break;
 80088d8:	e06a      	b.n	80089b0 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80088da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	da11      	bge.n	8008906 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80088e2:	7bbb      	ldrb	r3, [r7, #14]
 80088e4:	f003 020f 	and.w	r2, r3, #15
 80088e8:	6879      	ldr	r1, [r7, #4]
 80088ea:	4613      	mov	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	440b      	add	r3, r1
 80088f4:	3318      	adds	r3, #24
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d117      	bne.n	800892c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80088fc:	6839      	ldr	r1, [r7, #0]
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 fb79 	bl	8008ff6 <USBD_CtlError>
                  break;
 8008904:	e054      	b.n	80089b0 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008906:	7bbb      	ldrb	r3, [r7, #14]
 8008908:	f003 020f 	and.w	r2, r3, #15
 800890c:	6879      	ldr	r1, [r7, #4]
 800890e:	4613      	mov	r3, r2
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	4413      	add	r3, r2
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	440b      	add	r3, r1
 8008918:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d104      	bne.n	800892c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008922:	6839      	ldr	r1, [r7, #0]
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 fb66 	bl	8008ff6 <USBD_CtlError>
                  break;
 800892a:	e041      	b.n	80089b0 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800892c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008930:	2b00      	cmp	r3, #0
 8008932:	da0b      	bge.n	800894c <USBD_StdEPReq+0x240>
 8008934:	7bbb      	ldrb	r3, [r7, #14]
 8008936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800893a:	4613      	mov	r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4413      	add	r3, r2
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	3310      	adds	r3, #16
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	4413      	add	r3, r2
 8008948:	3304      	adds	r3, #4
 800894a:	e00b      	b.n	8008964 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800894c:	7bbb      	ldrb	r3, [r7, #14]
 800894e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008952:	4613      	mov	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4413      	add	r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	4413      	add	r3, r2
 8008962:	3304      	adds	r3, #4
 8008964:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008966:	7bbb      	ldrb	r3, [r7, #14]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d002      	beq.n	8008972 <USBD_StdEPReq+0x266>
 800896c:	7bbb      	ldrb	r3, [r7, #14]
 800896e:	2b80      	cmp	r3, #128	@ 0x80
 8008970:	d103      	bne.n	800897a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	2200      	movs	r2, #0
 8008976:	601a      	str	r2, [r3, #0]
 8008978:	e00e      	b.n	8008998 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800897a:	7bbb      	ldrb	r3, [r7, #14]
 800897c:	4619      	mov	r1, r3
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 fcb0 	bl	80092e4 <USBD_LL_IsStallEP>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d003      	beq.n	8008992 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	2201      	movs	r2, #1
 800898e:	601a      	str	r2, [r3, #0]
 8008990:	e002      	b.n	8008998 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	2200      	movs	r2, #0
 8008996:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	2202      	movs	r2, #2
 800899c:	4619      	mov	r1, r3
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 fb3a 	bl	8009018 <USBD_CtlSendData>
              break;
 80089a4:	e004      	b.n	80089b0 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80089a6:	6839      	ldr	r1, [r7, #0]
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f000 fb24 	bl	8008ff6 <USBD_CtlError>
              break;
 80089ae:	bf00      	nop
          }
          break;
 80089b0:	e004      	b.n	80089bc <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80089b2:	6839      	ldr	r1, [r7, #0]
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 fb1e 	bl	8008ff6 <USBD_CtlError>
          break;
 80089ba:	bf00      	nop
      }
      break;
 80089bc:	e004      	b.n	80089c8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80089be:	6839      	ldr	r1, [r7, #0]
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 fb18 	bl	8008ff6 <USBD_CtlError>
      break;
 80089c6:	bf00      	nop
  }

  return ret;
 80089c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3710      	adds	r7, #16
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
	...

080089d4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80089de:	2300      	movs	r3, #0
 80089e0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80089e2:	2300      	movs	r3, #0
 80089e4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80089e6:	2300      	movs	r3, #0
 80089e8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	885b      	ldrh	r3, [r3, #2]
 80089ee:	0a1b      	lsrs	r3, r3, #8
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	3b01      	subs	r3, #1
 80089f4:	2b06      	cmp	r3, #6
 80089f6:	f200 8128 	bhi.w	8008c4a <USBD_GetDescriptor+0x276>
 80089fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008a00 <USBD_GetDescriptor+0x2c>)
 80089fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a00:	08008a1d 	.word	0x08008a1d
 8008a04:	08008a35 	.word	0x08008a35
 8008a08:	08008a75 	.word	0x08008a75
 8008a0c:	08008c4b 	.word	0x08008c4b
 8008a10:	08008c4b 	.word	0x08008c4b
 8008a14:	08008beb 	.word	0x08008beb
 8008a18:	08008c17 	.word	0x08008c17
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	7c12      	ldrb	r2, [r2, #16]
 8008a28:	f107 0108 	add.w	r1, r7, #8
 8008a2c:	4610      	mov	r0, r2
 8008a2e:	4798      	blx	r3
 8008a30:	60f8      	str	r0, [r7, #12]
      break;
 8008a32:	e112      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	7c1b      	ldrb	r3, [r3, #16]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d10d      	bne.n	8008a58 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a44:	f107 0208 	add.w	r2, r7, #8
 8008a48:	4610      	mov	r0, r2
 8008a4a:	4798      	blx	r3
 8008a4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	3301      	adds	r3, #1
 8008a52:	2202      	movs	r2, #2
 8008a54:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008a56:	e100      	b.n	8008c5a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a60:	f107 0208 	add.w	r2, r7, #8
 8008a64:	4610      	mov	r0, r2
 8008a66:	4798      	blx	r3
 8008a68:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	2202      	movs	r2, #2
 8008a70:	701a      	strb	r2, [r3, #0]
      break;
 8008a72:	e0f2      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	885b      	ldrh	r3, [r3, #2]
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	2b05      	cmp	r3, #5
 8008a7c:	f200 80ac 	bhi.w	8008bd8 <USBD_GetDescriptor+0x204>
 8008a80:	a201      	add	r2, pc, #4	@ (adr r2, 8008a88 <USBD_GetDescriptor+0xb4>)
 8008a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a86:	bf00      	nop
 8008a88:	08008aa1 	.word	0x08008aa1
 8008a8c:	08008ad5 	.word	0x08008ad5
 8008a90:	08008b09 	.word	0x08008b09
 8008a94:	08008b3d 	.word	0x08008b3d
 8008a98:	08008b71 	.word	0x08008b71
 8008a9c:	08008ba5 	.word	0x08008ba5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00b      	beq.n	8008ac4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	7c12      	ldrb	r2, [r2, #16]
 8008ab8:	f107 0108 	add.w	r1, r7, #8
 8008abc:	4610      	mov	r0, r2
 8008abe:	4798      	blx	r3
 8008ac0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ac2:	e091      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ac4:	6839      	ldr	r1, [r7, #0]
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 fa95 	bl	8008ff6 <USBD_CtlError>
            err++;
 8008acc:	7afb      	ldrb	r3, [r7, #11]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ad2:	e089      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00b      	beq.n	8008af8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	7c12      	ldrb	r2, [r2, #16]
 8008aec:	f107 0108 	add.w	r1, r7, #8
 8008af0:	4610      	mov	r0, r2
 8008af2:	4798      	blx	r3
 8008af4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008af6:	e077      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008af8:	6839      	ldr	r1, [r7, #0]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 fa7b 	bl	8008ff6 <USBD_CtlError>
            err++;
 8008b00:	7afb      	ldrb	r3, [r7, #11]
 8008b02:	3301      	adds	r3, #1
 8008b04:	72fb      	strb	r3, [r7, #11]
          break;
 8008b06:	e06f      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00b      	beq.n	8008b2c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	7c12      	ldrb	r2, [r2, #16]
 8008b20:	f107 0108 	add.w	r1, r7, #8
 8008b24:	4610      	mov	r0, r2
 8008b26:	4798      	blx	r3
 8008b28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b2a:	e05d      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b2c:	6839      	ldr	r1, [r7, #0]
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fa61 	bl	8008ff6 <USBD_CtlError>
            err++;
 8008b34:	7afb      	ldrb	r3, [r7, #11]
 8008b36:	3301      	adds	r3, #1
 8008b38:	72fb      	strb	r3, [r7, #11]
          break;
 8008b3a:	e055      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d00b      	beq.n	8008b60 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	7c12      	ldrb	r2, [r2, #16]
 8008b54:	f107 0108 	add.w	r1, r7, #8
 8008b58:	4610      	mov	r0, r2
 8008b5a:	4798      	blx	r3
 8008b5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b5e:	e043      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b60:	6839      	ldr	r1, [r7, #0]
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fa47 	bl	8008ff6 <USBD_CtlError>
            err++;
 8008b68:	7afb      	ldrb	r3, [r7, #11]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	72fb      	strb	r3, [r7, #11]
          break;
 8008b6e:	e03b      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b76:	695b      	ldr	r3, [r3, #20]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00b      	beq.n	8008b94 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b82:	695b      	ldr	r3, [r3, #20]
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	7c12      	ldrb	r2, [r2, #16]
 8008b88:	f107 0108 	add.w	r1, r7, #8
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	4798      	blx	r3
 8008b90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b92:	e029      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b94:	6839      	ldr	r1, [r7, #0]
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 fa2d 	bl	8008ff6 <USBD_CtlError>
            err++;
 8008b9c:	7afb      	ldrb	r3, [r7, #11]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ba2:	e021      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00b      	beq.n	8008bc8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008bb6:	699b      	ldr	r3, [r3, #24]
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	7c12      	ldrb	r2, [r2, #16]
 8008bbc:	f107 0108 	add.w	r1, r7, #8
 8008bc0:	4610      	mov	r0, r2
 8008bc2:	4798      	blx	r3
 8008bc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bc6:	e00f      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bc8:	6839      	ldr	r1, [r7, #0]
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fa13 	bl	8008ff6 <USBD_CtlError>
            err++;
 8008bd0:	7afb      	ldrb	r3, [r7, #11]
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	72fb      	strb	r3, [r7, #11]
          break;
 8008bd6:	e007      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008bd8:	6839      	ldr	r1, [r7, #0]
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fa0b 	bl	8008ff6 <USBD_CtlError>
          err++;
 8008be0:	7afb      	ldrb	r3, [r7, #11]
 8008be2:	3301      	adds	r3, #1
 8008be4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008be6:	e038      	b.n	8008c5a <USBD_GetDescriptor+0x286>
 8008be8:	e037      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	7c1b      	ldrb	r3, [r3, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d109      	bne.n	8008c06 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bfa:	f107 0208 	add.w	r2, r7, #8
 8008bfe:	4610      	mov	r0, r2
 8008c00:	4798      	blx	r3
 8008c02:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c04:	e029      	b.n	8008c5a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008c06:	6839      	ldr	r1, [r7, #0]
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 f9f4 	bl	8008ff6 <USBD_CtlError>
        err++;
 8008c0e:	7afb      	ldrb	r3, [r7, #11]
 8008c10:	3301      	adds	r3, #1
 8008c12:	72fb      	strb	r3, [r7, #11]
      break;
 8008c14:	e021      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	7c1b      	ldrb	r3, [r3, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10d      	bne.n	8008c3a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c26:	f107 0208 	add.w	r2, r7, #8
 8008c2a:	4610      	mov	r0, r2
 8008c2c:	4798      	blx	r3
 8008c2e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	3301      	adds	r3, #1
 8008c34:	2207      	movs	r2, #7
 8008c36:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c38:	e00f      	b.n	8008c5a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008c3a:	6839      	ldr	r1, [r7, #0]
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f9da 	bl	8008ff6 <USBD_CtlError>
        err++;
 8008c42:	7afb      	ldrb	r3, [r7, #11]
 8008c44:	3301      	adds	r3, #1
 8008c46:	72fb      	strb	r3, [r7, #11]
      break;
 8008c48:	e007      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 f9d2 	bl	8008ff6 <USBD_CtlError>
      err++;
 8008c52:	7afb      	ldrb	r3, [r7, #11]
 8008c54:	3301      	adds	r3, #1
 8008c56:	72fb      	strb	r3, [r7, #11]
      break;
 8008c58:	bf00      	nop
  }

  if (err != 0U)
 8008c5a:	7afb      	ldrb	r3, [r7, #11]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d11c      	bne.n	8008c9a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008c60:	893b      	ldrh	r3, [r7, #8]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d011      	beq.n	8008c8a <USBD_GetDescriptor+0x2b6>
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	88db      	ldrh	r3, [r3, #6]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00d      	beq.n	8008c8a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	88da      	ldrh	r2, [r3, #6]
 8008c72:	893b      	ldrh	r3, [r7, #8]
 8008c74:	4293      	cmp	r3, r2
 8008c76:	bf28      	it	cs
 8008c78:	4613      	movcs	r3, r2
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008c7e:	893b      	ldrh	r3, [r7, #8]
 8008c80:	461a      	mov	r2, r3
 8008c82:	68f9      	ldr	r1, [r7, #12]
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f9c7 	bl	8009018 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	88db      	ldrh	r3, [r3, #6]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d104      	bne.n	8008c9c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fa00 	bl	8009098 <USBD_CtlSendStatus>
 8008c98:	e000      	b.n	8008c9c <USBD_GetDescriptor+0x2c8>
    return;
 8008c9a:	bf00      	nop
    }
  }
}
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop

08008ca4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	889b      	ldrh	r3, [r3, #4]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d130      	bne.n	8008d18 <USBD_SetAddress+0x74>
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	88db      	ldrh	r3, [r3, #6]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d12c      	bne.n	8008d18 <USBD_SetAddress+0x74>
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	885b      	ldrh	r3, [r3, #2]
 8008cc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cc4:	d828      	bhi.n	8008d18 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	885b      	ldrh	r3, [r3, #2]
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cd0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cd8:	2b03      	cmp	r3, #3
 8008cda:	d104      	bne.n	8008ce6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008cdc:	6839      	ldr	r1, [r7, #0]
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f989 	bl	8008ff6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ce4:	e01d      	b.n	8008d22 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	7bfa      	ldrb	r2, [r7, #15]
 8008cea:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 fb22 	bl	800933c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 f9cd 	bl	8009098 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d004      	beq.n	8008d0e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2202      	movs	r2, #2
 8008d08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d0c:	e009      	b.n	8008d22 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2201      	movs	r2, #1
 8008d12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d16:	e004      	b.n	8008d22 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008d18:	6839      	ldr	r1, [r7, #0]
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 f96b 	bl	8008ff6 <USBD_CtlError>
  }
}
 8008d20:	bf00      	nop
 8008d22:	bf00      	nop
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
	...

08008d2c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b082      	sub	sp, #8
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	885b      	ldrh	r3, [r3, #2]
 8008d3a:	b2da      	uxtb	r2, r3
 8008d3c:	4b41      	ldr	r3, [pc, #260]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d3e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008d40:	4b40      	ldr	r3, [pc, #256]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d904      	bls.n	8008d52 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008d48:	6839      	ldr	r1, [r7, #0]
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f953 	bl	8008ff6 <USBD_CtlError>
 8008d50:	e075      	b.n	8008e3e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d58:	2b02      	cmp	r3, #2
 8008d5a:	d002      	beq.n	8008d62 <USBD_SetConfig+0x36>
 8008d5c:	2b03      	cmp	r3, #3
 8008d5e:	d023      	beq.n	8008da8 <USBD_SetConfig+0x7c>
 8008d60:	e062      	b.n	8008e28 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008d62:	4b38      	ldr	r3, [pc, #224]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d01a      	beq.n	8008da0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008d6a:	4b36      	ldr	r3, [pc, #216]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	461a      	mov	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2203      	movs	r2, #3
 8008d78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008d7c:	4b31      	ldr	r3, [pc, #196]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	4619      	mov	r1, r3
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f7ff f9e5 	bl	8008152 <USBD_SetClassConfig>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d104      	bne.n	8008d98 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008d8e:	6839      	ldr	r1, [r7, #0]
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f930 	bl	8008ff6 <USBD_CtlError>
            return;
 8008d96:	e052      	b.n	8008e3e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f97d 	bl	8009098 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008d9e:	e04e      	b.n	8008e3e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 f979 	bl	8009098 <USBD_CtlSendStatus>
        break;
 8008da6:	e04a      	b.n	8008e3e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008da8:	4b26      	ldr	r3, [pc, #152]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d112      	bne.n	8008dd6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2202      	movs	r2, #2
 8008db4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008db8:	4b22      	ldr	r3, [pc, #136]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008dc2:	4b20      	ldr	r3, [pc, #128]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f7ff f9e1 	bl	8008190 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f962 	bl	8009098 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008dd4:	e033      	b.n	8008e3e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	461a      	mov	r2, r3
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d01d      	beq.n	8008e20 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f7ff f9cf 	bl	8008190 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008df2:	4b14      	ldr	r3, [pc, #80]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	461a      	mov	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008dfc:	4b11      	ldr	r3, [pc, #68]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	4619      	mov	r1, r3
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7ff f9a5 	bl	8008152 <USBD_SetClassConfig>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d104      	bne.n	8008e18 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008e0e:	6839      	ldr	r1, [r7, #0]
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 f8f0 	bl	8008ff6 <USBD_CtlError>
            return;
 8008e16:	e012      	b.n	8008e3e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f93d 	bl	8009098 <USBD_CtlSendStatus>
        break;
 8008e1e:	e00e      	b.n	8008e3e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f939 	bl	8009098 <USBD_CtlSendStatus>
        break;
 8008e26:	e00a      	b.n	8008e3e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f8e3 	bl	8008ff6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008e30:	4b04      	ldr	r3, [pc, #16]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	4619      	mov	r1, r3
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f7ff f9aa 	bl	8008190 <USBD_ClrClassConfig>
        break;
 8008e3c:	bf00      	nop
    }
  }
}
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	20000328 	.word	0x20000328

08008e48 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	88db      	ldrh	r3, [r3, #6]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d004      	beq.n	8008e64 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008e5a:	6839      	ldr	r1, [r7, #0]
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f8ca 	bl	8008ff6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008e62:	e022      	b.n	8008eaa <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	dc02      	bgt.n	8008e74 <USBD_GetConfig+0x2c>
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	dc03      	bgt.n	8008e7a <USBD_GetConfig+0x32>
 8008e72:	e015      	b.n	8008ea0 <USBD_GetConfig+0x58>
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d00b      	beq.n	8008e90 <USBD_GetConfig+0x48>
 8008e78:	e012      	b.n	8008ea0 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	3308      	adds	r3, #8
 8008e84:	2201      	movs	r2, #1
 8008e86:	4619      	mov	r1, r3
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f8c5 	bl	8009018 <USBD_CtlSendData>
        break;
 8008e8e:	e00c      	b.n	8008eaa <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	3304      	adds	r3, #4
 8008e94:	2201      	movs	r2, #1
 8008e96:	4619      	mov	r1, r3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 f8bd 	bl	8009018 <USBD_CtlSendData>
        break;
 8008e9e:	e004      	b.n	8008eaa <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 f8a7 	bl	8008ff6 <USBD_CtlError>
        break;
 8008ea8:	bf00      	nop
}
 8008eaa:	bf00      	nop
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b082      	sub	sp, #8
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
 8008eba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	2b02      	cmp	r3, #2
 8008ec6:	d81e      	bhi.n	8008f06 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	88db      	ldrh	r3, [r3, #6]
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	d004      	beq.n	8008eda <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008ed0:	6839      	ldr	r1, [r7, #0]
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 f88f 	bl	8008ff6 <USBD_CtlError>
        break;
 8008ed8:	e01a      	b.n	8008f10 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2201      	movs	r2, #1
 8008ede:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d005      	beq.n	8008ef6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	f043 0202 	orr.w	r2, r3, #2
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	330c      	adds	r3, #12
 8008efa:	2202      	movs	r2, #2
 8008efc:	4619      	mov	r1, r3
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f88a 	bl	8009018 <USBD_CtlSendData>
      break;
 8008f04:	e004      	b.n	8008f10 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008f06:	6839      	ldr	r1, [r7, #0]
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f874 	bl	8008ff6 <USBD_CtlError>
      break;
 8008f0e:	bf00      	nop
  }
}
 8008f10:	bf00      	nop
 8008f12:	3708      	adds	r7, #8
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	885b      	ldrh	r3, [r3, #2]
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	d106      	bne.n	8008f38 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f8b0 	bl	8009098 <USBD_CtlSendStatus>
  }
}
 8008f38:	bf00      	nop
 8008f3a:	3708      	adds	r7, #8
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f50:	3b01      	subs	r3, #1
 8008f52:	2b02      	cmp	r3, #2
 8008f54:	d80b      	bhi.n	8008f6e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	885b      	ldrh	r3, [r3, #2]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d10c      	bne.n	8008f78 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f896 	bl	8009098 <USBD_CtlSendStatus>
      }
      break;
 8008f6c:	e004      	b.n	8008f78 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008f6e:	6839      	ldr	r1, [r7, #0]
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f840 	bl	8008ff6 <USBD_CtlError>
      break;
 8008f76:	e000      	b.n	8008f7a <USBD_ClrFeature+0x3a>
      break;
 8008f78:	bf00      	nop
  }
}
 8008f7a:	bf00      	nop
 8008f7c:	3708      	adds	r7, #8
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}

08008f82 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008f82:	b480      	push	{r7}
 8008f84:	b083      	sub	sp, #12
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
 8008f8a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	781a      	ldrb	r2, [r3, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	785a      	ldrb	r2, [r3, #1]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	3302      	adds	r3, #2
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	3303      	adds	r3, #3
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	4413      	add	r3, r2
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	3304      	adds	r3, #4
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	3305      	adds	r3, #5
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	021b      	lsls	r3, r3, #8
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	4413      	add	r3, r2
 8008fca:	b29a      	uxth	r2, r3
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	3306      	adds	r3, #6
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	3307      	adds	r3, #7
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	021b      	lsls	r3, r3, #8
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	4413      	add	r3, r2
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	80da      	strh	r2, [r3, #6]

}
 8008fea:	bf00      	nop
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b082      	sub	sp, #8
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009000:	2180      	movs	r1, #128	@ 0x80
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 f930 	bl	8009268 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009008:	2100      	movs	r1, #0
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 f92c 	bl	8009268 <USBD_LL_StallEP>
}
 8009010:	bf00      	nop
 8009012:	3708      	adds	r7, #8
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	4613      	mov	r3, r2
 8009024:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2202      	movs	r2, #2
 800902a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800902e:	88fa      	ldrh	r2, [r7, #6]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009034:	88fa      	ldrh	r2, [r7, #6]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800903a:	88fb      	ldrh	r3, [r7, #6]
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	2100      	movs	r1, #0
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f000 f99a 	bl	800937a <USBD_LL_Transmit>

  return USBD_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b084      	sub	sp, #16
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	4613      	mov	r3, r2
 800905c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800905e:	88fb      	ldrh	r3, [r7, #6]
 8009060:	68ba      	ldr	r2, [r7, #8]
 8009062:	2100      	movs	r1, #0
 8009064:	68f8      	ldr	r0, [r7, #12]
 8009066:	f000 f988 	bl	800937a <USBD_LL_Transmit>

  return USBD_OK;
 800906a:	2300      	movs	r3, #0
}
 800906c:	4618      	mov	r0, r3
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	4613      	mov	r3, r2
 8009080:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009082:	88fb      	ldrh	r3, [r7, #6]
 8009084:	68ba      	ldr	r2, [r7, #8]
 8009086:	2100      	movs	r1, #0
 8009088:	68f8      	ldr	r0, [r7, #12]
 800908a:	f000 f999 	bl	80093c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2204      	movs	r2, #4
 80090a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80090a8:	2300      	movs	r3, #0
 80090aa:	2200      	movs	r2, #0
 80090ac:	2100      	movs	r1, #0
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 f963 	bl	800937a <USBD_LL_Transmit>

  return USBD_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3708      	adds	r7, #8
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}

080090be <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b082      	sub	sp, #8
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2205      	movs	r2, #5
 80090ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090ce:	2300      	movs	r3, #0
 80090d0:	2200      	movs	r2, #0
 80090d2:	2100      	movs	r1, #0
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 f973 	bl	80093c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3708      	adds	r7, #8
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80090f8:	4619      	mov	r1, r3
 80090fa:	4610      	mov	r0, r2
 80090fc:	f7ff f85b 	bl	80081b6 <USBD_LL_SetupStage>
}
 8009100:	bf00      	nop
 8009102:	3708      	adds	r7, #8
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	460b      	mov	r3, r1
 8009112:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800911a:	78fa      	ldrb	r2, [r7, #3]
 800911c:	6879      	ldr	r1, [r7, #4]
 800911e:	4613      	mov	r3, r2
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	4413      	add	r3, r2
 8009124:	00db      	lsls	r3, r3, #3
 8009126:	440b      	add	r3, r1
 8009128:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	4619      	mov	r1, r3
 8009132:	f7ff f88d 	bl	8008250 <USBD_LL_DataOutStage>
}
 8009136:	bf00      	nop
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b082      	sub	sp, #8
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	460b      	mov	r3, r1
 8009148:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 8009150:	78fa      	ldrb	r2, [r7, #3]
 8009152:	6879      	ldr	r1, [r7, #4]
 8009154:	4613      	mov	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4413      	add	r3, r2
 800915a:	00db      	lsls	r3, r3, #3
 800915c:	440b      	add	r3, r1
 800915e:	3324      	adds	r3, #36	@ 0x24
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	78fb      	ldrb	r3, [r7, #3]
 8009164:	4619      	mov	r1, r3
 8009166:	f7ff f8e4 	bl	8008332 <USBD_LL_DataInStage>
}
 800916a:	bf00      	nop
 800916c:	3708      	adds	r7, #8
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b082      	sub	sp, #8
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8009180:	4618      	mov	r0, r3
 8009182:	f7ff f9f7 	bl	8008574 <USBD_LL_SOF>
}
 8009186:	bf00      	nop
 8009188:	3708      	adds	r7, #8
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800918e:	b580      	push	{r7, lr}
 8009190:	b084      	sub	sp, #16
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009196:	2301      	movs	r3, #1
 8009198:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	795b      	ldrb	r3, [r3, #5]
 800919e:	2b02      	cmp	r3, #2
 80091a0:	d001      	beq.n	80091a6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80091a2:	f7f7 fc2b 	bl	80009fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80091ac:	7bfa      	ldrb	r2, [r7, #15]
 80091ae:	4611      	mov	r1, r2
 80091b0:	4618      	mov	r0, r3
 80091b2:	f7ff f9a4 	bl	80084fe <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80091bc:	4618      	mov	r0, r3
 80091be:	f7ff f95d 	bl	800847c <USBD_LL_Reset>
}
 80091c2:	bf00      	nop
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
	...

080091cc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b082      	sub	sp, #8
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80091da:	4618      	mov	r0, r3
 80091dc:	f7ff f99f 	bl	800851e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	7a5b      	ldrb	r3, [r3, #9]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d005      	beq.n	80091f4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80091e8:	4b04      	ldr	r3, [pc, #16]	@ (80091fc <HAL_PCD_SuspendCallback+0x30>)
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	4a03      	ldr	r2, [pc, #12]	@ (80091fc <HAL_PCD_SuspendCallback+0x30>)
 80091ee:	f043 0306 	orr.w	r3, r3, #6
 80091f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80091f4:	bf00      	nop
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}
 80091fc:	e000ed00 	.word	0xe000ed00

08009200 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b082      	sub	sp, #8
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800920e:	4618      	mov	r0, r3
 8009210:	f7ff f99a 	bl	8008548 <USBD_LL_Resume>
}
 8009214:	bf00      	nop
 8009216:	3708      	adds	r7, #8
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	4608      	mov	r0, r1
 8009226:	4611      	mov	r1, r2
 8009228:	461a      	mov	r2, r3
 800922a:	4603      	mov	r3, r0
 800922c:	70fb      	strb	r3, [r7, #3]
 800922e:	460b      	mov	r3, r1
 8009230:	70bb      	strb	r3, [r7, #2]
 8009232:	4613      	mov	r3, r2
 8009234:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009236:	2300      	movs	r3, #0
 8009238:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800923a:	2300      	movs	r3, #0
 800923c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009244:	78bb      	ldrb	r3, [r7, #2]
 8009246:	883a      	ldrh	r2, [r7, #0]
 8009248:	78f9      	ldrb	r1, [r7, #3]
 800924a:	f7f8 f9c3 	bl	80015d4 <HAL_PCD_EP_Open>
 800924e:	4603      	mov	r3, r0
 8009250:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009252:	7bfb      	ldrb	r3, [r7, #15]
 8009254:	4618      	mov	r0, r3
 8009256:	f000 f8d7 	bl	8009408 <USBD_Get_USB_Status>
 800925a:	4603      	mov	r3, r0
 800925c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800925e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009260:	4618      	mov	r0, r3
 8009262:	3710      	adds	r7, #16
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	460b      	mov	r3, r1
 8009272:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009274:	2300      	movs	r3, #0
 8009276:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009278:	2300      	movs	r3, #0
 800927a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	4611      	mov	r1, r2
 8009286:	4618      	mov	r0, r3
 8009288:	f7f8 fa69 	bl	800175e <HAL_PCD_EP_SetStall>
 800928c:	4603      	mov	r3, r0
 800928e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009290:	7bfb      	ldrb	r3, [r7, #15]
 8009292:	4618      	mov	r0, r3
 8009294:	f000 f8b8 	bl	8009408 <USBD_Get_USB_Status>
 8009298:	4603      	mov	r3, r0
 800929a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800929c:	7bbb      	ldrb	r3, [r7, #14]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}

080092a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092a6:	b580      	push	{r7, lr}
 80092a8:	b084      	sub	sp, #16
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
 80092ae:	460b      	mov	r3, r1
 80092b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092b6:	2300      	movs	r3, #0
 80092b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80092c0:	78fa      	ldrb	r2, [r7, #3]
 80092c2:	4611      	mov	r1, r2
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7f8 fa9c 	bl	8001802 <HAL_PCD_EP_ClrStall>
 80092ca:	4603      	mov	r3, r0
 80092cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092ce:	7bfb      	ldrb	r3, [r7, #15]
 80092d0:	4618      	mov	r0, r3
 80092d2:	f000 f899 	bl	8009408 <USBD_Get_USB_Status>
 80092d6:	4603      	mov	r3, r0
 80092d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80092da:	7bbb      	ldrb	r3, [r7, #14]
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3710      	adds	r7, #16
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b085      	sub	sp, #20
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	460b      	mov	r3, r1
 80092ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80092f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80092f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	da0b      	bge.n	8009318 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009300:	78fb      	ldrb	r3, [r7, #3]
 8009302:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009306:	68f9      	ldr	r1, [r7, #12]
 8009308:	4613      	mov	r3, r2
 800930a:	009b      	lsls	r3, r3, #2
 800930c:	4413      	add	r3, r2
 800930e:	00db      	lsls	r3, r3, #3
 8009310:	440b      	add	r3, r1
 8009312:	3312      	adds	r3, #18
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	e00b      	b.n	8009330 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009318:	78fb      	ldrb	r3, [r7, #3]
 800931a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800931e:	68f9      	ldr	r1, [r7, #12]
 8009320:	4613      	mov	r3, r2
 8009322:	009b      	lsls	r3, r3, #2
 8009324:	4413      	add	r3, r2
 8009326:	00db      	lsls	r3, r3, #3
 8009328:	440b      	add	r3, r1
 800932a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800932e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009330:	4618      	mov	r0, r3
 8009332:	3714      	adds	r7, #20
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009348:	2300      	movs	r3, #0
 800934a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009356:	78fa      	ldrb	r2, [r7, #3]
 8009358:	4611      	mov	r1, r2
 800935a:	4618      	mov	r0, r3
 800935c:	f7f8 f916 	bl	800158c <HAL_PCD_SetAddress>
 8009360:	4603      	mov	r3, r0
 8009362:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009364:	7bfb      	ldrb	r3, [r7, #15]
 8009366:	4618      	mov	r0, r3
 8009368:	f000 f84e 	bl	8009408 <USBD_Get_USB_Status>
 800936c:	4603      	mov	r3, r0
 800936e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009370:	7bbb      	ldrb	r3, [r7, #14]
}
 8009372:	4618      	mov	r0, r3
 8009374:	3710      	adds	r7, #16
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b086      	sub	sp, #24
 800937e:	af00      	add	r7, sp, #0
 8009380:	60f8      	str	r0, [r7, #12]
 8009382:	607a      	str	r2, [r7, #4]
 8009384:	461a      	mov	r2, r3
 8009386:	460b      	mov	r3, r1
 8009388:	72fb      	strb	r3, [r7, #11]
 800938a:	4613      	mov	r3, r2
 800938c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800938e:	2300      	movs	r3, #0
 8009390:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009392:	2300      	movs	r3, #0
 8009394:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800939c:	893b      	ldrh	r3, [r7, #8]
 800939e:	7af9      	ldrb	r1, [r7, #11]
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	f7f8 f9a5 	bl	80016f0 <HAL_PCD_EP_Transmit>
 80093a6:	4603      	mov	r3, r0
 80093a8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093aa:	7dfb      	ldrb	r3, [r7, #23]
 80093ac:	4618      	mov	r0, r3
 80093ae:	f000 f82b 	bl	8009408 <USBD_Get_USB_Status>
 80093b2:	4603      	mov	r3, r0
 80093b4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80093b6:	7dbb      	ldrb	r3, [r7, #22]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3718      	adds	r7, #24
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b086      	sub	sp, #24
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	607a      	str	r2, [r7, #4]
 80093ca:	461a      	mov	r2, r3
 80093cc:	460b      	mov	r3, r1
 80093ce:	72fb      	strb	r3, [r7, #11]
 80093d0:	4613      	mov	r3, r2
 80093d2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093d4:	2300      	movs	r3, #0
 80093d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093d8:	2300      	movs	r3, #0
 80093da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80093e2:	893b      	ldrh	r3, [r7, #8]
 80093e4:	7af9      	ldrb	r1, [r7, #11]
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	f7f8 f951 	bl	800168e <HAL_PCD_EP_Receive>
 80093ec:	4603      	mov	r3, r0
 80093ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093f0:	7dfb      	ldrb	r3, [r7, #23]
 80093f2:	4618      	mov	r0, r3
 80093f4:	f000 f808 	bl	8009408 <USBD_Get_USB_Status>
 80093f8:	4603      	mov	r3, r0
 80093fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80093fc:	7dbb      	ldrb	r3, [r7, #22]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3718      	adds	r7, #24
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
	...

08009408 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
 800940e:	4603      	mov	r3, r0
 8009410:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009412:	2300      	movs	r3, #0
 8009414:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009416:	79fb      	ldrb	r3, [r7, #7]
 8009418:	2b03      	cmp	r3, #3
 800941a:	d817      	bhi.n	800944c <USBD_Get_USB_Status+0x44>
 800941c:	a201      	add	r2, pc, #4	@ (adr r2, 8009424 <USBD_Get_USB_Status+0x1c>)
 800941e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009422:	bf00      	nop
 8009424:	08009435 	.word	0x08009435
 8009428:	0800943b 	.word	0x0800943b
 800942c:	08009441 	.word	0x08009441
 8009430:	08009447 	.word	0x08009447
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009434:	2300      	movs	r3, #0
 8009436:	73fb      	strb	r3, [r7, #15]
    break;
 8009438:	e00b      	b.n	8009452 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800943a:	2302      	movs	r3, #2
 800943c:	73fb      	strb	r3, [r7, #15]
    break;
 800943e:	e008      	b.n	8009452 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009440:	2301      	movs	r3, #1
 8009442:	73fb      	strb	r3, [r7, #15]
    break;
 8009444:	e005      	b.n	8009452 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009446:	2302      	movs	r3, #2
 8009448:	73fb      	strb	r3, [r7, #15]
    break;
 800944a:	e002      	b.n	8009452 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800944c:	2302      	movs	r3, #2
 800944e:	73fb      	strb	r3, [r7, #15]
    break;
 8009450:	bf00      	nop
  }
  return usb_status;
 8009452:	7bfb      	ldrb	r3, [r7, #15]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3714      	adds	r7, #20
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr

08009460 <sniprintf>:
 8009460:	b40c      	push	{r2, r3}
 8009462:	b530      	push	{r4, r5, lr}
 8009464:	4b18      	ldr	r3, [pc, #96]	@ (80094c8 <sniprintf+0x68>)
 8009466:	1e0c      	subs	r4, r1, #0
 8009468:	681d      	ldr	r5, [r3, #0]
 800946a:	b09d      	sub	sp, #116	@ 0x74
 800946c:	da08      	bge.n	8009480 <sniprintf+0x20>
 800946e:	238b      	movs	r3, #139	@ 0x8b
 8009470:	602b      	str	r3, [r5, #0]
 8009472:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009476:	b01d      	add	sp, #116	@ 0x74
 8009478:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800947c:	b002      	add	sp, #8
 800947e:	4770      	bx	lr
 8009480:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009484:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009488:	f04f 0300 	mov.w	r3, #0
 800948c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800948e:	bf14      	ite	ne
 8009490:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009494:	4623      	moveq	r3, r4
 8009496:	9304      	str	r3, [sp, #16]
 8009498:	9307      	str	r3, [sp, #28]
 800949a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800949e:	9002      	str	r0, [sp, #8]
 80094a0:	9006      	str	r0, [sp, #24]
 80094a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80094a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80094a8:	ab21      	add	r3, sp, #132	@ 0x84
 80094aa:	a902      	add	r1, sp, #8
 80094ac:	4628      	mov	r0, r5
 80094ae:	9301      	str	r3, [sp, #4]
 80094b0:	f000 f8c2 	bl	8009638 <_svfiprintf_r>
 80094b4:	1c43      	adds	r3, r0, #1
 80094b6:	bfbc      	itt	lt
 80094b8:	238b      	movlt	r3, #139	@ 0x8b
 80094ba:	602b      	strlt	r3, [r5, #0]
 80094bc:	2c00      	cmp	r4, #0
 80094be:	d0da      	beq.n	8009476 <sniprintf+0x16>
 80094c0:	9b02      	ldr	r3, [sp, #8]
 80094c2:	2200      	movs	r2, #0
 80094c4:	701a      	strb	r2, [r3, #0]
 80094c6:	e7d6      	b.n	8009476 <sniprintf+0x16>
 80094c8:	2000000c 	.word	0x2000000c

080094cc <memset>:
 80094cc:	4402      	add	r2, r0
 80094ce:	4603      	mov	r3, r0
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d100      	bne.n	80094d6 <memset+0xa>
 80094d4:	4770      	bx	lr
 80094d6:	f803 1b01 	strb.w	r1, [r3], #1
 80094da:	e7f9      	b.n	80094d0 <memset+0x4>

080094dc <strcat>:
 80094dc:	b510      	push	{r4, lr}
 80094de:	4602      	mov	r2, r0
 80094e0:	7814      	ldrb	r4, [r2, #0]
 80094e2:	4613      	mov	r3, r2
 80094e4:	3201      	adds	r2, #1
 80094e6:	2c00      	cmp	r4, #0
 80094e8:	d1fa      	bne.n	80094e0 <strcat+0x4>
 80094ea:	3b01      	subs	r3, #1
 80094ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094f0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094f4:	2a00      	cmp	r2, #0
 80094f6:	d1f9      	bne.n	80094ec <strcat+0x10>
 80094f8:	bd10      	pop	{r4, pc}

080094fa <strstr>:
 80094fa:	780a      	ldrb	r2, [r1, #0]
 80094fc:	b570      	push	{r4, r5, r6, lr}
 80094fe:	b96a      	cbnz	r2, 800951c <strstr+0x22>
 8009500:	bd70      	pop	{r4, r5, r6, pc}
 8009502:	429a      	cmp	r2, r3
 8009504:	d109      	bne.n	800951a <strstr+0x20>
 8009506:	460c      	mov	r4, r1
 8009508:	4605      	mov	r5, r0
 800950a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800950e:	2b00      	cmp	r3, #0
 8009510:	d0f6      	beq.n	8009500 <strstr+0x6>
 8009512:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009516:	429e      	cmp	r6, r3
 8009518:	d0f7      	beq.n	800950a <strstr+0x10>
 800951a:	3001      	adds	r0, #1
 800951c:	7803      	ldrb	r3, [r0, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d1ef      	bne.n	8009502 <strstr+0x8>
 8009522:	4618      	mov	r0, r3
 8009524:	e7ec      	b.n	8009500 <strstr+0x6>
	...

08009528 <__errno>:
 8009528:	4b01      	ldr	r3, [pc, #4]	@ (8009530 <__errno+0x8>)
 800952a:	6818      	ldr	r0, [r3, #0]
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	2000000c 	.word	0x2000000c

08009534 <__libc_init_array>:
 8009534:	b570      	push	{r4, r5, r6, lr}
 8009536:	4d0d      	ldr	r5, [pc, #52]	@ (800956c <__libc_init_array+0x38>)
 8009538:	4c0d      	ldr	r4, [pc, #52]	@ (8009570 <__libc_init_array+0x3c>)
 800953a:	1b64      	subs	r4, r4, r5
 800953c:	10a4      	asrs	r4, r4, #2
 800953e:	2600      	movs	r6, #0
 8009540:	42a6      	cmp	r6, r4
 8009542:	d109      	bne.n	8009558 <__libc_init_array+0x24>
 8009544:	4d0b      	ldr	r5, [pc, #44]	@ (8009574 <__libc_init_array+0x40>)
 8009546:	4c0c      	ldr	r4, [pc, #48]	@ (8009578 <__libc_init_array+0x44>)
 8009548:	f000 fc86 	bl	8009e58 <_init>
 800954c:	1b64      	subs	r4, r4, r5
 800954e:	10a4      	asrs	r4, r4, #2
 8009550:	2600      	movs	r6, #0
 8009552:	42a6      	cmp	r6, r4
 8009554:	d105      	bne.n	8009562 <__libc_init_array+0x2e>
 8009556:	bd70      	pop	{r4, r5, r6, pc}
 8009558:	f855 3b04 	ldr.w	r3, [r5], #4
 800955c:	4798      	blx	r3
 800955e:	3601      	adds	r6, #1
 8009560:	e7ee      	b.n	8009540 <__libc_init_array+0xc>
 8009562:	f855 3b04 	ldr.w	r3, [r5], #4
 8009566:	4798      	blx	r3
 8009568:	3601      	adds	r6, #1
 800956a:	e7f2      	b.n	8009552 <__libc_init_array+0x1e>
 800956c:	08009fd0 	.word	0x08009fd0
 8009570:	08009fd0 	.word	0x08009fd0
 8009574:	08009fd0 	.word	0x08009fd0
 8009578:	08009fd4 	.word	0x08009fd4

0800957c <__retarget_lock_acquire_recursive>:
 800957c:	4770      	bx	lr

0800957e <__retarget_lock_release_recursive>:
 800957e:	4770      	bx	lr

08009580 <__ssputs_r>:
 8009580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009584:	688e      	ldr	r6, [r1, #8]
 8009586:	461f      	mov	r7, r3
 8009588:	42be      	cmp	r6, r7
 800958a:	680b      	ldr	r3, [r1, #0]
 800958c:	4682      	mov	sl, r0
 800958e:	460c      	mov	r4, r1
 8009590:	4690      	mov	r8, r2
 8009592:	d82d      	bhi.n	80095f0 <__ssputs_r+0x70>
 8009594:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009598:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800959c:	d026      	beq.n	80095ec <__ssputs_r+0x6c>
 800959e:	6965      	ldr	r5, [r4, #20]
 80095a0:	6909      	ldr	r1, [r1, #16]
 80095a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095a6:	eba3 0901 	sub.w	r9, r3, r1
 80095aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095ae:	1c7b      	adds	r3, r7, #1
 80095b0:	444b      	add	r3, r9
 80095b2:	106d      	asrs	r5, r5, #1
 80095b4:	429d      	cmp	r5, r3
 80095b6:	bf38      	it	cc
 80095b8:	461d      	movcc	r5, r3
 80095ba:	0553      	lsls	r3, r2, #21
 80095bc:	d527      	bpl.n	800960e <__ssputs_r+0x8e>
 80095be:	4629      	mov	r1, r5
 80095c0:	f000 f958 	bl	8009874 <_malloc_r>
 80095c4:	4606      	mov	r6, r0
 80095c6:	b360      	cbz	r0, 8009622 <__ssputs_r+0xa2>
 80095c8:	6921      	ldr	r1, [r4, #16]
 80095ca:	464a      	mov	r2, r9
 80095cc:	f000 fbc2 	bl	8009d54 <memcpy>
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80095d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095da:	81a3      	strh	r3, [r4, #12]
 80095dc:	6126      	str	r6, [r4, #16]
 80095de:	6165      	str	r5, [r4, #20]
 80095e0:	444e      	add	r6, r9
 80095e2:	eba5 0509 	sub.w	r5, r5, r9
 80095e6:	6026      	str	r6, [r4, #0]
 80095e8:	60a5      	str	r5, [r4, #8]
 80095ea:	463e      	mov	r6, r7
 80095ec:	42be      	cmp	r6, r7
 80095ee:	d900      	bls.n	80095f2 <__ssputs_r+0x72>
 80095f0:	463e      	mov	r6, r7
 80095f2:	6820      	ldr	r0, [r4, #0]
 80095f4:	4632      	mov	r2, r6
 80095f6:	4641      	mov	r1, r8
 80095f8:	f000 fb82 	bl	8009d00 <memmove>
 80095fc:	68a3      	ldr	r3, [r4, #8]
 80095fe:	1b9b      	subs	r3, r3, r6
 8009600:	60a3      	str	r3, [r4, #8]
 8009602:	6823      	ldr	r3, [r4, #0]
 8009604:	4433      	add	r3, r6
 8009606:	6023      	str	r3, [r4, #0]
 8009608:	2000      	movs	r0, #0
 800960a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800960e:	462a      	mov	r2, r5
 8009610:	f000 fb48 	bl	8009ca4 <_realloc_r>
 8009614:	4606      	mov	r6, r0
 8009616:	2800      	cmp	r0, #0
 8009618:	d1e0      	bne.n	80095dc <__ssputs_r+0x5c>
 800961a:	6921      	ldr	r1, [r4, #16]
 800961c:	4650      	mov	r0, sl
 800961e:	f000 fba7 	bl	8009d70 <_free_r>
 8009622:	230c      	movs	r3, #12
 8009624:	f8ca 3000 	str.w	r3, [sl]
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800962e:	81a3      	strh	r3, [r4, #12]
 8009630:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009634:	e7e9      	b.n	800960a <__ssputs_r+0x8a>
	...

08009638 <_svfiprintf_r>:
 8009638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963c:	4698      	mov	r8, r3
 800963e:	898b      	ldrh	r3, [r1, #12]
 8009640:	061b      	lsls	r3, r3, #24
 8009642:	b09d      	sub	sp, #116	@ 0x74
 8009644:	4607      	mov	r7, r0
 8009646:	460d      	mov	r5, r1
 8009648:	4614      	mov	r4, r2
 800964a:	d510      	bpl.n	800966e <_svfiprintf_r+0x36>
 800964c:	690b      	ldr	r3, [r1, #16]
 800964e:	b973      	cbnz	r3, 800966e <_svfiprintf_r+0x36>
 8009650:	2140      	movs	r1, #64	@ 0x40
 8009652:	f000 f90f 	bl	8009874 <_malloc_r>
 8009656:	6028      	str	r0, [r5, #0]
 8009658:	6128      	str	r0, [r5, #16]
 800965a:	b930      	cbnz	r0, 800966a <_svfiprintf_r+0x32>
 800965c:	230c      	movs	r3, #12
 800965e:	603b      	str	r3, [r7, #0]
 8009660:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009664:	b01d      	add	sp, #116	@ 0x74
 8009666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966a:	2340      	movs	r3, #64	@ 0x40
 800966c:	616b      	str	r3, [r5, #20]
 800966e:	2300      	movs	r3, #0
 8009670:	9309      	str	r3, [sp, #36]	@ 0x24
 8009672:	2320      	movs	r3, #32
 8009674:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009678:	f8cd 800c 	str.w	r8, [sp, #12]
 800967c:	2330      	movs	r3, #48	@ 0x30
 800967e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800981c <_svfiprintf_r+0x1e4>
 8009682:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009686:	f04f 0901 	mov.w	r9, #1
 800968a:	4623      	mov	r3, r4
 800968c:	469a      	mov	sl, r3
 800968e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009692:	b10a      	cbz	r2, 8009698 <_svfiprintf_r+0x60>
 8009694:	2a25      	cmp	r2, #37	@ 0x25
 8009696:	d1f9      	bne.n	800968c <_svfiprintf_r+0x54>
 8009698:	ebba 0b04 	subs.w	fp, sl, r4
 800969c:	d00b      	beq.n	80096b6 <_svfiprintf_r+0x7e>
 800969e:	465b      	mov	r3, fp
 80096a0:	4622      	mov	r2, r4
 80096a2:	4629      	mov	r1, r5
 80096a4:	4638      	mov	r0, r7
 80096a6:	f7ff ff6b 	bl	8009580 <__ssputs_r>
 80096aa:	3001      	adds	r0, #1
 80096ac:	f000 80a7 	beq.w	80097fe <_svfiprintf_r+0x1c6>
 80096b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096b2:	445a      	add	r2, fp
 80096b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80096b6:	f89a 3000 	ldrb.w	r3, [sl]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f000 809f 	beq.w	80097fe <_svfiprintf_r+0x1c6>
 80096c0:	2300      	movs	r3, #0
 80096c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80096c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096ca:	f10a 0a01 	add.w	sl, sl, #1
 80096ce:	9304      	str	r3, [sp, #16]
 80096d0:	9307      	str	r3, [sp, #28]
 80096d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80096d8:	4654      	mov	r4, sl
 80096da:	2205      	movs	r2, #5
 80096dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096e0:	484e      	ldr	r0, [pc, #312]	@ (800981c <_svfiprintf_r+0x1e4>)
 80096e2:	f7f6 fd7d 	bl	80001e0 <memchr>
 80096e6:	9a04      	ldr	r2, [sp, #16]
 80096e8:	b9d8      	cbnz	r0, 8009722 <_svfiprintf_r+0xea>
 80096ea:	06d0      	lsls	r0, r2, #27
 80096ec:	bf44      	itt	mi
 80096ee:	2320      	movmi	r3, #32
 80096f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096f4:	0711      	lsls	r1, r2, #28
 80096f6:	bf44      	itt	mi
 80096f8:	232b      	movmi	r3, #43	@ 0x2b
 80096fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096fe:	f89a 3000 	ldrb.w	r3, [sl]
 8009702:	2b2a      	cmp	r3, #42	@ 0x2a
 8009704:	d015      	beq.n	8009732 <_svfiprintf_r+0xfa>
 8009706:	9a07      	ldr	r2, [sp, #28]
 8009708:	4654      	mov	r4, sl
 800970a:	2000      	movs	r0, #0
 800970c:	f04f 0c0a 	mov.w	ip, #10
 8009710:	4621      	mov	r1, r4
 8009712:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009716:	3b30      	subs	r3, #48	@ 0x30
 8009718:	2b09      	cmp	r3, #9
 800971a:	d94b      	bls.n	80097b4 <_svfiprintf_r+0x17c>
 800971c:	b1b0      	cbz	r0, 800974c <_svfiprintf_r+0x114>
 800971e:	9207      	str	r2, [sp, #28]
 8009720:	e014      	b.n	800974c <_svfiprintf_r+0x114>
 8009722:	eba0 0308 	sub.w	r3, r0, r8
 8009726:	fa09 f303 	lsl.w	r3, r9, r3
 800972a:	4313      	orrs	r3, r2
 800972c:	9304      	str	r3, [sp, #16]
 800972e:	46a2      	mov	sl, r4
 8009730:	e7d2      	b.n	80096d8 <_svfiprintf_r+0xa0>
 8009732:	9b03      	ldr	r3, [sp, #12]
 8009734:	1d19      	adds	r1, r3, #4
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	9103      	str	r1, [sp, #12]
 800973a:	2b00      	cmp	r3, #0
 800973c:	bfbb      	ittet	lt
 800973e:	425b      	neglt	r3, r3
 8009740:	f042 0202 	orrlt.w	r2, r2, #2
 8009744:	9307      	strge	r3, [sp, #28]
 8009746:	9307      	strlt	r3, [sp, #28]
 8009748:	bfb8      	it	lt
 800974a:	9204      	strlt	r2, [sp, #16]
 800974c:	7823      	ldrb	r3, [r4, #0]
 800974e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009750:	d10a      	bne.n	8009768 <_svfiprintf_r+0x130>
 8009752:	7863      	ldrb	r3, [r4, #1]
 8009754:	2b2a      	cmp	r3, #42	@ 0x2a
 8009756:	d132      	bne.n	80097be <_svfiprintf_r+0x186>
 8009758:	9b03      	ldr	r3, [sp, #12]
 800975a:	1d1a      	adds	r2, r3, #4
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	9203      	str	r2, [sp, #12]
 8009760:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009764:	3402      	adds	r4, #2
 8009766:	9305      	str	r3, [sp, #20]
 8009768:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800982c <_svfiprintf_r+0x1f4>
 800976c:	7821      	ldrb	r1, [r4, #0]
 800976e:	2203      	movs	r2, #3
 8009770:	4650      	mov	r0, sl
 8009772:	f7f6 fd35 	bl	80001e0 <memchr>
 8009776:	b138      	cbz	r0, 8009788 <_svfiprintf_r+0x150>
 8009778:	9b04      	ldr	r3, [sp, #16]
 800977a:	eba0 000a 	sub.w	r0, r0, sl
 800977e:	2240      	movs	r2, #64	@ 0x40
 8009780:	4082      	lsls	r2, r0
 8009782:	4313      	orrs	r3, r2
 8009784:	3401      	adds	r4, #1
 8009786:	9304      	str	r3, [sp, #16]
 8009788:	f814 1b01 	ldrb.w	r1, [r4], #1
 800978c:	4824      	ldr	r0, [pc, #144]	@ (8009820 <_svfiprintf_r+0x1e8>)
 800978e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009792:	2206      	movs	r2, #6
 8009794:	f7f6 fd24 	bl	80001e0 <memchr>
 8009798:	2800      	cmp	r0, #0
 800979a:	d036      	beq.n	800980a <_svfiprintf_r+0x1d2>
 800979c:	4b21      	ldr	r3, [pc, #132]	@ (8009824 <_svfiprintf_r+0x1ec>)
 800979e:	bb1b      	cbnz	r3, 80097e8 <_svfiprintf_r+0x1b0>
 80097a0:	9b03      	ldr	r3, [sp, #12]
 80097a2:	3307      	adds	r3, #7
 80097a4:	f023 0307 	bic.w	r3, r3, #7
 80097a8:	3308      	adds	r3, #8
 80097aa:	9303      	str	r3, [sp, #12]
 80097ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097ae:	4433      	add	r3, r6
 80097b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80097b2:	e76a      	b.n	800968a <_svfiprintf_r+0x52>
 80097b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80097b8:	460c      	mov	r4, r1
 80097ba:	2001      	movs	r0, #1
 80097bc:	e7a8      	b.n	8009710 <_svfiprintf_r+0xd8>
 80097be:	2300      	movs	r3, #0
 80097c0:	3401      	adds	r4, #1
 80097c2:	9305      	str	r3, [sp, #20]
 80097c4:	4619      	mov	r1, r3
 80097c6:	f04f 0c0a 	mov.w	ip, #10
 80097ca:	4620      	mov	r0, r4
 80097cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097d0:	3a30      	subs	r2, #48	@ 0x30
 80097d2:	2a09      	cmp	r2, #9
 80097d4:	d903      	bls.n	80097de <_svfiprintf_r+0x1a6>
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d0c6      	beq.n	8009768 <_svfiprintf_r+0x130>
 80097da:	9105      	str	r1, [sp, #20]
 80097dc:	e7c4      	b.n	8009768 <_svfiprintf_r+0x130>
 80097de:	fb0c 2101 	mla	r1, ip, r1, r2
 80097e2:	4604      	mov	r4, r0
 80097e4:	2301      	movs	r3, #1
 80097e6:	e7f0      	b.n	80097ca <_svfiprintf_r+0x192>
 80097e8:	ab03      	add	r3, sp, #12
 80097ea:	9300      	str	r3, [sp, #0]
 80097ec:	462a      	mov	r2, r5
 80097ee:	4b0e      	ldr	r3, [pc, #56]	@ (8009828 <_svfiprintf_r+0x1f0>)
 80097f0:	a904      	add	r1, sp, #16
 80097f2:	4638      	mov	r0, r7
 80097f4:	f3af 8000 	nop.w
 80097f8:	1c42      	adds	r2, r0, #1
 80097fa:	4606      	mov	r6, r0
 80097fc:	d1d6      	bne.n	80097ac <_svfiprintf_r+0x174>
 80097fe:	89ab      	ldrh	r3, [r5, #12]
 8009800:	065b      	lsls	r3, r3, #25
 8009802:	f53f af2d 	bmi.w	8009660 <_svfiprintf_r+0x28>
 8009806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009808:	e72c      	b.n	8009664 <_svfiprintf_r+0x2c>
 800980a:	ab03      	add	r3, sp, #12
 800980c:	9300      	str	r3, [sp, #0]
 800980e:	462a      	mov	r2, r5
 8009810:	4b05      	ldr	r3, [pc, #20]	@ (8009828 <_svfiprintf_r+0x1f0>)
 8009812:	a904      	add	r1, sp, #16
 8009814:	4638      	mov	r0, r7
 8009816:	f000 f91b 	bl	8009a50 <_printf_i>
 800981a:	e7ed      	b.n	80097f8 <_svfiprintf_r+0x1c0>
 800981c:	08009f94 	.word	0x08009f94
 8009820:	08009f9e 	.word	0x08009f9e
 8009824:	00000000 	.word	0x00000000
 8009828:	08009581 	.word	0x08009581
 800982c:	08009f9a 	.word	0x08009f9a

08009830 <sbrk_aligned>:
 8009830:	b570      	push	{r4, r5, r6, lr}
 8009832:	4e0f      	ldr	r6, [pc, #60]	@ (8009870 <sbrk_aligned+0x40>)
 8009834:	460c      	mov	r4, r1
 8009836:	6831      	ldr	r1, [r6, #0]
 8009838:	4605      	mov	r5, r0
 800983a:	b911      	cbnz	r1, 8009842 <sbrk_aligned+0x12>
 800983c:	f000 fa7a 	bl	8009d34 <_sbrk_r>
 8009840:	6030      	str	r0, [r6, #0]
 8009842:	4621      	mov	r1, r4
 8009844:	4628      	mov	r0, r5
 8009846:	f000 fa75 	bl	8009d34 <_sbrk_r>
 800984a:	1c43      	adds	r3, r0, #1
 800984c:	d103      	bne.n	8009856 <sbrk_aligned+0x26>
 800984e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009852:	4620      	mov	r0, r4
 8009854:	bd70      	pop	{r4, r5, r6, pc}
 8009856:	1cc4      	adds	r4, r0, #3
 8009858:	f024 0403 	bic.w	r4, r4, #3
 800985c:	42a0      	cmp	r0, r4
 800985e:	d0f8      	beq.n	8009852 <sbrk_aligned+0x22>
 8009860:	1a21      	subs	r1, r4, r0
 8009862:	4628      	mov	r0, r5
 8009864:	f000 fa66 	bl	8009d34 <_sbrk_r>
 8009868:	3001      	adds	r0, #1
 800986a:	d1f2      	bne.n	8009852 <sbrk_aligned+0x22>
 800986c:	e7ef      	b.n	800984e <sbrk_aligned+0x1e>
 800986e:	bf00      	nop
 8009870:	2000073c 	.word	0x2000073c

08009874 <_malloc_r>:
 8009874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009878:	1ccd      	adds	r5, r1, #3
 800987a:	f025 0503 	bic.w	r5, r5, #3
 800987e:	3508      	adds	r5, #8
 8009880:	2d0c      	cmp	r5, #12
 8009882:	bf38      	it	cc
 8009884:	250c      	movcc	r5, #12
 8009886:	2d00      	cmp	r5, #0
 8009888:	4606      	mov	r6, r0
 800988a:	db01      	blt.n	8009890 <_malloc_r+0x1c>
 800988c:	42a9      	cmp	r1, r5
 800988e:	d904      	bls.n	800989a <_malloc_r+0x26>
 8009890:	230c      	movs	r3, #12
 8009892:	6033      	str	r3, [r6, #0]
 8009894:	2000      	movs	r0, #0
 8009896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800989a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009970 <_malloc_r+0xfc>
 800989e:	f000 f9f5 	bl	8009c8c <__malloc_lock>
 80098a2:	f8d8 3000 	ldr.w	r3, [r8]
 80098a6:	461c      	mov	r4, r3
 80098a8:	bb44      	cbnz	r4, 80098fc <_malloc_r+0x88>
 80098aa:	4629      	mov	r1, r5
 80098ac:	4630      	mov	r0, r6
 80098ae:	f7ff ffbf 	bl	8009830 <sbrk_aligned>
 80098b2:	1c43      	adds	r3, r0, #1
 80098b4:	4604      	mov	r4, r0
 80098b6:	d158      	bne.n	800996a <_malloc_r+0xf6>
 80098b8:	f8d8 4000 	ldr.w	r4, [r8]
 80098bc:	4627      	mov	r7, r4
 80098be:	2f00      	cmp	r7, #0
 80098c0:	d143      	bne.n	800994a <_malloc_r+0xd6>
 80098c2:	2c00      	cmp	r4, #0
 80098c4:	d04b      	beq.n	800995e <_malloc_r+0xea>
 80098c6:	6823      	ldr	r3, [r4, #0]
 80098c8:	4639      	mov	r1, r7
 80098ca:	4630      	mov	r0, r6
 80098cc:	eb04 0903 	add.w	r9, r4, r3
 80098d0:	f000 fa30 	bl	8009d34 <_sbrk_r>
 80098d4:	4581      	cmp	r9, r0
 80098d6:	d142      	bne.n	800995e <_malloc_r+0xea>
 80098d8:	6821      	ldr	r1, [r4, #0]
 80098da:	1a6d      	subs	r5, r5, r1
 80098dc:	4629      	mov	r1, r5
 80098de:	4630      	mov	r0, r6
 80098e0:	f7ff ffa6 	bl	8009830 <sbrk_aligned>
 80098e4:	3001      	adds	r0, #1
 80098e6:	d03a      	beq.n	800995e <_malloc_r+0xea>
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	442b      	add	r3, r5
 80098ec:	6023      	str	r3, [r4, #0]
 80098ee:	f8d8 3000 	ldr.w	r3, [r8]
 80098f2:	685a      	ldr	r2, [r3, #4]
 80098f4:	bb62      	cbnz	r2, 8009950 <_malloc_r+0xdc>
 80098f6:	f8c8 7000 	str.w	r7, [r8]
 80098fa:	e00f      	b.n	800991c <_malloc_r+0xa8>
 80098fc:	6822      	ldr	r2, [r4, #0]
 80098fe:	1b52      	subs	r2, r2, r5
 8009900:	d420      	bmi.n	8009944 <_malloc_r+0xd0>
 8009902:	2a0b      	cmp	r2, #11
 8009904:	d917      	bls.n	8009936 <_malloc_r+0xc2>
 8009906:	1961      	adds	r1, r4, r5
 8009908:	42a3      	cmp	r3, r4
 800990a:	6025      	str	r5, [r4, #0]
 800990c:	bf18      	it	ne
 800990e:	6059      	strne	r1, [r3, #4]
 8009910:	6863      	ldr	r3, [r4, #4]
 8009912:	bf08      	it	eq
 8009914:	f8c8 1000 	streq.w	r1, [r8]
 8009918:	5162      	str	r2, [r4, r5]
 800991a:	604b      	str	r3, [r1, #4]
 800991c:	4630      	mov	r0, r6
 800991e:	f000 f9bb 	bl	8009c98 <__malloc_unlock>
 8009922:	f104 000b 	add.w	r0, r4, #11
 8009926:	1d23      	adds	r3, r4, #4
 8009928:	f020 0007 	bic.w	r0, r0, #7
 800992c:	1ac2      	subs	r2, r0, r3
 800992e:	bf1c      	itt	ne
 8009930:	1a1b      	subne	r3, r3, r0
 8009932:	50a3      	strne	r3, [r4, r2]
 8009934:	e7af      	b.n	8009896 <_malloc_r+0x22>
 8009936:	6862      	ldr	r2, [r4, #4]
 8009938:	42a3      	cmp	r3, r4
 800993a:	bf0c      	ite	eq
 800993c:	f8c8 2000 	streq.w	r2, [r8]
 8009940:	605a      	strne	r2, [r3, #4]
 8009942:	e7eb      	b.n	800991c <_malloc_r+0xa8>
 8009944:	4623      	mov	r3, r4
 8009946:	6864      	ldr	r4, [r4, #4]
 8009948:	e7ae      	b.n	80098a8 <_malloc_r+0x34>
 800994a:	463c      	mov	r4, r7
 800994c:	687f      	ldr	r7, [r7, #4]
 800994e:	e7b6      	b.n	80098be <_malloc_r+0x4a>
 8009950:	461a      	mov	r2, r3
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	42a3      	cmp	r3, r4
 8009956:	d1fb      	bne.n	8009950 <_malloc_r+0xdc>
 8009958:	2300      	movs	r3, #0
 800995a:	6053      	str	r3, [r2, #4]
 800995c:	e7de      	b.n	800991c <_malloc_r+0xa8>
 800995e:	230c      	movs	r3, #12
 8009960:	6033      	str	r3, [r6, #0]
 8009962:	4630      	mov	r0, r6
 8009964:	f000 f998 	bl	8009c98 <__malloc_unlock>
 8009968:	e794      	b.n	8009894 <_malloc_r+0x20>
 800996a:	6005      	str	r5, [r0, #0]
 800996c:	e7d6      	b.n	800991c <_malloc_r+0xa8>
 800996e:	bf00      	nop
 8009970:	20000740 	.word	0x20000740

08009974 <_printf_common>:
 8009974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009978:	4616      	mov	r6, r2
 800997a:	4698      	mov	r8, r3
 800997c:	688a      	ldr	r2, [r1, #8]
 800997e:	690b      	ldr	r3, [r1, #16]
 8009980:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009984:	4293      	cmp	r3, r2
 8009986:	bfb8      	it	lt
 8009988:	4613      	movlt	r3, r2
 800998a:	6033      	str	r3, [r6, #0]
 800998c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009990:	4607      	mov	r7, r0
 8009992:	460c      	mov	r4, r1
 8009994:	b10a      	cbz	r2, 800999a <_printf_common+0x26>
 8009996:	3301      	adds	r3, #1
 8009998:	6033      	str	r3, [r6, #0]
 800999a:	6823      	ldr	r3, [r4, #0]
 800999c:	0699      	lsls	r1, r3, #26
 800999e:	bf42      	ittt	mi
 80099a0:	6833      	ldrmi	r3, [r6, #0]
 80099a2:	3302      	addmi	r3, #2
 80099a4:	6033      	strmi	r3, [r6, #0]
 80099a6:	6825      	ldr	r5, [r4, #0]
 80099a8:	f015 0506 	ands.w	r5, r5, #6
 80099ac:	d106      	bne.n	80099bc <_printf_common+0x48>
 80099ae:	f104 0a19 	add.w	sl, r4, #25
 80099b2:	68e3      	ldr	r3, [r4, #12]
 80099b4:	6832      	ldr	r2, [r6, #0]
 80099b6:	1a9b      	subs	r3, r3, r2
 80099b8:	42ab      	cmp	r3, r5
 80099ba:	dc26      	bgt.n	8009a0a <_printf_common+0x96>
 80099bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099c0:	6822      	ldr	r2, [r4, #0]
 80099c2:	3b00      	subs	r3, #0
 80099c4:	bf18      	it	ne
 80099c6:	2301      	movne	r3, #1
 80099c8:	0692      	lsls	r2, r2, #26
 80099ca:	d42b      	bmi.n	8009a24 <_printf_common+0xb0>
 80099cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099d0:	4641      	mov	r1, r8
 80099d2:	4638      	mov	r0, r7
 80099d4:	47c8      	blx	r9
 80099d6:	3001      	adds	r0, #1
 80099d8:	d01e      	beq.n	8009a18 <_printf_common+0xa4>
 80099da:	6823      	ldr	r3, [r4, #0]
 80099dc:	6922      	ldr	r2, [r4, #16]
 80099de:	f003 0306 	and.w	r3, r3, #6
 80099e2:	2b04      	cmp	r3, #4
 80099e4:	bf02      	ittt	eq
 80099e6:	68e5      	ldreq	r5, [r4, #12]
 80099e8:	6833      	ldreq	r3, [r6, #0]
 80099ea:	1aed      	subeq	r5, r5, r3
 80099ec:	68a3      	ldr	r3, [r4, #8]
 80099ee:	bf0c      	ite	eq
 80099f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099f4:	2500      	movne	r5, #0
 80099f6:	4293      	cmp	r3, r2
 80099f8:	bfc4      	itt	gt
 80099fa:	1a9b      	subgt	r3, r3, r2
 80099fc:	18ed      	addgt	r5, r5, r3
 80099fe:	2600      	movs	r6, #0
 8009a00:	341a      	adds	r4, #26
 8009a02:	42b5      	cmp	r5, r6
 8009a04:	d11a      	bne.n	8009a3c <_printf_common+0xc8>
 8009a06:	2000      	movs	r0, #0
 8009a08:	e008      	b.n	8009a1c <_printf_common+0xa8>
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	4652      	mov	r2, sl
 8009a0e:	4641      	mov	r1, r8
 8009a10:	4638      	mov	r0, r7
 8009a12:	47c8      	blx	r9
 8009a14:	3001      	adds	r0, #1
 8009a16:	d103      	bne.n	8009a20 <_printf_common+0xac>
 8009a18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a20:	3501      	adds	r5, #1
 8009a22:	e7c6      	b.n	80099b2 <_printf_common+0x3e>
 8009a24:	18e1      	adds	r1, r4, r3
 8009a26:	1c5a      	adds	r2, r3, #1
 8009a28:	2030      	movs	r0, #48	@ 0x30
 8009a2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a2e:	4422      	add	r2, r4
 8009a30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a38:	3302      	adds	r3, #2
 8009a3a:	e7c7      	b.n	80099cc <_printf_common+0x58>
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	4622      	mov	r2, r4
 8009a40:	4641      	mov	r1, r8
 8009a42:	4638      	mov	r0, r7
 8009a44:	47c8      	blx	r9
 8009a46:	3001      	adds	r0, #1
 8009a48:	d0e6      	beq.n	8009a18 <_printf_common+0xa4>
 8009a4a:	3601      	adds	r6, #1
 8009a4c:	e7d9      	b.n	8009a02 <_printf_common+0x8e>
	...

08009a50 <_printf_i>:
 8009a50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a54:	7e0f      	ldrb	r7, [r1, #24]
 8009a56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a58:	2f78      	cmp	r7, #120	@ 0x78
 8009a5a:	4691      	mov	r9, r2
 8009a5c:	4680      	mov	r8, r0
 8009a5e:	460c      	mov	r4, r1
 8009a60:	469a      	mov	sl, r3
 8009a62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a66:	d807      	bhi.n	8009a78 <_printf_i+0x28>
 8009a68:	2f62      	cmp	r7, #98	@ 0x62
 8009a6a:	d80a      	bhi.n	8009a82 <_printf_i+0x32>
 8009a6c:	2f00      	cmp	r7, #0
 8009a6e:	f000 80d1 	beq.w	8009c14 <_printf_i+0x1c4>
 8009a72:	2f58      	cmp	r7, #88	@ 0x58
 8009a74:	f000 80b8 	beq.w	8009be8 <_printf_i+0x198>
 8009a78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a80:	e03a      	b.n	8009af8 <_printf_i+0xa8>
 8009a82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a86:	2b15      	cmp	r3, #21
 8009a88:	d8f6      	bhi.n	8009a78 <_printf_i+0x28>
 8009a8a:	a101      	add	r1, pc, #4	@ (adr r1, 8009a90 <_printf_i+0x40>)
 8009a8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a90:	08009ae9 	.word	0x08009ae9
 8009a94:	08009afd 	.word	0x08009afd
 8009a98:	08009a79 	.word	0x08009a79
 8009a9c:	08009a79 	.word	0x08009a79
 8009aa0:	08009a79 	.word	0x08009a79
 8009aa4:	08009a79 	.word	0x08009a79
 8009aa8:	08009afd 	.word	0x08009afd
 8009aac:	08009a79 	.word	0x08009a79
 8009ab0:	08009a79 	.word	0x08009a79
 8009ab4:	08009a79 	.word	0x08009a79
 8009ab8:	08009a79 	.word	0x08009a79
 8009abc:	08009bfb 	.word	0x08009bfb
 8009ac0:	08009b27 	.word	0x08009b27
 8009ac4:	08009bb5 	.word	0x08009bb5
 8009ac8:	08009a79 	.word	0x08009a79
 8009acc:	08009a79 	.word	0x08009a79
 8009ad0:	08009c1d 	.word	0x08009c1d
 8009ad4:	08009a79 	.word	0x08009a79
 8009ad8:	08009b27 	.word	0x08009b27
 8009adc:	08009a79 	.word	0x08009a79
 8009ae0:	08009a79 	.word	0x08009a79
 8009ae4:	08009bbd 	.word	0x08009bbd
 8009ae8:	6833      	ldr	r3, [r6, #0]
 8009aea:	1d1a      	adds	r2, r3, #4
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	6032      	str	r2, [r6, #0]
 8009af0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009af4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009af8:	2301      	movs	r3, #1
 8009afa:	e09c      	b.n	8009c36 <_printf_i+0x1e6>
 8009afc:	6833      	ldr	r3, [r6, #0]
 8009afe:	6820      	ldr	r0, [r4, #0]
 8009b00:	1d19      	adds	r1, r3, #4
 8009b02:	6031      	str	r1, [r6, #0]
 8009b04:	0606      	lsls	r6, r0, #24
 8009b06:	d501      	bpl.n	8009b0c <_printf_i+0xbc>
 8009b08:	681d      	ldr	r5, [r3, #0]
 8009b0a:	e003      	b.n	8009b14 <_printf_i+0xc4>
 8009b0c:	0645      	lsls	r5, r0, #25
 8009b0e:	d5fb      	bpl.n	8009b08 <_printf_i+0xb8>
 8009b10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b14:	2d00      	cmp	r5, #0
 8009b16:	da03      	bge.n	8009b20 <_printf_i+0xd0>
 8009b18:	232d      	movs	r3, #45	@ 0x2d
 8009b1a:	426d      	negs	r5, r5
 8009b1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b20:	4858      	ldr	r0, [pc, #352]	@ (8009c84 <_printf_i+0x234>)
 8009b22:	230a      	movs	r3, #10
 8009b24:	e011      	b.n	8009b4a <_printf_i+0xfa>
 8009b26:	6821      	ldr	r1, [r4, #0]
 8009b28:	6833      	ldr	r3, [r6, #0]
 8009b2a:	0608      	lsls	r0, r1, #24
 8009b2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b30:	d402      	bmi.n	8009b38 <_printf_i+0xe8>
 8009b32:	0649      	lsls	r1, r1, #25
 8009b34:	bf48      	it	mi
 8009b36:	b2ad      	uxthmi	r5, r5
 8009b38:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b3a:	4852      	ldr	r0, [pc, #328]	@ (8009c84 <_printf_i+0x234>)
 8009b3c:	6033      	str	r3, [r6, #0]
 8009b3e:	bf14      	ite	ne
 8009b40:	230a      	movne	r3, #10
 8009b42:	2308      	moveq	r3, #8
 8009b44:	2100      	movs	r1, #0
 8009b46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b4a:	6866      	ldr	r6, [r4, #4]
 8009b4c:	60a6      	str	r6, [r4, #8]
 8009b4e:	2e00      	cmp	r6, #0
 8009b50:	db05      	blt.n	8009b5e <_printf_i+0x10e>
 8009b52:	6821      	ldr	r1, [r4, #0]
 8009b54:	432e      	orrs	r6, r5
 8009b56:	f021 0104 	bic.w	r1, r1, #4
 8009b5a:	6021      	str	r1, [r4, #0]
 8009b5c:	d04b      	beq.n	8009bf6 <_printf_i+0x1a6>
 8009b5e:	4616      	mov	r6, r2
 8009b60:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b64:	fb03 5711 	mls	r7, r3, r1, r5
 8009b68:	5dc7      	ldrb	r7, [r0, r7]
 8009b6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b6e:	462f      	mov	r7, r5
 8009b70:	42bb      	cmp	r3, r7
 8009b72:	460d      	mov	r5, r1
 8009b74:	d9f4      	bls.n	8009b60 <_printf_i+0x110>
 8009b76:	2b08      	cmp	r3, #8
 8009b78:	d10b      	bne.n	8009b92 <_printf_i+0x142>
 8009b7a:	6823      	ldr	r3, [r4, #0]
 8009b7c:	07df      	lsls	r7, r3, #31
 8009b7e:	d508      	bpl.n	8009b92 <_printf_i+0x142>
 8009b80:	6923      	ldr	r3, [r4, #16]
 8009b82:	6861      	ldr	r1, [r4, #4]
 8009b84:	4299      	cmp	r1, r3
 8009b86:	bfde      	ittt	le
 8009b88:	2330      	movle	r3, #48	@ 0x30
 8009b8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b8e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009b92:	1b92      	subs	r2, r2, r6
 8009b94:	6122      	str	r2, [r4, #16]
 8009b96:	f8cd a000 	str.w	sl, [sp]
 8009b9a:	464b      	mov	r3, r9
 8009b9c:	aa03      	add	r2, sp, #12
 8009b9e:	4621      	mov	r1, r4
 8009ba0:	4640      	mov	r0, r8
 8009ba2:	f7ff fee7 	bl	8009974 <_printf_common>
 8009ba6:	3001      	adds	r0, #1
 8009ba8:	d14a      	bne.n	8009c40 <_printf_i+0x1f0>
 8009baa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bae:	b004      	add	sp, #16
 8009bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bb4:	6823      	ldr	r3, [r4, #0]
 8009bb6:	f043 0320 	orr.w	r3, r3, #32
 8009bba:	6023      	str	r3, [r4, #0]
 8009bbc:	4832      	ldr	r0, [pc, #200]	@ (8009c88 <_printf_i+0x238>)
 8009bbe:	2778      	movs	r7, #120	@ 0x78
 8009bc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009bc4:	6823      	ldr	r3, [r4, #0]
 8009bc6:	6831      	ldr	r1, [r6, #0]
 8009bc8:	061f      	lsls	r7, r3, #24
 8009bca:	f851 5b04 	ldr.w	r5, [r1], #4
 8009bce:	d402      	bmi.n	8009bd6 <_printf_i+0x186>
 8009bd0:	065f      	lsls	r7, r3, #25
 8009bd2:	bf48      	it	mi
 8009bd4:	b2ad      	uxthmi	r5, r5
 8009bd6:	6031      	str	r1, [r6, #0]
 8009bd8:	07d9      	lsls	r1, r3, #31
 8009bda:	bf44      	itt	mi
 8009bdc:	f043 0320 	orrmi.w	r3, r3, #32
 8009be0:	6023      	strmi	r3, [r4, #0]
 8009be2:	b11d      	cbz	r5, 8009bec <_printf_i+0x19c>
 8009be4:	2310      	movs	r3, #16
 8009be6:	e7ad      	b.n	8009b44 <_printf_i+0xf4>
 8009be8:	4826      	ldr	r0, [pc, #152]	@ (8009c84 <_printf_i+0x234>)
 8009bea:	e7e9      	b.n	8009bc0 <_printf_i+0x170>
 8009bec:	6823      	ldr	r3, [r4, #0]
 8009bee:	f023 0320 	bic.w	r3, r3, #32
 8009bf2:	6023      	str	r3, [r4, #0]
 8009bf4:	e7f6      	b.n	8009be4 <_printf_i+0x194>
 8009bf6:	4616      	mov	r6, r2
 8009bf8:	e7bd      	b.n	8009b76 <_printf_i+0x126>
 8009bfa:	6833      	ldr	r3, [r6, #0]
 8009bfc:	6825      	ldr	r5, [r4, #0]
 8009bfe:	6961      	ldr	r1, [r4, #20]
 8009c00:	1d18      	adds	r0, r3, #4
 8009c02:	6030      	str	r0, [r6, #0]
 8009c04:	062e      	lsls	r6, r5, #24
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	d501      	bpl.n	8009c0e <_printf_i+0x1be>
 8009c0a:	6019      	str	r1, [r3, #0]
 8009c0c:	e002      	b.n	8009c14 <_printf_i+0x1c4>
 8009c0e:	0668      	lsls	r0, r5, #25
 8009c10:	d5fb      	bpl.n	8009c0a <_printf_i+0x1ba>
 8009c12:	8019      	strh	r1, [r3, #0]
 8009c14:	2300      	movs	r3, #0
 8009c16:	6123      	str	r3, [r4, #16]
 8009c18:	4616      	mov	r6, r2
 8009c1a:	e7bc      	b.n	8009b96 <_printf_i+0x146>
 8009c1c:	6833      	ldr	r3, [r6, #0]
 8009c1e:	1d1a      	adds	r2, r3, #4
 8009c20:	6032      	str	r2, [r6, #0]
 8009c22:	681e      	ldr	r6, [r3, #0]
 8009c24:	6862      	ldr	r2, [r4, #4]
 8009c26:	2100      	movs	r1, #0
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f7f6 fad9 	bl	80001e0 <memchr>
 8009c2e:	b108      	cbz	r0, 8009c34 <_printf_i+0x1e4>
 8009c30:	1b80      	subs	r0, r0, r6
 8009c32:	6060      	str	r0, [r4, #4]
 8009c34:	6863      	ldr	r3, [r4, #4]
 8009c36:	6123      	str	r3, [r4, #16]
 8009c38:	2300      	movs	r3, #0
 8009c3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c3e:	e7aa      	b.n	8009b96 <_printf_i+0x146>
 8009c40:	6923      	ldr	r3, [r4, #16]
 8009c42:	4632      	mov	r2, r6
 8009c44:	4649      	mov	r1, r9
 8009c46:	4640      	mov	r0, r8
 8009c48:	47d0      	blx	sl
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	d0ad      	beq.n	8009baa <_printf_i+0x15a>
 8009c4e:	6823      	ldr	r3, [r4, #0]
 8009c50:	079b      	lsls	r3, r3, #30
 8009c52:	d413      	bmi.n	8009c7c <_printf_i+0x22c>
 8009c54:	68e0      	ldr	r0, [r4, #12]
 8009c56:	9b03      	ldr	r3, [sp, #12]
 8009c58:	4298      	cmp	r0, r3
 8009c5a:	bfb8      	it	lt
 8009c5c:	4618      	movlt	r0, r3
 8009c5e:	e7a6      	b.n	8009bae <_printf_i+0x15e>
 8009c60:	2301      	movs	r3, #1
 8009c62:	4632      	mov	r2, r6
 8009c64:	4649      	mov	r1, r9
 8009c66:	4640      	mov	r0, r8
 8009c68:	47d0      	blx	sl
 8009c6a:	3001      	adds	r0, #1
 8009c6c:	d09d      	beq.n	8009baa <_printf_i+0x15a>
 8009c6e:	3501      	adds	r5, #1
 8009c70:	68e3      	ldr	r3, [r4, #12]
 8009c72:	9903      	ldr	r1, [sp, #12]
 8009c74:	1a5b      	subs	r3, r3, r1
 8009c76:	42ab      	cmp	r3, r5
 8009c78:	dcf2      	bgt.n	8009c60 <_printf_i+0x210>
 8009c7a:	e7eb      	b.n	8009c54 <_printf_i+0x204>
 8009c7c:	2500      	movs	r5, #0
 8009c7e:	f104 0619 	add.w	r6, r4, #25
 8009c82:	e7f5      	b.n	8009c70 <_printf_i+0x220>
 8009c84:	08009fa5 	.word	0x08009fa5
 8009c88:	08009fb6 	.word	0x08009fb6

08009c8c <__malloc_lock>:
 8009c8c:	4801      	ldr	r0, [pc, #4]	@ (8009c94 <__malloc_lock+0x8>)
 8009c8e:	f7ff bc75 	b.w	800957c <__retarget_lock_acquire_recursive>
 8009c92:	bf00      	nop
 8009c94:	20000738 	.word	0x20000738

08009c98 <__malloc_unlock>:
 8009c98:	4801      	ldr	r0, [pc, #4]	@ (8009ca0 <__malloc_unlock+0x8>)
 8009c9a:	f7ff bc70 	b.w	800957e <__retarget_lock_release_recursive>
 8009c9e:	bf00      	nop
 8009ca0:	20000738 	.word	0x20000738

08009ca4 <_realloc_r>:
 8009ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca8:	4607      	mov	r7, r0
 8009caa:	4614      	mov	r4, r2
 8009cac:	460d      	mov	r5, r1
 8009cae:	b921      	cbnz	r1, 8009cba <_realloc_r+0x16>
 8009cb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cb4:	4611      	mov	r1, r2
 8009cb6:	f7ff bddd 	b.w	8009874 <_malloc_r>
 8009cba:	b92a      	cbnz	r2, 8009cc8 <_realloc_r+0x24>
 8009cbc:	f000 f858 	bl	8009d70 <_free_r>
 8009cc0:	4625      	mov	r5, r4
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cc8:	f000 f89c 	bl	8009e04 <_malloc_usable_size_r>
 8009ccc:	4284      	cmp	r4, r0
 8009cce:	4606      	mov	r6, r0
 8009cd0:	d802      	bhi.n	8009cd8 <_realloc_r+0x34>
 8009cd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009cd6:	d8f4      	bhi.n	8009cc2 <_realloc_r+0x1e>
 8009cd8:	4621      	mov	r1, r4
 8009cda:	4638      	mov	r0, r7
 8009cdc:	f7ff fdca 	bl	8009874 <_malloc_r>
 8009ce0:	4680      	mov	r8, r0
 8009ce2:	b908      	cbnz	r0, 8009ce8 <_realloc_r+0x44>
 8009ce4:	4645      	mov	r5, r8
 8009ce6:	e7ec      	b.n	8009cc2 <_realloc_r+0x1e>
 8009ce8:	42b4      	cmp	r4, r6
 8009cea:	4622      	mov	r2, r4
 8009cec:	4629      	mov	r1, r5
 8009cee:	bf28      	it	cs
 8009cf0:	4632      	movcs	r2, r6
 8009cf2:	f000 f82f 	bl	8009d54 <memcpy>
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	4638      	mov	r0, r7
 8009cfa:	f000 f839 	bl	8009d70 <_free_r>
 8009cfe:	e7f1      	b.n	8009ce4 <_realloc_r+0x40>

08009d00 <memmove>:
 8009d00:	4288      	cmp	r0, r1
 8009d02:	b510      	push	{r4, lr}
 8009d04:	eb01 0402 	add.w	r4, r1, r2
 8009d08:	d902      	bls.n	8009d10 <memmove+0x10>
 8009d0a:	4284      	cmp	r4, r0
 8009d0c:	4623      	mov	r3, r4
 8009d0e:	d807      	bhi.n	8009d20 <memmove+0x20>
 8009d10:	1e43      	subs	r3, r0, #1
 8009d12:	42a1      	cmp	r1, r4
 8009d14:	d008      	beq.n	8009d28 <memmove+0x28>
 8009d16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d1e:	e7f8      	b.n	8009d12 <memmove+0x12>
 8009d20:	4402      	add	r2, r0
 8009d22:	4601      	mov	r1, r0
 8009d24:	428a      	cmp	r2, r1
 8009d26:	d100      	bne.n	8009d2a <memmove+0x2a>
 8009d28:	bd10      	pop	{r4, pc}
 8009d2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d32:	e7f7      	b.n	8009d24 <memmove+0x24>

08009d34 <_sbrk_r>:
 8009d34:	b538      	push	{r3, r4, r5, lr}
 8009d36:	4d06      	ldr	r5, [pc, #24]	@ (8009d50 <_sbrk_r+0x1c>)
 8009d38:	2300      	movs	r3, #0
 8009d3a:	4604      	mov	r4, r0
 8009d3c:	4608      	mov	r0, r1
 8009d3e:	602b      	str	r3, [r5, #0]
 8009d40:	f7f6 ff58 	bl	8000bf4 <_sbrk>
 8009d44:	1c43      	adds	r3, r0, #1
 8009d46:	d102      	bne.n	8009d4e <_sbrk_r+0x1a>
 8009d48:	682b      	ldr	r3, [r5, #0]
 8009d4a:	b103      	cbz	r3, 8009d4e <_sbrk_r+0x1a>
 8009d4c:	6023      	str	r3, [r4, #0]
 8009d4e:	bd38      	pop	{r3, r4, r5, pc}
 8009d50:	20000744 	.word	0x20000744

08009d54 <memcpy>:
 8009d54:	440a      	add	r2, r1
 8009d56:	4291      	cmp	r1, r2
 8009d58:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009d5c:	d100      	bne.n	8009d60 <memcpy+0xc>
 8009d5e:	4770      	bx	lr
 8009d60:	b510      	push	{r4, lr}
 8009d62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d6a:	4291      	cmp	r1, r2
 8009d6c:	d1f9      	bne.n	8009d62 <memcpy+0xe>
 8009d6e:	bd10      	pop	{r4, pc}

08009d70 <_free_r>:
 8009d70:	b538      	push	{r3, r4, r5, lr}
 8009d72:	4605      	mov	r5, r0
 8009d74:	2900      	cmp	r1, #0
 8009d76:	d041      	beq.n	8009dfc <_free_r+0x8c>
 8009d78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d7c:	1f0c      	subs	r4, r1, #4
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	bfb8      	it	lt
 8009d82:	18e4      	addlt	r4, r4, r3
 8009d84:	f7ff ff82 	bl	8009c8c <__malloc_lock>
 8009d88:	4a1d      	ldr	r2, [pc, #116]	@ (8009e00 <_free_r+0x90>)
 8009d8a:	6813      	ldr	r3, [r2, #0]
 8009d8c:	b933      	cbnz	r3, 8009d9c <_free_r+0x2c>
 8009d8e:	6063      	str	r3, [r4, #4]
 8009d90:	6014      	str	r4, [r2, #0]
 8009d92:	4628      	mov	r0, r5
 8009d94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d98:	f7ff bf7e 	b.w	8009c98 <__malloc_unlock>
 8009d9c:	42a3      	cmp	r3, r4
 8009d9e:	d908      	bls.n	8009db2 <_free_r+0x42>
 8009da0:	6820      	ldr	r0, [r4, #0]
 8009da2:	1821      	adds	r1, r4, r0
 8009da4:	428b      	cmp	r3, r1
 8009da6:	bf01      	itttt	eq
 8009da8:	6819      	ldreq	r1, [r3, #0]
 8009daa:	685b      	ldreq	r3, [r3, #4]
 8009dac:	1809      	addeq	r1, r1, r0
 8009dae:	6021      	streq	r1, [r4, #0]
 8009db0:	e7ed      	b.n	8009d8e <_free_r+0x1e>
 8009db2:	461a      	mov	r2, r3
 8009db4:	685b      	ldr	r3, [r3, #4]
 8009db6:	b10b      	cbz	r3, 8009dbc <_free_r+0x4c>
 8009db8:	42a3      	cmp	r3, r4
 8009dba:	d9fa      	bls.n	8009db2 <_free_r+0x42>
 8009dbc:	6811      	ldr	r1, [r2, #0]
 8009dbe:	1850      	adds	r0, r2, r1
 8009dc0:	42a0      	cmp	r0, r4
 8009dc2:	d10b      	bne.n	8009ddc <_free_r+0x6c>
 8009dc4:	6820      	ldr	r0, [r4, #0]
 8009dc6:	4401      	add	r1, r0
 8009dc8:	1850      	adds	r0, r2, r1
 8009dca:	4283      	cmp	r3, r0
 8009dcc:	6011      	str	r1, [r2, #0]
 8009dce:	d1e0      	bne.n	8009d92 <_free_r+0x22>
 8009dd0:	6818      	ldr	r0, [r3, #0]
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	6053      	str	r3, [r2, #4]
 8009dd6:	4408      	add	r0, r1
 8009dd8:	6010      	str	r0, [r2, #0]
 8009dda:	e7da      	b.n	8009d92 <_free_r+0x22>
 8009ddc:	d902      	bls.n	8009de4 <_free_r+0x74>
 8009dde:	230c      	movs	r3, #12
 8009de0:	602b      	str	r3, [r5, #0]
 8009de2:	e7d6      	b.n	8009d92 <_free_r+0x22>
 8009de4:	6820      	ldr	r0, [r4, #0]
 8009de6:	1821      	adds	r1, r4, r0
 8009de8:	428b      	cmp	r3, r1
 8009dea:	bf04      	itt	eq
 8009dec:	6819      	ldreq	r1, [r3, #0]
 8009dee:	685b      	ldreq	r3, [r3, #4]
 8009df0:	6063      	str	r3, [r4, #4]
 8009df2:	bf04      	itt	eq
 8009df4:	1809      	addeq	r1, r1, r0
 8009df6:	6021      	streq	r1, [r4, #0]
 8009df8:	6054      	str	r4, [r2, #4]
 8009dfa:	e7ca      	b.n	8009d92 <_free_r+0x22>
 8009dfc:	bd38      	pop	{r3, r4, r5, pc}
 8009dfe:	bf00      	nop
 8009e00:	20000740 	.word	0x20000740

08009e04 <_malloc_usable_size_r>:
 8009e04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e08:	1f18      	subs	r0, r3, #4
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	bfbc      	itt	lt
 8009e0e:	580b      	ldrlt	r3, [r1, r0]
 8009e10:	18c0      	addlt	r0, r0, r3
 8009e12:	4770      	bx	lr

08009e14 <sqrtf>:
 8009e14:	b508      	push	{r3, lr}
 8009e16:	ed2d 8b02 	vpush	{d8}
 8009e1a:	eeb0 8a40 	vmov.f32	s16, s0
 8009e1e:	f000 f817 	bl	8009e50 <__ieee754_sqrtf>
 8009e22:	eeb4 8a48 	vcmp.f32	s16, s16
 8009e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e2a:	d60c      	bvs.n	8009e46 <sqrtf+0x32>
 8009e2c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009e4c <sqrtf+0x38>
 8009e30:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e38:	d505      	bpl.n	8009e46 <sqrtf+0x32>
 8009e3a:	f7ff fb75 	bl	8009528 <__errno>
 8009e3e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009e42:	2321      	movs	r3, #33	@ 0x21
 8009e44:	6003      	str	r3, [r0, #0]
 8009e46:	ecbd 8b02 	vpop	{d8}
 8009e4a:	bd08      	pop	{r3, pc}
 8009e4c:	00000000 	.word	0x00000000

08009e50 <__ieee754_sqrtf>:
 8009e50:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009e54:	4770      	bx	lr
	...

08009e58 <_init>:
 8009e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e5a:	bf00      	nop
 8009e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e5e:	bc08      	pop	{r3}
 8009e60:	469e      	mov	lr, r3
 8009e62:	4770      	bx	lr

08009e64 <_fini>:
 8009e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e66:	bf00      	nop
 8009e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e6a:	bc08      	pop	{r3}
 8009e6c:	469e      	mov	lr, r3
 8009e6e:	4770      	bx	lr
