# Created from RP2350.svd (Rev 0.1)

name: SYSINFO
registers:
  - name: CHIP_ID
    addressOffset: 0
    description: JEDEC JEP-106 compliant chip identifier.
    resetValue: 1
    fields:
      - name: STOP_BIT
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: MANUFACTURER
        access: read-only
        bitOffset: 1
        bitWidth: 11
      - name: PART
        access: read-only
        bitOffset: 12
        bitWidth: 16
      - name: REVISION
        access: read-only
        bitOffset: 28
        bitWidth: 4
  - name: PACKAGE_SEL
    addressOffset: 4
    resetValue: 0
    fields:
      - name: PACKAGE_SEL
        access: read-only
        bitOffset: 0
        bitWidth: 1
  - name: PLATFORM
    addressOffset: 8
    description: Platform register. Allows software to know what environment it 
      is running in during pre-production development. Post-production, the 
      PLATFORM is always ASIC, non-SIM.
    resetValue: 0
    fields:
      - name: FPGA
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: ASIC
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: HDLSIM
        access: read-only
        bitOffset: 2
        bitWidth: 1
      - name: BATCHSIM
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: GATESIM
        access: read-only
        bitOffset: 4
        bitWidth: 1
  - name: GITREF_RP2350
    addressOffset: 20
    description: Git hash of the chip source. Used to identify chip version.
    resetMask: 0
    fields:
      - name: GITREF_RP2350
        access: read-only
        bitOffset: 0
        bitWidth: 32
addressBlocks:
  - offset: 0
    size: 24
    usage: registers
