<profile>

<section name = "Vivado HLS Report for 'fc_layer'" level="0">
<item name = "Date">Sun Mar 31 16:55:32 2019
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">fc_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.50</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, ?, no</column>
<column name="  ++ Loop 1.1.1">?, ?, 18 ~ 53, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 1607, 750</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 9, 1719, 1470</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 682</column>
<column name="Register">-, -, 1400, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fc_layer_CTRL_BUS_s_axi_U">fc_layer_CTRL_BUS_s_axi, 0, 0, 264, 424</column>
<column name="fc_layer_fadd_32nbkb_U0">fc_layer_fadd_32nbkb, 0, 2, 422, 243</column>
<column name="fc_layer_fcmp_32ndEe_U2">fc_layer_fcmp_32ndEe, 0, 0, 75, 66</column>
<column name="fc_layer_fmul_32ncud_U1">fc_layer_fmul_32ncud, 0, 3, 199, 138</column>
<column name="fc_layer_mem_m_axi_U">fc_layer_mem_m_axi, 2, 0, 512, 580</column>
<column name="fc_layer_mul_32s_eOg_U3">fc_layer_mul_32s_eOg, 0, 4, 247, 19</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="b_1_fu_312_p2">+, 0, 98, 36, 31, 1</column>
<column name="grp_fu_236_p2">+, 0, 101, 37, 32, 32</column>
<column name="i_1_fu_367_p2">+, 0, 98, 36, 31, 1</column>
<column name="next_mul2_fu_298_p2">+, 0, 101, 37, 32, 32</column>
<column name="next_mul4_fu_293_p2">+, 0, 101, 37, 32, 32</column>
<column name="next_mul_fu_323_p2">+, 0, 101, 37, 32, 32</column>
<column name="o_1_fu_337_p2">+, 0, 98, 36, 31, 1</column>
<column name="tmp1_fu_343_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp2_fu_288_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp3_fu_379_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp4_fu_373_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp5_fu_431_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_10_fu_383_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_16_fu_435_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_6_fu_318_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_9_fu_348_p2">+, 0, 101, 37, 32, 32</column>
<column name="ap_block_state82">and, 0, 0, 2, 1, 1</column>
<column name="tmp_15_fu_426_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_25_fu_479_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_30_fu_518_p2">and, 0, 0, 2, 1, 1</column>
<column name="notlhs1_fu_463_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notlhs8_fu_410_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notlhs_fu_502_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notrhs1_fu_469_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="notrhs9_fu_416_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="notrhs_fu_508_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="tmp_1_fu_277_p2">icmp, 0, 0, 16, 32, 1</column>
<column name="tmp_3_fu_307_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_5_fu_362_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_7_fu_332_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_13_fu_422_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_19_fu_475_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_28_fu_514_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_22_fu_523_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">457, 90, 1, 90</column>
<column name="ap_sig_ioackin_mem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_WREADY">9, 2, 1, 2</column>
<column name="b_reg_127">9, 2, 31, 62</column>
<column name="grp_fu_230_opcode">15, 3, 5, 15</column>
<column name="grp_fu_230_p0">21, 4, 32, 128</column>
<column name="i_reg_195">9, 2, 31, 62</column>
<column name="mem_ARADDR">21, 4, 32, 128</column>
<column name="mem_WDATA">15, 3, 32, 96</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="mem_blk_n_W">9, 2, 1, 2</column>
<column name="o_reg_161">9, 2, 31, 62</column>
<column name="phi_mul1_reg_138">9, 2, 32, 64</column>
<column name="phi_mul3_reg_150">9, 2, 32, 64</column>
<column name="phi_mul_reg_172">9, 2, 32, 64</column>
<column name="tmp_8_be_phi_fu_210_p6">9, 2, 32, 64</column>
<column name="tmp_8_be_reg_206">9, 2, 32, 64</column>
<column name="tmp_8_reg_184">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">89, 0, 89, 0</column>
<column name="ap_reg_ioackin_mem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_WREADY">1, 0, 1, 0</column>
<column name="b_1_reg_606">31, 0, 31, 0</column>
<column name="b_reg_127">31, 0, 31, 0</column>
<column name="batch_size_read_reg_552">32, 0, 32, 0</column>
<column name="enable_relu_read_reg_531">32, 0, 32, 0</column>
<column name="i_1_reg_663">31, 0, 31, 0</column>
<column name="i_cast_reg_655">31, 0, 32, 1</column>
<column name="i_reg_195">31, 0, 31, 0</column>
<column name="input_element_reg_689">32, 0, 32, 0</column>
<column name="next_mul2_reg_598">32, 0, 32, 0</column>
<column name="next_mul4_reg_593">32, 0, 32, 0</column>
<column name="next_mul_reg_616">32, 0, 32, 0</column>
<column name="notlhs1_reg_738">1, 0, 1, 0</column>
<column name="notlhs8_reg_696">1, 0, 1, 0</column>
<column name="notlhs_reg_767">1, 0, 1, 0</column>
<column name="notrhs1_reg_743">1, 0, 1, 0</column>
<column name="notrhs9_reg_701">1, 0, 1, 0</column>
<column name="notrhs_reg_772">1, 0, 1, 0</column>
<column name="num_inputs_read_reg_544">32, 0, 32, 0</column>
<column name="num_outputs_read_reg_536">32, 0, 32, 0</column>
<column name="num_weights_reg_571">32, 0, 32, 0</column>
<column name="o_1_reg_629">31, 0, 31, 0</column>
<column name="o_cast_reg_621">31, 0, 32, 1</column>
<column name="o_reg_161">31, 0, 31, 0</column>
<column name="output_element_1_reg_762">32, 0, 32, 0</column>
<column name="output_element_reg_650">32, 0, 32, 0</column>
<column name="phi_mul1_reg_138">32, 0, 32, 0</column>
<column name="phi_mul3_reg_150">32, 0, 32, 0</column>
<column name="phi_mul_reg_172">32, 0, 32, 0</column>
<column name="reg_240">32, 0, 32, 0</column>
<column name="tmp1_reg_634">32, 0, 32, 0</column>
<column name="tmp2_reg_588">32, 0, 32, 0</column>
<column name="tmp3_reg_673">32, 0, 32, 0</column>
<column name="tmp4_reg_668">32, 0, 32, 0</column>
<column name="tmp5_reg_715">32, 0, 32, 0</column>
<column name="tmp_10_reg_678">32, 0, 32, 0</column>
<column name="tmp_14_reg_706">1, 0, 1, 0</column>
<column name="tmp_15_reg_711">1, 0, 1, 0</column>
<column name="tmp_16_reg_720">32, 0, 32, 0</column>
<column name="tmp_1_reg_567">1, 0, 1, 0</column>
<column name="tmp_21_reg_748">1, 0, 1, 0</column>
<column name="tmp_22_reg_782">32, 0, 32, 0</column>
<column name="tmp_24_reg_757">32, 0, 32, 0</column>
<column name="tmp_25_reg_753">1, 0, 1, 0</column>
<column name="tmp_29_reg_777">1, 0, 1, 0</column>
<column name="tmp_2_reg_562">30, 0, 30, 0</column>
<column name="tmp_4_reg_583">30, 0, 32, 2</column>
<column name="tmp_6_reg_611">32, 0, 32, 0</column>
<column name="tmp_8_be_reg_206">32, 0, 32, 0</column>
<column name="tmp_8_reg_184">32, 0, 32, 0</column>
<column name="tmp_9_reg_639">32, 0, 32, 0</column>
<column name="tmp_reg_557">30, 0, 30, 0</column>
<column name="tmp_s_reg_577">30, 0, 32, 2</column>
<column name="weight_element_reg_731">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'mem_addr', ../fc_test/fc_layer.cpp:31">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'output_element_req', ../fc_test/fc_layer.cpp:31">readreq, 3.50, 3.50, -, -, -, m_axi, request, &apos;mem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
