Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 18 16:43:25 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file d_latch_timing_summary_routed.rpt -pb d_latch_timing_summary_routed.pb -rpx d_latch_timing_summary_routed.rpx -warn_on_violation
| Design       : d_latch
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg/G
                            (positive level-sensitive latch)
  Destination:            qb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 2.821ns (62.337%)  route 1.705ns (37.663%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           LDCE                         0.000     0.000 r  q_reg/G
    SLICE_X0Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  q_reg/Q
                         net (fo=2, routed)           0.462     0.811    q_OBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.053     0.864 r  qb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.242     2.107    qb_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.419     4.526 r  qb_OBUF_inst/O
                         net (fo=0)                   0.000     4.526    qb
    T17                                                               r  qb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/G
                            (positive level-sensitive latch)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 2.795ns (68.987%)  route 1.257ns (31.013%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           LDCE                         0.000     0.000 r  q_reg/G
    SLICE_X0Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  q_reg/Q
                         net (fo=2, routed)           1.257     1.606    q_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     4.052 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     4.052    q
    R18                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d
                            (input port)
  Destination:            q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.585ns  (logic 0.802ns (50.575%)  route 0.783ns (49.425%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  d_IBUF_inst/O
                         net (fo=1, routed)           0.783     1.585    d_IBUF
    SLICE_X0Y1           LDCE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.575ns  (logic 0.819ns (51.981%)  route 0.756ns (48.019%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.756     1.575    rst_IBUF
    SLICE_X0Y1           LDCE                                         f  q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.083ns (21.011%)  route 0.311ns (78.989%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.394    rst_IBUF
    SLICE_X0Y1           LDCE                                         f  q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d
                            (input port)
  Destination:            q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.066ns (15.357%)  route 0.363ns (84.643%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  d_IBUF_inst/O
                         net (fo=1, routed)           0.363     0.429    d_IBUF
    SLICE_X0Y1           LDCE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/G
                            (positive level-sensitive latch)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.403ns (81.359%)  route 0.322ns (18.641%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           LDCE                         0.000     0.000 r  q_reg/G
    SLICE_X0Y1           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  q_reg/Q
                         net (fo=2, routed)           0.322     0.450    q_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.275     1.725 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     1.725    q
    R18                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/G
                            (positive level-sensitive latch)
  Destination:            qb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.405ns (73.649%)  route 0.503ns (26.351%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           LDCE                         0.000     0.000 r  q_reg/G
    SLICE_X0Y1           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  q_reg/Q
                         net (fo=2, routed)           0.195     0.323    q_OBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.028     0.351 r  qb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.307     0.659    qb_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.249     1.907 r  qb_OBUF_inst/O
                         net (fo=0)                   0.000     1.907    qb
    T17                                                               r  qb (OUT)
  -------------------------------------------------------------------    -------------------





