{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 10:09:47 2005 " "Info: Processing started: Mon Jan 24 10:09:47 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1873 " "Warning: Node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1873 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1866 " "Warning: Node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1866 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1863 " "Warning: Node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1863 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1860 " "Warning: Node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1860 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2366 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2366 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2357 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2357 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2363 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2363 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2360 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2360 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2354 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2354 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2343 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2343 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2351 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2351 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[4\]~2346 " "Warning: Node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[4\]~2346 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkoa " "Info: Assuming node txclkoa is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkoa" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scl " "Info: Assuming node scl is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "spi:mod1\|read " "Info: Detected ripple clock spi:mod1\|read as buffer" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|read" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 " "Info: Detected ripple clock hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~reg0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:mod1\|write " "Info: Detected ripple clock spi:mod1\|write as buffer" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|write" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclka2 " "Info: Detected ripple clock txclka2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 649 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclka2" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkoa register sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\] register sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] 67.16 MHz 14.89 ns Internal " "Info: Clock txclkoa has Internal fmax of 67.16 MHz between source register sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\] and destination register sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] (period= 14.89 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.618 ns + Longest register register " "Info: + Longest register to register delay is 14.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\] 1 REG LCFF_X39_Y18_N27 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y18_N27; Fanout = 14; REG Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.468 ns) 1.990 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_locate~228 2 COMB LCCOMB_X34_Y19_N18 1 " "Info: 2: + IC(1.522 ns) + CELL(0.468 ns) = 1.990 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_locate~228'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.990 ns" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~228 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.162 ns) 2.423 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_locate~218 3 COMB LCCOMB_X34_Y19_N24 1 " "Info: 3: + IC(0.271 ns) + CELL(0.162 ns) = 2.423 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_locate~218'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.433 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~228 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~218 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.292 ns) 2.971 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_locate~219 4 COMB LCCOMB_X34_Y19_N8 3 " "Info: 4: + IC(0.256 ns) + CELL(0.292 ns) = 2.971 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 3; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_locate~219'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.548 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~218 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~219 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.292 ns) 3.537 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~614 5 COMB LCCOMB_X34_Y19_N28 16 " "Info: 5: + IC(0.274 ns) + CELL(0.292 ns) = 3.537 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 16; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~614'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.566 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~219 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.162 ns) 5.250 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|add~346 6 COMB LCCOMB_X27_Y20_N0 1 " "Info: 6: + IC(1.551 ns) + CELL(0.162 ns) = 5.250 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|add~346'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.713 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.468 ns) 6.601 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhcount\[8\]~235 7 COMB LCCOMB_X27_Y19_N30 1 " "Info: 7: + IC(0.883 ns) + CELL(0.468 ns) = 6.601 ns; Loc. = LCCOMB_X27_Y19_N30; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhcount\[8\]~235'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.351 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.509 ns) 7.383 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~534 8 COMB LCCOMB_X27_Y19_N4 1 " "Info: 8: + IC(0.273 ns) + CELL(0.509 ns) = 7.383 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~534'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.782 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.292 ns) 7.933 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~535 9 COMB LCCOMB_X27_Y19_N12 1 " "Info: 9: + IC(0.258 ns) + CELL(0.292 ns) = 7.933 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~535'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.550 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.162 ns) 8.966 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~540 10 COMB LCCOMB_X26_Y18_N2 3 " "Info: 10: + IC(0.871 ns) + CELL(0.162 ns) = 8.966 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 3; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~540'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.033 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.162 ns) 9.387 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~543 11 COMB LCCOMB_X26_Y18_N14 7 " "Info: 11: + IC(0.259 ns) + CELL(0.162 ns) = 9.387 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 7; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~543'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.421 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.162 ns) 10.463 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~22 12 COMB LCCOMB_X26_Y17_N12 9 " "Info: 12: + IC(0.914 ns) + CELL(0.162 ns) = 10.463 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 9; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~22'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.076 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.162 ns) 11.549 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~744 13 COMB LCCOMB_X26_Y18_N10 1 " "Info: 13: + IC(0.924 ns) + CELL(0.162 ns) = 11.549 ns; Loc. = LCCOMB_X26_Y18_N10; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~744'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.086 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.162 ns) 11.982 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~745 14 COMB LCCOMB_X26_Y18_N26 3 " "Info: 14: + IC(0.271 ns) + CELL(0.162 ns) = 11.982 ns; Loc. = LCCOMB_X26_Y18_N26; Fanout = 3; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~745'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.433 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.162 ns) 12.418 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1631 15 COMB LCCOMB_X26_Y18_N0 2 " "Info: 15: + IC(0.274 ns) + CELL(0.162 ns) = 12.418 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 2; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1631'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.436 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.162 ns) 12.853 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1632 16 COMB LCCOMB_X26_Y18_N18 1 " "Info: 16: + IC(0.273 ns) + CELL(0.162 ns) = 12.853 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1632'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.435 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.162 ns) 13.286 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1662 17 COMB LCCOMB_X26_Y18_N28 1 " "Info: 17: + IC(0.271 ns) + CELL(0.162 ns) = 13.286 ns; Loc. = LCCOMB_X26_Y18_N28; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1662'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.433 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.162 ns) 13.694 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1668 18 COMB LCCOMB_X26_Y18_N12 1 " "Info: 18: + IC(0.246 ns) + CELL(0.162 ns) = 13.694 ns; Loc. = LCCOMB_X26_Y18_N12; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1668'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.408 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.162 ns) 14.111 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1710 19 COMB LCCOMB_X26_Y18_N20 1 " "Info: 19: + IC(0.255 ns) + CELL(0.162 ns) = 14.111 ns; Loc. = LCCOMB_X26_Y18_N20; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1710'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.417 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.162 ns) 14.529 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1726 20 COMB LCCOMB_X26_Y18_N30 1 " "Info: 20: + IC(0.256 ns) + CELL(0.162 ns) = 14.529 ns; Loc. = LCCOMB_X26_Y18_N30; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1726'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.418 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.089 ns) 14.618 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] 21 REG LCFF_X26_Y18_N31 1 " "Info: 21: + IC(0.000 ns) + CELL(0.089 ns) = 14.618 ns; Loc. = LCFF_X26_Y18_N31; Fanout = 1; REG Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.089 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.516 ns 30.89 % " "Info: Total cell delay = 4.516 ns ( 30.89 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.102 ns 69.11 % " "Info: Total interconnect delay = 10.102 ns ( 69.11 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "14.618 ns" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~228 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~218 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~219 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa destination 2.602 ns + Shortest register " "Info: + Shortest clock path from clock txclkoa to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns txclkoa 1 CLK IOC_X0_Y13_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N0; Fanout = 2; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns txclkoa~clkctrl 2 COMB CLKCTRL_G2 167 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G2; Fanout = 167; COMB Node = 'txclkoa~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { txclkoa txclkoa~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.503 ns) 2.602 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] 3 REG LCFF_X26_Y18_N31 1 " "Info: 3: + IC(0.743 ns) + CELL(0.503 ns) = 2.602 ns; Loc. = LCFF_X26_Y18_N31; Fanout = 1; REG Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.246 ns" { txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns 65.45 % " "Info: Total cell delay = 1.703 ns ( 65.45 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns 34.55 % " "Info: Total interconnect delay = 0.899 ns ( 34.55 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa source 2.602 ns - Longest register " "Info: - Longest clock path from clock txclkoa to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns txclkoa 1 CLK IOC_X0_Y13_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N0; Fanout = 2; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns txclkoa~clkctrl 2 COMB CLKCTRL_G2 167 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G2; Fanout = 167; COMB Node = 'txclkoa~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { txclkoa txclkoa~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.503 ns) 2.602 ns sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\] 3 REG LCFF_X39_Y18_N27 14 " "Info: 3: + IC(0.743 ns) + CELL(0.503 ns) = 2.602 ns; Loc. = LCFF_X39_Y18_N27; Fanout = 14; REG Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.246 ns" { txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns 65.45 % " "Info: Total cell delay = 1.703 ns ( 65.45 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns 34.55 % " "Info: Total interconnect delay = 0.899 ns ( 34.55 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.233 ns + " "Info: + Micro clock to output delay of source is 0.233 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.039 ns + " "Info: + Micro setup delay of destination is 0.039 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 48 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "14.618 ns" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~228 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~218 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~219 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scl register spi:mod1\|address\[7\] register spi:mod1\|sdi~reg0 103.31 MHz 9.68 ns Internal " "Info: Clock scl has Internal fmax of 103.31 MHz between source register spi:mod1\|address\[7\] and destination register spi:mod1\|sdi~reg0 (period= 9.68 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.568 ns + Longest register register " "Info: + Longest register to register delay is 4.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi:mod1\|address\[7\] 1 REG LCFF_X30_Y21_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y21_N21; Fanout = 1; REG Node = 'spi:mod1\|address\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|address[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.162 ns) 0.474 ns spi:mod1\|address\[0\]~422 2 COMB LCCOMB_X30_Y21_N26 1 " "Info: 2: + IC(0.312 ns) + CELL(0.162 ns) = 0.474 ns; Loc. = LCCOMB_X30_Y21_N26; Fanout = 1; COMB Node = 'spi:mod1\|address\[0\]~422'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.474 ns" { spi:mod1|address[7] spi:mod1|address[0]~422 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.162 ns) 0.883 ns spi:mod1\|address\[0\]~423 3 COMB LCCOMB_X30_Y21_N0 7 " "Info: 3: + IC(0.247 ns) + CELL(0.162 ns) = 0.883 ns; Loc. = LCCOMB_X30_Y21_N0; Fanout = 7; COMB Node = 'spi:mod1\|address\[0\]~423'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.409 ns" { spi:mod1|address[0]~422 spi:mod1|address[0]~423 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.162 ns) 1.326 ns channelregs:mod2\|reduce_nor~81 4 COMB LCCOMB_X30_Y21_N12 4 " "Info: 4: + IC(0.281 ns) + CELL(0.162 ns) = 1.326 ns; Loc. = LCCOMB_X30_Y21_N12; Fanout = 4; COMB Node = 'channelregs:mod2\|reduce_nor~81'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { spi:mod1|address[0]~423 channelregs:mod2|reduce_nor~81 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.162 ns) 1.945 ns channelregs:mod2\|data_out\[0\]~312 5 COMB LCCOMB_X31_Y21_N4 1 " "Info: 5: + IC(0.457 ns) + CELL(0.162 ns) = 1.945 ns; Loc. = LCCOMB_X31_Y21_N4; Fanout = 1; COMB Node = 'channelregs:mod2\|data_out\[0\]~312'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.619 ns" { channelregs:mod2|reduce_nor~81 channelregs:mod2|data_out[0]~312 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.509 ns) 3.380 ns channelregs:mod2\|data_out\[0\]~313 6 COMB LCCOMB_X30_Y25_N22 1 " "Info: 6: + IC(0.926 ns) + CELL(0.509 ns) = 3.380 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 1; COMB Node = 'channelregs:mod2\|data_out\[0\]~313'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.435 ns" { channelregs:mod2|data_out[0]~312 channelregs:mod2|data_out[0]~313 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.292 ns) 3.929 ns spi:mod1\|Mux~632 7 COMB LCCOMB_X30_Y25_N4 1 " "Info: 7: + IC(0.257 ns) + CELL(0.292 ns) = 3.929 ns; Loc. = LCCOMB_X30_Y25_N4; Fanout = 1; COMB Node = 'spi:mod1\|Mux~632'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.549 ns" { channelregs:mod2|data_out[0]~313 spi:mod1|Mux~632 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.292 ns) 4.479 ns spi:mod1\|Mux~847 8 COMB LCCOMB_X30_Y25_N6 1 " "Info: 8: + IC(0.258 ns) + CELL(0.292 ns) = 4.479 ns; Loc. = LCCOMB_X30_Y25_N6; Fanout = 1; COMB Node = 'spi:mod1\|Mux~847'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.550 ns" { spi:mod1|Mux~632 spi:mod1|Mux~847 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.089 ns) 4.568 ns spi:mod1\|sdi~reg0 9 REG LCFF_X30_Y25_N7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.089 ns) = 4.568 ns; Loc. = LCFF_X30_Y25_N7; Fanout = 1; REG Node = 'spi:mod1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.089 ns" { spi:mod1|Mux~847 spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns 40.06 % " "Info: Total cell delay = 1.830 ns ( 40.06 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.738 ns 59.94 % " "Info: Total interconnect delay = 2.738 ns ( 59.94 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.568 ns" { spi:mod1|address[7] spi:mod1|address[0]~422 spi:mod1|address[0]~423 channelregs:mod2|reduce_nor~81 channelregs:mod2|data_out[0]~312 channelregs:mod2|data_out[0]~313 spi:mod1|Mux~632 spi:mod1|Mux~847 spi:mod1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 2.614 ns + Shortest register " "Info: + Shortest clock path from clock scl to destination register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns scl 1 CLK IOC_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N1; Fanout = 1; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns scl~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'scl~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { scl scl~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.503 ns) 2.614 ns spi:mod1\|sdi~reg0 3 REG LCFF_X30_Y25_N7 1 " "Info: 3: + IC(0.755 ns) + CELL(0.503 ns) = 2.614 ns; Loc. = LCFF_X30_Y25_N7; Fanout = 1; REG Node = 'spi:mod1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.258 ns" { scl~clkctrl spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns 65.15 % " "Info: Total cell delay = 1.703 ns ( 65.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns 34.85 % " "Info: Total interconnect delay = 0.911 ns ( 34.85 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 2.614 ns - Longest register " "Info: - Longest clock path from clock scl to source register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns scl 1 CLK IOC_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N1; Fanout = 1; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns scl~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'scl~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { scl scl~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.503 ns) 2.614 ns spi:mod1\|address\[7\] 3 REG LCFF_X30_Y21_N21 1 " "Info: 3: + IC(0.755 ns) + CELL(0.503 ns) = 2.614 ns; Loc. = LCFF_X30_Y21_N21; Fanout = 1; REG Node = 'spi:mod1\|address\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.258 ns" { scl~clkctrl spi:mod1|address[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns 65.15 % " "Info: Total cell delay = 1.703 ns ( 65.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns 34.85 % " "Info: Total interconnect delay = 0.911 ns ( 34.85 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|address[7] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|address[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.233 ns + " "Info: + Micro clock to output delay of source is 0.233 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.039 ns + " "Info: + Micro setup delay of destination is 0.039 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 29 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 114 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.568 ns" { spi:mod1|address[7] spi:mod1|address[0]~422 spi:mod1|address[0]~423 channelregs:mod2|reduce_nor~81 channelregs:mod2|data_out[0]~312 channelregs:mod2|data_out[0]~313 spi:mod1|Mux~632 spi:mod1|Mux~847 spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|address[7] } "NODE_NAME" } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "scl 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock scl with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "spi:mod1\|data_out\[3\] channelregs:mod2\|cfgreg\[3\] scl 1.652 ns " "Info: Found hold time violation between source  pin or register spi:mod1\|data_out\[3\] and destination pin or register channelregs:mod2\|cfgreg\[3\] for clock scl (Hold time is 1.652 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.284 ns + Largest " "Info: + Largest clock skew is 2.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 4.898 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns scl 1 CLK IOC_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N1; Fanout = 1; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns scl~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'scl~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { scl scl~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.736 ns) 2.834 ns spi:mod1\|write 3 REG LCFF_X27_Y1_N1 1 " "Info: 3: + IC(0.742 ns) + CELL(0.736 ns) = 2.834 ns; Loc. = LCFF_X27_Y1_N1; Fanout = 1; REG Node = 'spi:mod1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.478 ns" { scl~clkctrl spi:mod1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.000 ns) 3.661 ns spi:mod1\|write~clkctrl 4 COMB CLKCTRL_G15 11 " "Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.661 ns; Loc. = CLKCTRL_G15; Fanout = 11; COMB Node = 'spi:mod1\|write~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.827 ns" { spi:mod1|write spi:mod1|write~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.503 ns) 4.898 ns channelregs:mod2\|cfgreg\[3\] 5 REG LCFF_X29_Y21_N9 3 " "Info: 5: + IC(0.734 ns) + CELL(0.503 ns) = 4.898 ns; Loc. = LCFF_X29_Y21_N9; Fanout = 3; REG Node = 'channelregs:mod2\|cfgreg\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.237 ns" { spi:mod1|write~clkctrl channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.439 ns 49.80 % " "Info: Total cell delay = 2.439 ns ( 49.80 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns 50.20 % " "Info: Total interconnect delay = 2.459 ns ( 50.20 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.898 ns" { scl scl~clkctrl spi:mod1|write spi:mod1|write~clkctrl channelregs:mod2|cfgreg[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 2.614 ns - Shortest register " "Info: - Shortest clock path from clock scl to source register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns scl 1 CLK IOC_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N1; Fanout = 1; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns scl~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'scl~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { scl scl~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.503 ns) 2.614 ns spi:mod1\|data_out\[3\] 3 REG LCFF_X29_Y21_N19 1 " "Info: 3: + IC(0.755 ns) + CELL(0.503 ns) = 2.614 ns; Loc. = LCFF_X29_Y21_N19; Fanout = 1; REG Node = 'spi:mod1\|data_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.258 ns" { scl~clkctrl spi:mod1|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns 65.15 % " "Info: Total cell delay = 1.703 ns ( 65.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns 34.85 % " "Info: Total interconnect delay = 0.911 ns ( 34.85 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|data_out[3] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.898 ns" { scl scl~clkctrl spi:mod1|write spi:mod1|write~clkctrl channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|data_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.233 ns - " "Info: - Micro clock to output delay of source is 0.233 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.552 ns - Shortest register register " "Info: - Shortest register to register delay is 0.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi:mod1\|data_out\[3\] 1 REG LCFF_X29_Y21_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y21_N19; Fanout = 1; REG Node = 'spi:mod1\|data_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.162 ns) 0.463 ns channelregs:mod2\|cfgreg\[3\]~68 2 COMB LCCOMB_X29_Y21_N8 1 " "Info: 2: + IC(0.301 ns) + CELL(0.162 ns) = 0.463 ns; Loc. = LCCOMB_X29_Y21_N8; Fanout = 1; COMB Node = 'channelregs:mod2\|cfgreg\[3\]~68'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.463 ns" { spi:mod1|data_out[3] channelregs:mod2|cfgreg[3]~68 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.089 ns) 0.552 ns channelregs:mod2\|cfgreg\[3\] 3 REG LCFF_X29_Y21_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.089 ns) = 0.552 ns; Loc. = LCFF_X29_Y21_N9; Fanout = 3; REG Node = 'channelregs:mod2\|cfgreg\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.089 ns" { channelregs:mod2|cfgreg[3]~68 channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.251 ns 45.47 % " "Info: Total cell delay = 0.251 ns ( 45.47 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.301 ns 54.53 % " "Info: Total interconnect delay = 0.301 ns ( 54.53 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.552 ns" { spi:mod1|data_out[3] channelregs:mod2|cfgreg[3]~68 channelregs:mod2|cfgreg[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.153 ns + " "Info: + Micro hold delay of destination is 0.153 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 30 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.898 ns" { scl scl~clkctrl spi:mod1|write spi:mod1|write~clkctrl channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.552 ns" { spi:mod1|data_out[3] channelregs:mod2|cfgreg[3]~68 channelregs:mod2|cfgreg[3] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] reset_n txclkoa 18.232 ns register " "Info: tsu for register sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] (data pin = reset_n, clock pin = txclkoa) is 18.232 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.795 ns + Longest pin register " "Info: + Longest pin to register delay is 20.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns reset_n 1 PIN IOC_X0_Y13_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N2; Fanout = 3; PIN Node = 'reset_n'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { reset_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.162 ns) 3.223 ns sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7 2 COMB LCCOMB_X25_Y14_N4 25 " "Info: 2: + IC(1.861 ns) + CELL(0.162 ns) = 3.223 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 25; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.023 ns" { reset_n sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" 62 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.468 ns) 5.624 ns sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1863 3 COMB LCCOMB_X34_Y17_N28 9 " "Info: 3: + IC(1.933 ns) + CELL(0.468 ns) = 5.624 ns; Loc. = LCCOMB_X34_Y17_N28; Fanout = 9; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1863'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.401 ns" { sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1863 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.509 ns) 7.317 ns sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1869 4 COMB LCCOMB_X32_Y19_N4 16 " "Info: 4: + IC(1.184 ns) + CELL(0.509 ns) = 7.317 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 16; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1869'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.693 ns" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1863 sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.162 ns) 7.988 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~612 5 COMB LCCOMB_X33_Y19_N14 1 " "Info: 5: + IC(0.509 ns) + CELL(0.162 ns) = 7.988 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~612'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.671 ns" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~612 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.509 ns) 8.768 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~613 6 COMB LCCOMB_X33_Y19_N6 16 " "Info: 6: + IC(0.271 ns) + CELL(0.509 ns) = 8.768 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 16; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~613'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.780 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~612 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~613 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.468 ns) 9.714 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~614 7 COMB LCCOMB_X34_Y19_N28 16 " "Info: 7: + IC(0.478 ns) + CELL(0.468 ns) = 9.714 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 16; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edh_insert~614'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.946 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~613 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.162 ns) 11.427 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|add~346 8 COMB LCCOMB_X27_Y20_N0 1 " "Info: 8: + IC(1.551 ns) + CELL(0.162 ns) = 11.427 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|add~346'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.713 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.468 ns) 12.778 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhcount\[8\]~235 9 COMB LCCOMB_X27_Y19_N30 1 " "Info: 9: + IC(0.883 ns) + CELL(0.468 ns) = 12.778 ns; Loc. = LCCOMB_X27_Y19_N30; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhcount\[8\]~235'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.351 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.509 ns) 13.560 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~534 10 COMB LCCOMB_X27_Y19_N4 1 " "Info: 10: + IC(0.273 ns) + CELL(0.509 ns) = 13.560 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~534'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.782 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.292 ns) 14.110 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~535 11 COMB LCCOMB_X27_Y19_N12 1 " "Info: 11: + IC(0.258 ns) + CELL(0.292 ns) = 14.110 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~535'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.550 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.162 ns) 15.143 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~540 12 COMB LCCOMB_X26_Y18_N2 3 " "Info: 12: + IC(0.871 ns) + CELL(0.162 ns) = 15.143 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 3; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~540'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.033 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.162 ns) 15.564 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~543 13 COMB LCCOMB_X26_Y18_N14 7 " "Info: 13: + IC(0.259 ns) + CELL(0.162 ns) = 15.564 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 7; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~543'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.421 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.162 ns) 16.640 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~22 14 COMB LCCOMB_X26_Y17_N12 9 " "Info: 14: + IC(0.914 ns) + CELL(0.162 ns) = 16.640 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 9; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|reduce_nor~22'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.076 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.162 ns) 17.726 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~744 15 COMB LCCOMB_X26_Y18_N10 1 " "Info: 15: + IC(0.924 ns) + CELL(0.162 ns) = 17.726 ns; Loc. = LCCOMB_X26_Y18_N10; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~744'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.086 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.162 ns) 18.159 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~745 16 COMB LCCOMB_X26_Y18_N26 3 " "Info: 16: + IC(0.271 ns) + CELL(0.162 ns) = 18.159 ns; Loc. = LCCOMB_X26_Y18_N26; Fanout = 3; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|edhword\[4\]~745'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.433 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.162 ns) 18.595 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1631 17 COMB LCCOMB_X26_Y18_N0 2 " "Info: 17: + IC(0.274 ns) + CELL(0.162 ns) = 18.595 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 2; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1631'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.436 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.162 ns) 19.030 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1632 18 COMB LCCOMB_X26_Y18_N18 1 " "Info: 18: + IC(0.273 ns) + CELL(0.162 ns) = 19.030 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1632'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.435 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.162 ns) 19.463 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1662 19 COMB LCCOMB_X26_Y18_N28 1 " "Info: 19: + IC(0.271 ns) + CELL(0.162 ns) = 19.463 ns; Loc. = LCCOMB_X26_Y18_N28; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1662'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.433 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.162 ns) 19.871 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1668 20 COMB LCCOMB_X26_Y18_N12 1 " "Info: 20: + IC(0.246 ns) + CELL(0.162 ns) = 19.871 ns; Loc. = LCCOMB_X26_Y18_N12; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1668'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.408 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.162 ns) 20.288 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1710 21 COMB LCCOMB_X26_Y18_N20 1 " "Info: 21: + IC(0.255 ns) + CELL(0.162 ns) = 20.288 ns; Loc. = LCCOMB_X26_Y18_N20; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1710'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.417 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.162 ns) 20.706 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1726 22 COMB LCCOMB_X26_Y18_N30 1 " "Info: 22: + IC(0.256 ns) + CELL(0.162 ns) = 20.706 ns; Loc. = LCCOMB_X26_Y18_N30; Fanout = 1; COMB Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|Mux~1726'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.418 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.089 ns) 20.795 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] 23 REG LCFF_X26_Y18_N31 1 " "Info: 23: + IC(0.000 ns) + CELL(0.089 ns) = 20.795 ns; Loc. = LCFF_X26_Y18_N31; Fanout = 1; REG Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.089 ns" { sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.780 ns 32.60 % " "Info: Total cell delay = 6.780 ns ( 32.60 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.015 ns 67.40 % " "Info: Total interconnect delay = 14.015 ns ( 67.40 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "20.795 ns" { reset_n sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1863 sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~612 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~613 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.039 ns + " "Info: + Micro setup delay of destination is 0.039 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa destination 2.602 ns - Shortest register " "Info: - Shortest clock path from clock txclkoa to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns txclkoa 1 CLK IOC_X0_Y13_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N0; Fanout = 2; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns txclkoa~clkctrl 2 COMB CLKCTRL_G2 167 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G2; Fanout = 167; COMB Node = 'txclkoa~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { txclkoa txclkoa~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.503 ns) 2.602 ns sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\] 3 REG LCFF_X26_Y18_N31 1 " "Info: 3: + IC(0.743 ns) + CELL(0.503 ns) = 2.602 ns; Loc. = LCFF_X26_Y18_N31; Fanout = 1; REG Node = 'sd_framegen:mod4\|sdsdi_generator:sdi\|edh:error_detection_and_handling\|data_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.246 ns" { txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns 65.45 % " "Info: Total cell delay = 1.703 ns ( 65.45 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns 34.55 % " "Info: Total interconnect delay = 0.899 ns ( 34.55 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "20.795 ns" { reset_n sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1863 sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~612 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~613 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~346 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[8]~235 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~534 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~535 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~540 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~543 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reduce_nor~22 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~744 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhword[4]~745 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1631 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1632 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1662 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1668 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1710 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~1726 sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.602 ns" { txclkoa txclkoa~clkctrl sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[4] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "scl sd_hda channelregs:mod2\|cfgreg\[1\] 13.483 ns register " "Info: tco from clock scl to destination pin sd_hda through register channelregs:mod2\|cfgreg\[1\] is 13.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 4.898 ns + Longest register " "Info: + Longest clock path from clock scl to source register is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns scl 1 CLK IOC_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N1; Fanout = 1; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns scl~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'scl~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { scl scl~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.736 ns) 2.834 ns spi:mod1\|write 3 REG LCFF_X27_Y1_N1 1 " "Info: 3: + IC(0.742 ns) + CELL(0.736 ns) = 2.834 ns; Loc. = LCFF_X27_Y1_N1; Fanout = 1; REG Node = 'spi:mod1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.478 ns" { scl~clkctrl spi:mod1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.000 ns) 3.661 ns spi:mod1\|write~clkctrl 4 COMB CLKCTRL_G15 11 " "Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.661 ns; Loc. = CLKCTRL_G15; Fanout = 11; COMB Node = 'spi:mod1\|write~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.827 ns" { spi:mod1|write spi:mod1|write~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.503 ns) 4.898 ns channelregs:mod2\|cfgreg\[1\] 5 REG LCFF_X39_Y18_N19 45 " "Info: 5: + IC(0.734 ns) + CELL(0.503 ns) = 4.898 ns; Loc. = LCFF_X39_Y18_N19; Fanout = 45; REG Node = 'channelregs:mod2\|cfgreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.237 ns" { spi:mod1|write~clkctrl channelregs:mod2|cfgreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.439 ns 49.80 % " "Info: Total cell delay = 2.439 ns ( 49.80 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns 50.20 % " "Info: Total interconnect delay = 2.459 ns ( 50.20 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.898 ns" { scl scl~clkctrl spi:mod1|write spi:mod1|write~clkctrl channelregs:mod2|cfgreg[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.233 ns + " "Info: + Micro clock to output delay of source is 0.233 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.352 ns + Longest register pin " "Info: + Longest register to pin delay is 8.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:mod2\|cfgreg\[1\] 1 REG LCFF_X39_Y18_N19 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y18_N19; Fanout = 45; REG Node = 'channelregs:mod2\|cfgreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { channelregs:mod2|cfgreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.292 ns) 2.559 ns Mux~6 2 COMB LCCOMB_X20_Y17_N4 4 " "Info: 2: + IC(2.267 ns) + CELL(0.292 ns) = 2.559 ns; Loc. = LCCOMB_X20_Y17_N4; Fanout = 4; COMB Node = 'Mux~6'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.559 ns" { channelregs:mod2|cfgreg[1] Mux~6 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.630 ns) + CELL(2.163 ns) 8.352 ns sd_hda 3 PIN IOC_X46_Y27_N0 0 " "Info: 3: + IC(3.630 ns) + CELL(2.163 ns) = 8.352 ns; Loc. = IOC_X46_Y27_N0; Fanout = 0; PIN Node = 'sd_hda'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "5.793 ns" { Mux~6 sd_hda } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.455 ns 29.39 % " "Info: Total cell delay = 2.455 ns ( 29.39 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.897 ns 70.61 % " "Info: Total interconnect delay = 5.897 ns ( 70.61 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "8.352 ns" { channelregs:mod2|cfgreg[1] Mux~6 sd_hda } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.898 ns" { scl scl~clkctrl spi:mod1|write spi:mod1|write~clkctrl channelregs:mod2|cfgreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "8.352 ns" { channelregs:mod2|cfgreg[1] Mux~6 sd_hda } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "cd_mutea ledcda 10.753 ns Longest " "Info: Longest tpd from source pin cd_mutea to destination pin ledcda is 10.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cd_mutea 1 PIN IOC_X31_Y27_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X31_Y27_N2; Fanout = 1; PIN Node = 'cd_mutea'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.082 ns) 1.082 ns cd_mutea~0 2 COMB IOC_X31_Y27_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.082 ns) = 1.082 ns; Loc. = IOC_X31_Y27_N2; Fanout = 2; COMB Node = 'cd_mutea~0'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.082 ns" { cd_mutea cd_mutea~0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.852 ns) + CELL(0.162 ns) 6.096 ns ledcda~1 3 COMB LCCOMB_X29_Y21_N30 1 " "Info: 3: + IC(4.852 ns) + CELL(0.162 ns) = 6.096 ns; Loc. = LCCOMB_X29_Y21_N30; Fanout = 1; COMB Node = 'ledcda~1'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "5.014 ns" { cd_mutea~0 ledcda~1 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(2.163 ns) 10.753 ns ledcda 4 PIN IOC_X29_Y0_N2 0 " "Info: 4: + IC(2.494 ns) + CELL(2.163 ns) = 10.753 ns; Loc. = IOC_X29_Y0_N2; Fanout = 0; PIN Node = 'ledcda'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.657 ns" { ledcda~1 ledcda } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.407 ns 31.68 % " "Info: Total cell delay = 3.407 ns ( 31.68 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.346 ns 68.32 % " "Info: Total interconnect delay = 7.346 ns ( 68.32 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "10.753 ns" { cd_mutea cd_mutea~0 ledcda~1 ledcda } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "channelregs:mod2\|statusreg\[1\] cd_mutea scl -0.213 ns register " "Info: th for register channelregs:mod2\|statusreg\[1\] (data pin = cd_mutea, clock pin = scl) is -0.213 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 5.261 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 5.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns scl 1 CLK IOC_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N1; Fanout = 1; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns scl~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'scl~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { scl scl~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.736 ns) 2.847 ns spi:mod1\|read 3 REG LCFF_X29_Y26_N1 2 " "Info: 3: + IC(0.755 ns) + CELL(0.736 ns) = 2.847 ns; Loc. = LCFF_X29_Y26_N1; Fanout = 2; REG Node = 'spi:mod1\|read'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.491 ns" { scl~clkctrl spi:mod1|read } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.000 ns) 4.024 ns spi:mod1\|read~clkctrl 4 COMB CLKCTRL_G11 2 " "Info: 4: + IC(1.177 ns) + CELL(0.000 ns) = 4.024 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'spi:mod1\|read~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.177 ns" { spi:mod1|read spi:mod1|read~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.503 ns) 5.261 ns channelregs:mod2\|statusreg\[1\] 5 REG LCFF_X30_Y25_N1 1 " "Info: 5: + IC(0.734 ns) + CELL(0.503 ns) = 5.261 ns; Loc. = LCFF_X30_Y25_N1; Fanout = 1; REG Node = 'channelregs:mod2\|statusreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.237 ns" { spi:mod1|read~clkctrl channelregs:mod2|statusreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.439 ns 46.36 % " "Info: Total cell delay = 2.439 ns ( 46.36 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns 53.64 % " "Info: Total interconnect delay = 2.822 ns ( 53.64 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "5.261 ns" { scl scl~clkctrl spi:mod1|read spi:mod1|read~clkctrl channelregs:mod2|statusreg[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.153 ns + " "Info: + Micro hold delay of destination is 0.153 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.627 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cd_mutea 1 PIN IOC_X31_Y27_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X31_Y27_N2; Fanout = 1; PIN Node = 'cd_mutea'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.082 ns) 1.082 ns cd_mutea~0 2 COMB IOC_X31_Y27_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.082 ns) = 1.082 ns; Loc. = IOC_X31_Y27_N2; Fanout = 2; COMB Node = 'cd_mutea~0'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.082 ns" { cd_mutea cd_mutea~0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.211 ns) + CELL(0.334 ns) 5.627 ns channelregs:mod2\|statusreg\[1\] 3 REG LCFF_X30_Y25_N1 1 " "Info: 3: + IC(4.211 ns) + CELL(0.334 ns) = 5.627 ns; Loc. = LCFF_X30_Y25_N1; Fanout = 1; REG Node = 'channelregs:mod2\|statusreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.545 ns" { cd_mutea~0 channelregs:mod2|statusreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.416 ns 25.16 % " "Info: Total cell delay = 1.416 ns ( 25.16 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns 74.84 % " "Info: Total interconnect delay = 4.211 ns ( 74.84 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "5.627 ns" { cd_mutea cd_mutea~0 channelregs:mod2|statusreg[1] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "5.261 ns" { scl scl~clkctrl spi:mod1|read spi:mod1|read~clkctrl channelregs:mod2|statusreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "5.627 ns" { cd_mutea cd_mutea~0 channelregs:mod2|statusreg[1] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "scl sdi spi:mod1\|process1~0 6.140 ns register " "Info: Minimum tco from clock scl to destination pin sdi through register spi:mod1\|process1~0 is 6.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 2.614 ns + Shortest register " "Info: + Shortest clock path from clock scl to source register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns scl 1 CLK IOC_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N1; Fanout = 1; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.000 ns) 1.356 ns scl~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.156 ns) + CELL(0.000 ns) = 1.356 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'scl~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.156 ns" { scl scl~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.503 ns) 2.614 ns spi:mod1\|process1~0 3 REG LCFF_X30_Y26_N1 1 " "Info: 3: + IC(0.755 ns) + CELL(0.503 ns) = 2.614 ns; Loc. = LCFF_X30_Y26_N1; Fanout = 1; REG Node = 'spi:mod1\|process1~0'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.258 ns" { scl~clkctrl spi:mod1|process1~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns 65.15 % " "Info: Total cell delay = 1.703 ns ( 65.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns 34.85 % " "Info: Total interconnect delay = 0.911 ns ( 34.85 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|process1~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.233 ns + " "Info: + Micro clock to output delay of source is 0.233 ns" {  } {  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.293 ns + Shortest register pin " "Info: + Shortest register to pin delay is 3.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi:mod1\|process1~0 1 REG LCFF_X30_Y26_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y26_N1; Fanout = 1; REG Node = 'spi:mod1\|process1~0'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|process1~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(2.179 ns) 3.293 ns sdi 2 PIN IOC_X31_Y27_N3 0 " "Info: 2: + IC(1.114 ns) + CELL(2.179 ns) = 3.293 ns; Loc. = IOC_X31_Y27_N3; Fanout = 0; PIN Node = 'sdi'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "3.293 ns" { spi:mod1|process1~0 sdi } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 57 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns 66.17 % " "Info: Total cell delay = 2.179 ns ( 66.17 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns 33.83 % " "Info: Total interconnect delay = 1.114 ns ( 33.83 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "3.293 ns" { spi:mod1|process1~0 sdi } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.614 ns" { scl scl~clkctrl spi:mod1|process1~0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "3.293 ns" { spi:mod1|process1~0 sdi } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "txclkoa txclka 4.698 ns Shortest " "Info: Shortest tpd from source pin txclkoa to destination pin txclka is 4.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns txclkoa 1 CLK IOC_X0_Y13_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = IOC_X0_Y13_N0; Fanout = 2; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(2.156 ns) 4.698 ns txclka 2 PIN IOC_X0_Y12_N2 0 " "Info: 2: + IC(1.342 ns) + CELL(2.156 ns) = 4.698 ns; Loc. = IOC_X0_Y12_N2; Fanout = 0; PIN Node = 'txclka'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "3.498 ns" { txclkoa txclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.356 ns 71.43 % " "Info: Total cell delay = 3.356 ns ( 71.43 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns 28.57 % " "Info: Total interconnect delay = 1.342 ns ( 28.57 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "4.698 ns" { txclkoa txclka } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 10:09:49 2005 " "Info: Processing ended: Mon Jan 24 10:09:49 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
