# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/tb/tb_ALU.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:43:55 on Apr 17,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/tb/tb_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_ALU
# -- Compiling architecture mixed of tb_ALU
# End time: 16:43:55 on Apr 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/tb/tb_ALU.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:43:57 on Apr 17,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/tb/tb_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_ALU
# -- Compiling architecture mixed of tb_ALU
# End time: 16:43:57 on Apr 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_alu -voptargs=+acc
# vsim work.tb_alu -voptargs="+acc" 
# Start time: 16:44:06 on Apr 17,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/tb/tb_ALU.vhd(53): (vopt-3473) Component instance "DUT0 : ALU" is not bound.
#         Region: /tb_ALU
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_alu(mixed)#1
# ** Warning: (vsim-3473) Component instance "DUT0 : ALU" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_alu File: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/tb/tb_ALU.vhd
add wave -position insertpoint  \
sim:/tb_alu/gCLK_HPER \
sim:/tb_alu/CLK \
sim:/tb_alu/reset \
sim:/tb_alu/s_inputA \
sim:/tb_alu/s_inputB \
sim:/tb_alu/s_shamt \
sim:/tb_alu/s_opSelect \
sim:/tb_alu/s_overflowEn \
sim:/tb_alu/s_resultOut \
sim:/tb_alu/s_overflow \
sim:/tb_alu/s_carryOut \
sim:/tb_alu/s_zeroOut \
sim:/tb_alu/cCLK_PER
run 800
# End time: 16:46:27 on Apr 17,2024, Elapsed time: 0:02:21
# Errors: 0, Warnings: 3
