Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jul 28 03:53:58 2024
| Host         : i1z running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/event_queue_kernel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvf1517-3-e
| Speed File   : -3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                            Instance                            |                                         Module                                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                   |                                                                                 (top) |       1314 |        992 |     322 |    0 | 1243 |      0 |      0 |    0 |          0 |
|   bd_0_i                                                       |                                                                                  bd_0 |       1314 |        992 |     322 |    0 | 1243 |      0 |      0 |    0 |          0 |
|     hls_inst                                                   |                                                                       bd_0_hls_inst_0 |       1314 |        992 |     322 |    0 | 1243 |      0 |      0 |    0 |          0 |
|       inst                                                     |                                                    bd_0_hls_inst_0_event_queue_kernel |       1314 |        992 |     322 |    0 | 1243 |      0 |      0 |    0 |          0 |
|         (inst)                                                 |                                                    bd_0_hls_inst_0_event_queue_kernel |        158 |        158 |       0 |    0 |  732 |      0 |      0 |    0 |          0 |
|         g_event_queue_heap_data_V_U                            |       bd_0_hls_inst_0_event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W |        138 |         74 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|         g_event_queue_heap_is_anti_message_V_U                 | bd_0_hls_inst_0_event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W |          5 |          3 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|         g_event_queue_heap_receiver_id_V_U                     |       bd_0_hls_inst_0_event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W |         69 |         37 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|         g_event_queue_heap_recv_time_V_U                       |       bd_0_hls_inst_0_event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W |        271 |        143 |     128 |    0 |   64 |      0 |      0 |    0 |          0 |
|         g_event_queue_heap_send_time_V_U                       |     bd_0_hls_inst_0_event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W_0 |        140 |         76 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|         g_event_queue_heap_sender_id_V_U                       |     bd_0_hls_inst_0_event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W_1 |         69 |         37 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|         grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480 |        bd_0_hls_inst_0_event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1 |         79 |         79 |       0 |    0 |   85 |      0 |      0 |    0 |          0 |
|         grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460 |        bd_0_hls_inst_0_event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1 |        385 |        385 |       0 |    0 |  265 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


