{
  "name": "core::core_arch::arm_shared::neon::generated::vaddl_high_u32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:2539:1: 2539:66",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vaddl_high_u32(_1: core_arch::arm_shared::neon::uint32x4_t, _2: core_arch::arm_shared::neon::uint32x4_t) -> core_arch::arm_shared::neon::uint64x2_t {\n    let mut _0: core_arch::arm_shared::neon::uint64x2_t;\n    let  _3: core_arch::arm_shared::neon::uint32x2_t;\n    let  _4: core_arch::arm_shared::neon::uint32x2_t;\n    let  _5: core_arch::arm_shared::neon::uint64x2_t;\n    let  _6: core_arch::arm_shared::neon::uint64x2_t;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _4;\n    debug a => _5;\n    debug b => _6;\n    bb0: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint32x4_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::uint32x2_t>(_1, _1, core_arch::arm_shared::neon::generated::vaddl_high_u32::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint32x4_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::uint32x2_t>(_2, _2, core_arch::arm_shared::neon::generated::vaddl_high_u32::{constant#1}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = intrinsics::simd::simd_cast::<core_arch::arm_shared::neon::uint32x2_t, core_arch::arm_shared::neon::uint64x2_t>(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _6 = intrinsics::simd::simd_cast::<core_arch::arm_shared::neon::uint32x2_t, core_arch::arm_shared::neon::uint64x2_t>(_4) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_add::<core_arch::arm_shared::neon::uint64x2_t>(_5, _6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        return;\n    }\n}\n"
}