
ubuntu-preinstalled/numfmt:     file format elf32-littlearm


Disassembly of section .init:

000010fc <.init>:
    10fc:	push	{r3, lr}
    1100:	bl	200c <__assert_fail@plt+0xbf0>
    1104:	pop	{r3, pc}

Disassembly of section .plt:

00001108 <calloc@plt-0x14>:
    1108:	push	{lr}		; (str lr, [sp, #-4]!)
    110c:	ldr	lr, [pc, #4]	; 1118 <calloc@plt-0x4>
    1110:	add	lr, pc, lr
    1114:	ldr	pc, [lr, #8]!
    1118:	andeq	r9, r1, r8, lsl #27

0000111c <calloc@plt>:
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #102400	; 0x19000
    1124:	ldr	pc, [ip, #3464]!	; 0xd88

00001128 <fputs_unlocked@plt>:
    1128:			; <UNDEFINED> instruction: 0xe7fd4778
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #102400	; 0x19000
    1134:	ldr	pc, [ip, #3452]!	; 0xd7c

00001138 <raise@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #102400	; 0x19000
    1140:	ldr	pc, [ip, #3444]!	; 0xd74

00001144 <__strncat_chk@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #102400	; 0x19000
    114c:	ldr	pc, [ip, #3436]!	; 0xd6c

00001150 <strcmp@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #102400	; 0x19000
    1158:	ldr	pc, [ip, #3428]!	; 0xd64

0000115c <__cxa_finalize@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #102400	; 0x19000
    1164:	ldr	pc, [ip, #3420]!	; 0xd5c

00001168 <strtol@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #102400	; 0x19000
    1170:	ldr	pc, [ip, #3412]!	; 0xd54

00001174 <fflush@plt>:
    1174:			; <UNDEFINED> instruction: 0xe7fd4778
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #102400	; 0x19000
    1180:	ldr	pc, [ip, #3400]!	; 0xd48

00001184 <wcwidth@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #102400	; 0x19000
    118c:	ldr	pc, [ip, #3392]!	; 0xd40

00001190 <memmove@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #102400	; 0x19000
    1198:	ldr	pc, [ip, #3384]!	; 0xd38

0000119c <free@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #102400	; 0x19000
    11a4:	ldr	pc, [ip, #3376]!	; 0xd30

000011a8 <strndup@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #102400	; 0x19000
    11b0:	ldr	pc, [ip, #3368]!	; 0xd28

000011b4 <_exit@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #102400	; 0x19000
    11bc:	ldr	pc, [ip, #3360]!	; 0xd20

000011c0 <memcpy@plt>:
    11c0:			; <UNDEFINED> instruction: 0xe7fd4778
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #102400	; 0x19000
    11cc:	ldr	pc, [ip, #3348]!	; 0xd14

000011d0 <__strtoull_internal@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #102400	; 0x19000
    11d8:	ldr	pc, [ip, #3340]!	; 0xd0c

000011dc <mbsinit@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #102400	; 0x19000
    11e4:	ldr	pc, [ip, #3332]!	; 0xd04

000011e8 <memcmp@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #102400	; 0x19000
    11f0:	ldr	pc, [ip, #3324]!	; 0xcfc

000011f4 <dcgettext@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #102400	; 0x19000
    11fc:	ldr	pc, [ip, #3316]!	; 0xcf4

00001200 <__stack_chk_fail@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #102400	; 0x19000
    1208:	ldr	pc, [ip, #3308]!	; 0xcec

0000120c <realloc@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #102400	; 0x19000
    1214:	ldr	pc, [ip, #3300]!	; 0xce4

00001218 <textdomain@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #102400	; 0x19000
    1220:	ldr	pc, [ip, #3292]!	; 0xcdc

00001224 <iswprint@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #102400	; 0x19000
    122c:	ldr	pc, [ip, #3284]!	; 0xcd4

00001230 <fwrite@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #102400	; 0x19000
    1238:	ldr	pc, [ip, #3276]!	; 0xccc

0000123c <lseek64@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #102400	; 0x19000
    1244:	ldr	pc, [ip, #3268]!	; 0xcc4

00001248 <__ctype_get_mb_cur_max@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #102400	; 0x19000
    1250:	ldr	pc, [ip, #3260]!	; 0xcbc

00001254 <strcpy@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #102400	; 0x19000
    125c:	ldr	pc, [ip, #3252]!	; 0xcb4

00001260 <__fpending@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #102400	; 0x19000
    1268:	ldr	pc, [ip, #3244]!	; 0xcac

0000126c <mbrtowc@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #102400	; 0x19000
    1274:	ldr	pc, [ip, #3236]!	; 0xca4

00001278 <wcstombs@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #102400	; 0x19000
    1280:	ldr	pc, [ip, #3228]!	; 0xc9c

00001284 <error@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #102400	; 0x19000
    128c:	ldr	pc, [ip, #3220]!	; 0xc94

00001290 <malloc@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #102400	; 0x19000
    1298:	ldr	pc, [ip, #3212]!	; 0xc8c

0000129c <__libc_start_main@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #102400	; 0x19000
    12a4:	ldr	pc, [ip, #3204]!	; 0xc84

000012a8 <__freading@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #102400	; 0x19000
    12b0:	ldr	pc, [ip, #3196]!	; 0xc7c

000012b4 <__gmon_start__@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #102400	; 0x19000
    12bc:	ldr	pc, [ip, #3188]!	; 0xc74

000012c0 <mempcpy@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #102400	; 0x19000
    12c8:	ldr	pc, [ip, #3180]!	; 0xc6c

000012cc <getopt_long@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #102400	; 0x19000
    12d4:	ldr	pc, [ip, #3172]!	; 0xc64

000012d8 <__ctype_b_loc@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #102400	; 0x19000
    12e0:	ldr	pc, [ip, #3164]!	; 0xc5c

000012e4 <exit@plt>:
    12e4:	add	ip, pc, #0, 12
    12e8:	add	ip, ip, #102400	; 0x19000
    12ec:	ldr	pc, [ip, #3156]!	; 0xc54

000012f0 <strlen@plt>:
    12f0:	add	ip, pc, #0, 12
    12f4:	add	ip, ip, #102400	; 0x19000
    12f8:	ldr	pc, [ip, #3148]!	; 0xc4c

000012fc <strchr@plt>:
    12fc:	add	ip, pc, #0, 12
    1300:	add	ip, ip, #102400	; 0x19000
    1304:	ldr	pc, [ip, #3140]!	; 0xc44

00001308 <__errno_location@plt>:
    1308:	add	ip, pc, #0, 12
    130c:	add	ip, ip, #102400	; 0x19000
    1310:	ldr	pc, [ip, #3132]!	; 0xc3c

00001314 <__cxa_atexit@plt>:
    1314:			; <UNDEFINED> instruction: 0xe7fd4778
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #102400	; 0x19000
    1320:	ldr	pc, [ip, #3120]!	; 0xc30

00001324 <memset@plt>:
    1324:			; <UNDEFINED> instruction: 0xe7fd4778
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #102400	; 0x19000
    1330:	ldr	pc, [ip, #3108]!	; 0xc24

00001334 <__printf_chk@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #102400	; 0x19000
    133c:	ldr	pc, [ip, #3100]!	; 0xc1c

00001340 <fileno@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #102400	; 0x19000
    1348:	ldr	pc, [ip, #3092]!	; 0xc14

0000134c <__fprintf_chk@plt>:
    134c:			; <UNDEFINED> instruction: 0xe7fd4778
    1350:	add	ip, pc, #0, 12
    1354:	add	ip, ip, #102400	; 0x19000
    1358:	ldr	pc, [ip, #3080]!	; 0xc08

0000135c <fclose@plt>:
    135c:			; <UNDEFINED> instruction: 0xe7fd4778
    1360:	add	ip, pc, #0, 12
    1364:	add	ip, ip, #102400	; 0x19000
    1368:	ldr	pc, [ip, #3068]!	; 0xbfc

0000136c <fseeko64@plt>:
    136c:			; <UNDEFINED> instruction: 0xe7fd4778
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #102400	; 0x19000
    1378:	ldr	pc, [ip, #3056]!	; 0xbf0

0000137c <__overflow@plt>:
    137c:			; <UNDEFINED> instruction: 0xe7fd4778
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #102400	; 0x19000
    1388:	ldr	pc, [ip, #3044]!	; 0xbe4

0000138c <setlocale@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #102400	; 0x19000
    1394:	ldr	pc, [ip, #3036]!	; 0xbdc

00001398 <wcswidth@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #102400	; 0x19000
    13a0:	ldr	pc, [ip, #3028]!	; 0xbd4

000013a4 <strrchr@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #102400	; 0x19000
    13ac:	ldr	pc, [ip, #3020]!	; 0xbcc

000013b0 <nl_langinfo@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #102400	; 0x19000
    13b8:	ldr	pc, [ip, #3012]!	; 0xbc4

000013bc <mbstowcs@plt>:
    13bc:	add	ip, pc, #0, 12
    13c0:	add	ip, ip, #102400	; 0x19000
    13c4:	ldr	pc, [ip, #3004]!	; 0xbbc

000013c8 <qsort@plt>:
    13c8:	add	ip, pc, #0, 12
    13cc:	add	ip, ip, #102400	; 0x19000
    13d0:	ldr	pc, [ip, #2996]!	; 0xbb4

000013d4 <bindtextdomain@plt>:
    13d4:	add	ip, pc, #0, 12
    13d8:	add	ip, ip, #102400	; 0x19000
    13dc:	ldr	pc, [ip, #2988]!	; 0xbac

000013e0 <getdelim@plt>:
    13e0:	add	ip, pc, #0, 12
    13e4:	add	ip, ip, #102400	; 0x19000
    13e8:	ldr	pc, [ip, #2980]!	; 0xba4

000013ec <strncmp@plt>:
    13ec:	add	ip, pc, #0, 12
    13f0:	add	ip, ip, #102400	; 0x19000
    13f4:	ldr	pc, [ip, #2972]!	; 0xb9c

000013f8 <abort@plt>:
    13f8:	add	ip, pc, #0, 12
    13fc:	add	ip, ip, #102400	; 0x19000
    1400:	ldr	pc, [ip, #2964]!	; 0xb94

00001404 <__snprintf_chk@plt>:
    1404:	add	ip, pc, #0, 12
    1408:	add	ip, ip, #102400	; 0x19000
    140c:	ldr	pc, [ip, #2956]!	; 0xb8c

00001410 <strspn@plt>:
    1410:	add	ip, pc, #0, 12
    1414:	add	ip, ip, #102400	; 0x19000
    1418:	ldr	pc, [ip, #2948]!	; 0xb84

0000141c <__assert_fail@plt>:
    141c:	add	ip, pc, #0, 12
    1420:	add	ip, ip, #102400	; 0x19000
    1424:	ldr	pc, [ip, #2940]!	; 0xb7c

Disassembly of section .text:

00001428 <.text>:
    1428:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    142c:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1430:	push	{r1, r3, r4, r5, r6, sl, lr}
    1434:			; <UNDEFINED> instruction: 0x46064ff0
    1438:	ldrdlt	r5, [pc], r3
    143c:	strmi	r6, [sp], -r8, lsl #16
    1440:	movwls	r6, #55323	; 0xd81b
    1444:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1448:			; <UNDEFINED> instruction: 0xf908f003
    144c:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1450:			; <UNDEFINED> instruction: 0xf8df2006
    1454:	ldrbtmi	r4, [r9], #-2480	; 0xfffff650
    1458:	stmibvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    145c:	svc	0x0096f7ff
    1460:			; <UNDEFINED> instruction: 0xf8df447c
    1464:	ldrbtmi	r1, [pc], #-2472	; 146c <__assert_fail@plt+0x50>
    1468:			; <UNDEFINED> instruction: 0x46034479
    146c:	movwls	r4, #38432	; 0x9620
    1470:	svc	0x00b0f7ff
    1474:			; <UNDEFINED> instruction: 0xf7ff4620
    1478:			; <UNDEFINED> instruction: 0xf44feed0
    147c:			; <UNDEFINED> instruction: 0xf7ff3080
    1480:			; <UNDEFINED> instruction: 0xf8dfef98
    1484:	ldrbtmi	r3, [fp], #-2444	; 0xfffff674
    1488:	stmdacs	r0, {r3, r4, r6, sp, lr}
    148c:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    1490:	blcs	1f4a4 <n_frp@@Base+0x4250>
    1494:	teqhi	lr, r0	; <UNPREDICTABLE>
    1498:	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    149c:	ldmdbge	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    14a0:			; <UNDEFINED> instruction: 0xf8df447c
    14a4:	ldrbtmi	r8, [sl], #2424	; 0x978
    14a8:			; <UNDEFINED> instruction: 0xf10a6860
    14ac:	movwls	r0, #25488	; 0x6390
    14b0:	svc	0x001ef7ff
    14b4:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    14b8:	strdvs	r4, [r0], -r8	; <UNPREDICTABLE>
    14bc:			; <UNDEFINED> instruction: 0xf8df58f8
    14c0:			; <UNDEFINED> instruction: 0xf0064964
    14c4:			; <UNDEFINED> instruction: 0xf8dffc67
    14c8:	ldrbtmi	r3, [ip], #-2400	; 0xfffff6a0
    14cc:			; <UNDEFINED> instruction: 0xf503447b
    14d0:	movwls	r7, #29626	; 0x73ba
    14d4:			; <UNDEFINED> instruction: 0xf04f4622
    14d8:	strbmi	r0, [r3], -r0, lsl #18
    14dc:	ldrtmi	r4, [r0], -r9, lsr #12
    14e0:	andls	pc, r0, sp, asr #17
    14e4:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    14e8:			; <UNDEFINED> instruction: 0xf0001c42
    14ec:			; <UNDEFINED> instruction: 0xf5b0815e
    14f0:			; <UNDEFINED> instruction: 0xf2807f87
    14f4:	ldmcs	pc!, {r0, r1, r2, r4, sl, pc}^	; <UNPREDICTABLE>
    14f8:	tsthi	r4, r0, asr #6	; <UNPREDICTABLE>
    14fc:	cfstrsvc	mvf15, [r0], {111}	; 0x6f
    1500:	stmdacs	ip, {r5, r6, sl, lr}
    1504:	ldrbhi	pc, [r8], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    1508:			; <UNDEFINED> instruction: 0xf010e8df
    150c:	ldrsbteq	r0, [r7], r9
    1510:	addeq	r0, r9, fp, lsr #1
    1514:	rsbseq	r0, sl, r0, lsl #1
    1518:	subeq	r0, r5, r4, asr r0
    151c:	eorseq	r0, r6, lr, lsr r0
    1520:	andeq	r0, sp, r6, lsl r0
    1524:			; <UNDEFINED> instruction: 0xf8df00e5
    1528:			; <UNDEFINED> instruction: 0xf8df3904
    152c:	ldmpl	fp!, {r2, r8, fp, sp}^
    1530:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    1534:	bfi	r6, r3, #9, #5
    1538:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    153c:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    1540:	ldrdeq	pc, [r0], -r9
    1544:			; <UNDEFINED> instruction: 0xf0002800
    1548:			; <UNDEFINED> instruction: 0xf8df8128
    154c:	andcs	fp, sl, #232, 16	; 0xe80000
    1550:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1554:	ldrbtmi	r2, [fp], #256	; 0x100
    1558:	movwls	r4, #1147	; 0x47b
    155c:	movteq	pc, #267	; 0x10b	; <UNPREDICTABLE>
    1560:	blx	ff63d57c <n_frp@@Base+0xff622328>
    1564:	ldmib	fp, {r3, r4, r8, fp, ip, sp, pc}^
    1568:	tstmi	r3, #16, 6	; 0x40000000
    156c:			; <UNDEFINED> instruction: 0xf8dfd1b2
    1570:	andcs	r1, r5, #204, 16	; 0xcc0000
    1574:	mvns	r4, #2030043136	; 0x79000000
    1578:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    157c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1580:			; <UNDEFINED> instruction: 0xf883751a
    1584:	str	r2, [r5, r8, lsr #32]!
    1588:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    158c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1590:	eorcs	pc, r8, r3, lsl #17
    1594:			; <UNDEFINED> instruction: 0xf8dfe79e
    1598:	ldmpl	fp!, {r4, r5, r7, fp, ip, sp}^
    159c:	blcs	1b610 <n_frp@@Base+0x3bc>
    15a0:	mvnhi	pc, #64	; 0x40
    15a4:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15a8:	ldmpl	fp!, {r0, r8, sp}^
    15ac:			; <UNDEFINED> instruction: 0xf0026818
    15b0:			; <UNDEFINED> instruction: 0xe78ffad7
    15b4:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15b8:			; <UNDEFINED> instruction: 0xf8df220a
    15bc:			; <UNDEFINED> instruction: 0x2100b890
    15c0:	stmgt	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15c4:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    15c8:	ldrbtmi	r4, [ip], #1275	; 0x4fb
    15cc:	tsteq	ip, #-1073741822	; 0xc0000002	; <UNPREDICTABLE>
    15d0:	ldrdeq	pc, [r0], -r9
    15d4:	andgt	pc, r0, sp, asr #17
    15d8:			; <UNDEFINED> instruction: 0xffb0f004
    15dc:			; <UNDEFINED> instruction: 0xf0402800
    15e0:			; <UNDEFINED> instruction: 0xf8db83c3
    15e4:	blcs	d65c <version_etc_copyright@@Base+0x3684>
    15e8:			; <UNDEFINED> instruction: 0x83bef000
    15ec:	svcge	0x0072f6bf
    15f0:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15f4:			; <UNDEFINED> instruction: 0xf8cb425b
    15f8:	ldrbtmi	r3, [sl], #-28	; 0xffffffe4
    15fc:			; <UNDEFINED> instruction: 0xe7696210
    1600:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1604:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1608:			; <UNDEFINED> instruction: 0xe763631a
    160c:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1610:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1614:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
    1618:	tstvs	r3, fp, lsl r8
    161c:			; <UNDEFINED> instruction: 0xf8dfe75a
    1620:	tstcs	r4, r0, asr #16
    1624:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1628:	ldmdals	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    162c:	ldmpl	sl!, {r3, r4, r5, r6, r7, fp, ip, lr}
    1630:	strdls	r4, [r0, -r9]
    1634:	cmneq	ip, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    1638:	stmdavs	r2, {r0, r4, fp, sp, lr}
    163c:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1640:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    1644:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1648:			; <UNDEFINED> instruction: 0xf502447a
    164c:			; <UNDEFINED> instruction: 0xf00272ae
    1650:			; <UNDEFINED> instruction: 0xf8dffe2b
    1654:	ldrbtmi	r3, [fp], #-2076	; 0xfffff7e4
    1658:	addeq	lr, r0, r9, lsl #22
    165c:	bicsvs	r6, sl, r2, asr #31
    1660:			; <UNDEFINED> instruction: 0xf8dfe738
    1664:	ldmpl	fp!, {r3, r6, r7, r8, r9, sl, ip, sp}^
    1668:			; <UNDEFINED> instruction: 0xf0006818
    166c:			; <UNDEFINED> instruction: 0xf8dffd9b
    1670:	ldrbtmi	r3, [fp], #-2052	; 0xfffff7fc
    1674:	smlabteq	r4, r3, r9, lr
    1678:			; <UNDEFINED> instruction: 0xf8dfe72c
    167c:	smlattcs	r4, r4, r7, r3
    1680:	sbfxcs	pc, pc, #17, #9
    1684:	ubfxls	pc, pc, #17, #17
    1688:	ldmpl	sl!, {r3, r4, r5, r6, r7, fp, ip, lr}
    168c:	strdls	r4, [r0, -r9]
    1690:	msreq	SPSR_fs, #1073741826	; 0x40000002
    1694:	stmdavs	r2, {r0, r4, fp, sp, lr}
    1698:	ubfxeq	pc, pc, #17, #1
    169c:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    16a0:			; <UNDEFINED> instruction: 0x27dcf8df
    16a4:			; <UNDEFINED> instruction: 0xf502447a
    16a8:			; <UNDEFINED> instruction: 0xf00272a4
    16ac:			; <UNDEFINED> instruction: 0xf8dffdfd
    16b0:	ldrbtmi	r3, [fp], #-2004	; 0xfffff82c
    16b4:	addeq	lr, r0, r9, lsl #22
    16b8:	sbcsvs	r6, sl, #3104	; 0xc20
    16bc:			; <UNDEFINED> instruction: 0xf8dfe70a
    16c0:	ldmpl	fp!, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^
    16c4:			; <UNDEFINED> instruction: 0xf0006818
    16c8:			; <UNDEFINED> instruction: 0xf8dffd6d
    16cc:	ldrbtmi	r3, [fp], #-1980	; 0xfffff844
    16d0:	smlabteq	r2, r3, r9, lr
    16d4:			; <UNDEFINED> instruction: 0xf8dfe6fe
    16d8:			; <UNDEFINED> instruction: 0xf04f0754
    16dc:			; <UNDEFINED> instruction: 0xf8df0c04
    16e0:	ldmib	sp, {r7, r8, r9, sl, ip}^
    16e4:	ldmdapl	r8!, {r1, r2, r9, ip, sp}
    16e8:	ldmdapl	r8!, {r3, ip, pc}^
    16ec:	andgt	pc, r0, sp, asr #17
    16f0:	stmdavs	r0, {r3, r8, fp, ip, pc}
    16f4:	andls	r6, r1, r9, lsl #16
    16f8:			; <UNDEFINED> instruction: 0x0790f8df
    16fc:			; <UNDEFINED> instruction: 0xf0024478
    1700:			; <UNDEFINED> instruction: 0xf8dffdd3
    1704:	ldrbtmi	r3, [fp], #-1932	; 0xfffff874
    1708:	addeq	lr, r0, sl, lsl #22
    170c:			; <UNDEFINED> instruction: 0x2090f8d0
    1710:			; <UNDEFINED> instruction: 0xe6df625a
    1714:			; <UNDEFINED> instruction: 0x377cf8df
    1718:			; <UNDEFINED> instruction: 0x277cf8df
    171c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1720:	ssat	r6, #26, sl, asr #0
    1724:	eorle	r2, r9, r4, ror #16
    1728:	ldmdacs	sl!, {r3, r8, sl, fp, ip, lr, pc}^
    172c:	rscshi	pc, sl, #64	; 0x40
    1730:			; <UNDEFINED> instruction: 0x3768f8df
    1734:			; <UNDEFINED> instruction: 0xf883447b
    1738:	strb	r9, [fp], r8, lsr #32
    173c:	tstle	r7, r3, asr #25
    1740:	smmlscs	ip, pc, r8, pc	; <UNPREDICTABLE>
    1744:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    1748:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    174c:	ldmpl	r8!, {r2, r3, r4, r5, r7, fp, ip, lr}^
    1750:			; <UNDEFINED> instruction: 0xf8df4479
    1754:	stmdavs	r3!, {r3, r4, r6, r8, r9, sl, sp}
    1758:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    175c:	stmdbne	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1760:			; <UNDEFINED> instruction: 0x174cf8df
    1764:			; <UNDEFINED> instruction: 0xf0044479
    1768:			; <UNDEFINED> instruction: 0x4648fd7d
    176c:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    1770:			; <UNDEFINED> instruction: 0xf0403002
    1774:			; <UNDEFINED> instruction: 0x464882d7
    1778:			; <UNDEFINED> instruction: 0xff30f001
    177c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    1780:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1784:	tstlt	fp, r3, lsl r8
    1788:	bcs	1f8d8 <n_frp@@Base+0x4684>
    178c:	rscshi	pc, sl, #64	; 0x40
    1790:			; <UNDEFINED> instruction: 0x2720f8df
    1794:	subsvs	r4, r3, #2046820352	; 0x7a000000
    1798:			; <UNDEFINED> instruction: 0xf8dfe69c
    179c:	andcs	r3, r1, ip, lsl r7
    17a0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    17a4:	tsteq	r0, r3, asr #19
    17a8:			; <UNDEFINED> instruction: 0xf8dfe694
    17ac:	ldrbtmi	r3, [fp], #-1808	; 0xfffff8f0
    17b0:			; <UNDEFINED> instruction: 0xb11a6c9a
    17b4:	blcs	1c428 <n_frp@@Base+0x11d4>
    17b8:	sbcshi	pc, r2, #64	; 0x40
    17bc:	ldmdblt	fp!, {r0, r3, r8, r9, fp, ip, pc}
    17c0:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    17c4:			; <UNDEFINED> instruction: 0xf893447b
    17c8:	blcs	d870 <version_etc_copyright@@Base+0x3898>
    17cc:	andshi	pc, sl, #64	; 0x40
    17d0:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    17d4:			; <UNDEFINED> instruction: 0xf893447b
    17d8:	biclt	r2, sl, r8, lsr #32
    17dc:	bvs	ff69c048 <n_frp@@Base+0xff680df4>
    17e0:	tstle	r5, sl, lsl #6
    17e4:	vldmiavs	ip, {d6-d18}
    17e8:			; <UNDEFINED> instruction: 0xf0402a00
    17ec:	ldmibvs	fp, {r3, r5, r9, pc}^
    17f0:			; <UNDEFINED> instruction: 0xf0402b00
    17f4:	ldmiblt	r4, {r0, r1, r4, r7, r9, pc}
    17f8:			; <UNDEFINED> instruction: 0x16ccf8df
    17fc:	strtmi	r2, [r0], -r5, lsl #4
    1800:			; <UNDEFINED> instruction: 0xf7ff4479
    1804:			; <UNDEFINED> instruction: 0x4621ecf8
    1808:	strtmi	r4, [r0], -r2, lsl #12
    180c:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1810:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    1814:	cfldrsvs	mvf4, [ip], {123}	; 0x7b
    1818:			; <UNDEFINED> instruction: 0xf0002c00
    181c:	movwcs	r8, #234	; 0xea
    1820:	ldrmi	r9, [r8], ip, lsl #6
    1824:	bcs	39844 <n_frp@@Base+0x1e5f0>
    1828:	rsbshi	pc, pc, #0
    182c:	ldrmi	r2, [r3], #-513	; 0xfffffdff
    1830:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1834:	bcs	958bc4 <n_frp@@Base+0x93d970>
    1838:			; <UNDEFINED> instruction: 0xf103d1f5
    183c:			; <UNDEFINED> instruction: 0xf8140a01
    1840:	bcs	949870 <n_frp@@Base+0x92e61c>
    1844:	andcs	sp, r2, #1073741824	; 0x40000000
    1848:			; <UNDEFINED> instruction: 0xf8dfe7f1
    184c:	bl	12f264 <n_frp@@Base+0x114010>
    1850:			; <UNDEFINED> instruction: 0xf8df030a
    1854:	ldrbtmi	r2, [fp], #1664	; 0x680
    1858:			; <UNDEFINED> instruction: 0x4691447a
    185c:	andls	r2, r6, #0, 4
    1860:			; <UNDEFINED> instruction: 0x46594618
    1864:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
    1868:	bl	112a78 <n_frp@@Base+0xf7824>
    186c:			; <UNDEFINED> instruction: 0xf814030a
    1870:	bcs	9c98a0 <n_frp@@Base+0x9ae64c>
    1874:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    1878:			; <UNDEFINED> instruction: 0xf0002a30
    187c:	stmdacs	r0, {r3, r6, r8, pc}
    1880:	strmi	sp, [r1], lr, ror #3
    1884:			; <UNDEFINED> instruction: 0xf7ff9307
    1888:	blls	1fcd90 <n_frp@@Base+0x1e1b3c>
    188c:	beq	c3dcc8 <n_frp@@Base+0xc22a74>
    1890:	ldrbmi	r2, [r1], -sl, lsl #4
    1894:	strmi	r9, [r3], r8, lsl #6
    1898:	andls	pc, r0, r0, asr #17
    189c:			; <UNDEFINED> instruction: 0xf7ff4618
    18a0:			; <UNDEFINED> instruction: 0xf8dbec64
    18a4:	blls	2098ac <n_frp@@Base+0x1ee658>
    18a8:	andls	r2, r7, r2, lsr #20
    18ac:	rsbshi	pc, r6, #0
    18b0:	addsmi	r9, sl, #12, 20	; 0xc000
    18b4:	stmdals	r7, {r0, r3, r4, ip, lr, pc}
    18b8:			; <UNDEFINED> instruction: 0xf8dfb1b8
    18bc:	ldrbtmi	r3, [fp], #-1564	; 0xfffff9e4
    18c0:	mlane	r8, r3, r8, pc	; <UNPREDICTABLE>
    18c4:			; <UNDEFINED> instruction: 0xf0002900
    18c8:	ldmibvs	fp, {r0, r2, r3, r4, r6, r7, r8, pc}^
    18cc:			; <UNDEFINED> instruction: 0xf0002b00
    18d0:	blls	1a203c <n_frp@@Base+0x186de8>
    18d4:			; <UNDEFINED> instruction: 0xf0002b00
    18d8:	stmdacs	r0, {r0, r3, r6, r7, r8, pc}
    18dc:	bichi	pc, r6, r0, asr #6
    18e0:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    18e4:	ldrbtmi	r9, [fp], #-2311	; 0xfffff6f9
    18e8:			; <UNDEFINED> instruction: 0xf8926359
    18ec:	blne	4e58f4 <n_frp@@Base+0x4ca6a0>
    18f0:	svceq	0x0000f1b9
    18f4:	subshi	pc, ip, #0
    18f8:	svceq	0x002ef1b9
    18fc:	bichi	pc, lr, r0
    1900:	bcs	1998c90 <n_frp@@Base+0x197da3c>
    1904:	subhi	pc, r2, #64	; 0x40
    1908:	bl	10e514 <n_frp@@Base+0xf32c0>
    190c:			; <UNDEFINED> instruction: 0x5ce20903
    1910:			; <UNDEFINED> instruction: 0xf0002a00
    1914:	ldfnep	f0, [r9], {254}	; 0xfe
    1918:			; <UNDEFINED> instruction: 0x5c602a25
    191c:			; <UNDEFINED> instruction: 0x460bbf1c
    1920:	tstle	r4, r2, lsl #12
    1924:			; <UNDEFINED> instruction: 0xf0402825
    1928:	movwcc	r8, #8757	; 0x2235
    192c:	bcs	18cbc <version_etc_copyright@@Base+0xece4>
    1930:			; <UNDEFINED> instruction: 0xf1b8d1f1
    1934:			; <UNDEFINED> instruction: 0xf0000f00
    1938:	strbmi	r8, [r1], -r6, lsl #3
    193c:			; <UNDEFINED> instruction: 0xf0044620
    1940:			; <UNDEFINED> instruction: 0xf8dffdf5
    1944:			; <UNDEFINED> instruction: 0xf899359c
    1948:	ldrbtmi	r2, [fp], #-0
    194c:	bcs	1a7b4 <version_etc_copyright@@Base+0x107dc>
    1950:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    1954:	strhi	pc, [ip, #2271]	; 0x8df
    1958:			; <UNDEFINED> instruction: 0xf89844f8
    195c:	blcs	d9b4 <version_etc_copyright@@Base+0x39dc>
    1960:			; <UNDEFINED> instruction: 0xf8dfd047
    1964:	strtmi	r3, [r1], -r4, lsl #11
    1968:	ldmpl	fp!, {sp}^
    196c:	ldrdls	pc, [r0], -r3
    1970:	blx	ffe3d988 <n_frp@@Base+0xffe22734>
    1974:	ldrsbtcs	pc, [r0], -r8	; <UNPREDICTABLE>
    1978:	bcs	13190 <version_etc_copyright@@Base+0x91b8>
    197c:			; <UNDEFINED> instruction: 0x81b4f040
    1980:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1984:	movwls	r4, #25723	; 0x647b
    1988:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    198c:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1990:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1994:			; <UNDEFINED> instruction: 0xf8d36a12
    1998:	bcs	21a10 <n_frp@@Base+0x67bc>
    199c:	movhi	pc, r0
    19a0:	ldrblt	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    19a4:			; <UNDEFINED> instruction: 0xf8df44fb
    19a8:	ldrbtmi	r3, [fp], #-1364	; 0xfffffaac
    19ac:	stmdbcs	r0, {r0, r3, r4, r7, r8, r9, fp, sp, lr}
    19b0:			; <UNDEFINED> instruction: 0x81acf000
    19b4:			; <UNDEFINED> instruction: 0xf0042001
    19b8:			; <UNDEFINED> instruction: 0xf8dffad5
    19bc:	ldrbtmi	r2, [sl], #-1348	; 0xfffffabc
    19c0:	pkhtbmi	r6, r2, r1, asr #23
    19c4:			; <UNDEFINED> instruction: 0xf0002900
    19c8:	mulcs	r2, lr, r1
    19cc:	blx	ff2bd9e4 <n_frp@@Base+0xff2a2790>
    19d0:	strtmi	r9, [r3], -r6, lsl #20
    19d4:			; <UNDEFINED> instruction: 0xf8cd2101
    19d8:	andls	sl, r0, #12
    19dc:	strcs	pc, [r4, #-2271]!	; 0xfffff721
    19e0:	andlt	pc, r8, sp, asr #17
    19e4:			; <UNDEFINED> instruction: 0xf8cd447a
    19e8:	andls	r8, r4, r4
    19ec:			; <UNDEFINED> instruction: 0xf7ff4648
    19f0:			; <UNDEFINED> instruction: 0xf8dfecb0
    19f4:	ldrbtmi	r3, [fp], #-1300	; 0xfffffaec
    19f8:	bcs	1c668 <n_frp@@Base+0x1414>
    19fc:			; <UNDEFINED> instruction: 0xf8dfd160
    1a00:	ldrbtmi	r3, [fp], #-1292	; 0xfffffaf4
    1a04:	ldmvs	fp, {r3, r4, r6, r7, r8, fp, sp, lr}
    1a08:	subsle	r4, r6, #152, 4	; 0x80000009
    1a0c:	strcc	pc, [r0, #-2271]	; 0xfffff721
    1a10:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1a14:	suble	r2, r7, r0, lsl #22
    1a18:			; <UNDEFINED> instruction: 0xf8df2200
    1a1c:	ldrbtmi	r3, [fp], #-1272	; 0xfffffb08
    1a20:	orrsvs	r6, sl, r9, asr sl
    1a24:			; <UNDEFINED> instruction: 0xf8dfb121
    1a28:	andcs	r3, r0, #240, 8	; 0xf0000000
    1a2c:	andsvs	r4, sl, fp, ror r4
    1a30:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1a34:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    1a38:	ldrdcc	pc, [r0], -r8
    1a3c:	ble	1b52510 <n_frp@@Base+0x1b372bc>
    1a40:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1a44:			; <UNDEFINED> instruction: 0xf892447a
    1a48:			; <UNDEFINED> instruction: 0xb1291028
    1a4c:			; <UNDEFINED> instruction: 0x0110e9d2
    1a50:	andeq	lr, r1, #80, 20	; 0x50000
    1a54:	rschi	pc, r2, r0, asr #32
    1a58:			; <UNDEFINED> instruction: 0xf8552401
    1a5c:	tstcs	r1, r3, lsr #32
    1a60:	ldc2	0, cr15, [r2, #-4]
    1a64:	ldrdcc	pc, [r0], -r8
    1a68:			; <UNDEFINED> instruction: 0xf8c83301
    1a6c:	adcsmi	r3, r3, #0
    1a70:	streq	lr, [r0], #-2564	; 0xfffff5fc
    1a74:			; <UNDEFINED> instruction: 0xf8dfdbf1
    1a78:	ldrbtmi	r3, [fp], #-1196	; 0xfffffb54
    1a7c:	mlacc	r8, r3, r8, pc	; <UNPREDICTABLE>
    1a80:			; <UNDEFINED> instruction: 0xf0002b00
    1a84:	stccs	0, cr8, [r0], {179}	; 0xb3
    1a88:	rschi	pc, r4, r0
    1a8c:			; <UNDEFINED> instruction: 0xf8df2000
    1a90:	blmi	ff68acf8 <n_frp@@Base+0xff66faa4>
    1a94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1a98:	blls	35bb08 <n_frp@@Base+0x3408b4>
    1a9c:			; <UNDEFINED> instruction: 0xf040405a
    1aa0:	andlt	r8, pc, r1, lsl #3
    1aa4:	svchi	0x00f0e8bd
    1aa8:	strcc	pc, [r0], #2271	; 0x8df
    1aac:	bvs	1692ca0 <n_frp@@Base+0x1677a4c>
    1ab0:	orrvc	pc, r0, r2, lsr #11
    1ab4:	cmpmi	sl, sl, asr #4
    1ab8:			; <UNDEFINED> instruction: 0xf000e7af
    1abc:	str	pc, [r5, fp, lsl #24]!
    1ac0:	blcs	1c634 <n_frp@@Base+0x13e0>
    1ac4:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    1ac8:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1acc:			; <UNDEFINED> instruction: 0xf893447b
    1ad0:	blcs	db78 <version_etc_copyright@@Base+0x3ba0>
    1ad4:			; <UNDEFINED> instruction: 0xf04fd093
    1ad8:			; <UNDEFINED> instruction: 0xf7ff1001
    1adc:	stmdavc	r4, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    1ae0:	orrle	r2, ip, r0, lsl #24
    1ae4:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1ae8:	strtmi	r2, [r0], -r5, lsl #4
    1aec:			; <UNDEFINED> instruction: 0xf7ff4479
    1af0:	strtmi	lr, [r1], -r2, lsl #23
    1af4:	strtmi	r4, [r0], -r2, lsl #12
    1af8:	bl	ff13fafc <n_frp@@Base+0xff1248a8>
    1afc:			; <UNDEFINED> instruction: 0xf10ae77f
    1b00:	movwcs	r0, #6657	; 0x1a01
    1b04:	eorscc	pc, r0, r9, asr #17
    1b08:	movweq	lr, #43780	; 0xab04
    1b0c:			; <UNDEFINED> instruction: 0xf10ae6a8
    1b10:	movwcs	r0, #6657	; 0x1a01
    1b14:	bl	126734 <n_frp@@Base+0x10b4e0>
    1b18:	strt	r0, [r1], sl, lsl #6
    1b1c:	ldrne	pc, [r8], #-2271	; 0xfffff721
    1b20:	stmib	sp, {r8, r9, sp}^
    1b24:			; <UNDEFINED> instruction: 0xf10d330b
    1b28:	ldrbtmi	r0, [r9], #-2608	; 0xfffff5d0
    1b2c:	ldmib	r1, {r0, r1, r3, r9, sl, fp, sp, pc}^
    1b30:			; <UNDEFINED> instruction: 0xf1122310
    1b34:	strvs	r3, [r8], #-255	; 0xffffff01
    1b38:	rscscc	pc, pc, r3, asr #2
    1b3c:	blmi	fffd2790 <n_frp@@Base+0xfffb753c>
    1b40:	svclt	0x00086448
    1b44:			; <UNDEFINED> instruction: 0xd01f58fd
    1b48:	mvnshi	pc, #14614528	; 0xdf0000
    1b4c:	ldmpl	sp!, {r0, r2, r3, r4, r5, r6, r7, sl, fp, lr}^
    1b50:	ldrbtmi	r4, [ip], #-1272	; 0xfffffb08
    1b54:	blmi	ff4f9b98 <n_frp@@Base+0xff4de944>
    1b58:	ldmpl	fp!, {r0, r1, r3, fp, ip, pc}^
    1b5c:			; <UNDEFINED> instruction: 0xf7ff6819
    1b60:	ldmib	r4, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}^
    1b64:			; <UNDEFINED> instruction: 0xf1122310
    1b68:	strtvs	r3, [r1], #-511	; 0xfffffe01
    1b6c:	mvnscc	pc, r3, asr #2
    1b70:	strbtvs	r4, [r1], #-787	; 0xfffffced
    1b74:	stmdavs	fp!, {r3, ip, lr, pc}
    1b78:			; <UNDEFINED> instruction: 0xf8984651
    1b7c:	ldrtmi	r2, [r0], -r8, lsr #32
    1b80:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1b84:	stclle	8, cr2, [r6]
    1b88:	strcs	r4, [r1], #-4079	; 0xfffff011
    1b8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1b90:	and	r4, lr, pc, ror r4
    1b94:	blcc	67bc8 <n_frp@@Base+0x4c974>
    1b98:	mlacs	r8, r7, r8, pc	; <UNPREDICTABLE>
    1b9c:	addsmi	r5, r1, #49408	; 0xc100
    1ba0:			; <UNDEFINED> instruction: 0xf800bf03
    1ba4:	tstcs	r1, r3
    1ba8:	tstcs	r0, fp, lsl #16
    1bac:	stc2l	0, cr15, [ip], #-4
    1bb0:	stmdavs	fp!, {r2, lr}
    1bb4:			; <UNDEFINED> instruction: 0xf8974651
    1bb8:	ldrtmi	r2, [r0], -r8, lsr #32
    1bbc:	ldc	7, cr15, [r0], {255}	; 0xff
    1bc0:	stclle	14, cr1, [r7], #12
    1bc4:	ldmdavs	fp, {r0, r1, r3, r5, fp, sp, lr}
    1bc8:			; <UNDEFINED> instruction: 0xf57f069b
    1bcc:			; <UNDEFINED> instruction: 0xf7ffaf54
    1bd0:	ldmibmi	lr, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    1bd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bd8:	andcs	r6, r0, r5, lsl #16
    1bdc:	bl	2bfbe0 <n_frp@@Base+0x2a498c>
    1be0:	strmi	r4, [r2], -r9, lsr #12
    1be4:			; <UNDEFINED> instruction: 0xf7ff2000
    1be8:	strb	lr, [r4, -lr, asr #22]
    1bec:			; <UNDEFINED> instruction: 0xf47f2c00
    1bf0:	blmi	ff5ed92c <n_frp@@Base+0xff5d26d8>
    1bf4:	bvs	16d2de8 <n_frp@@Base+0x16b7b94>
    1bf8:	blcs	50808 <n_frp@@Base+0x355b4>
    1bfc:	svcge	0x0046f67f
    1c00:	strb	r2, [r4, -r2]
    1c04:	andcs	r4, r5, #3457024	; 0x34c000
    1c08:	ldrbtmi	r2, [r9], #-0
    1c0c:	b	ffcbfc10 <n_frp@@Base+0xffca49bc>
    1c10:	strmi	r2, [r2], -r0, lsl #2
    1c14:			; <UNDEFINED> instruction: 0xf7ff4608
    1c18:	ldrb	lr, [r9, #2870]	; 0xb36
    1c1c:	andcs	r4, r5, #3375104	; 0x338000
    1c20:	ldrbtmi	r2, [r9], #-0
    1c24:	b	ff9bfc28 <n_frp@@Base+0xff9a49d4>
    1c28:	strmi	r2, [r2], -r0, lsl #2
    1c2c:			; <UNDEFINED> instruction: 0xf7ff4608
    1c30:			; <UNDEFINED> instruction: 0xf8d8eb2a
    1c34:	addsmi	r3, lr, #0
    1c38:	svcge	0x0028f77f
    1c3c:	stccs	7, cr14, [r0], {12}
    1c40:	cfstrdge	mvd15, [sp, #508]!	; 0x1fc
    1c44:	strbmi	lr, [r8], -r0, asr #14
    1c48:	mcrr2	0, 0, pc, r6, cr4	; <UNPREDICTABLE>
    1c4c:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    1c50:			; <UNDEFINED> instruction: 0xe67f63d8
    1c54:	andcs	r4, r5, #3178496	; 0x308000
    1c58:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1c5c:	b	ff2bfc60 <n_frp@@Base+0xff2a4a0c>
    1c60:	strmi	r4, [r2], -r1, lsr #12
    1c64:			; <UNDEFINED> instruction: 0xf7ff4620
    1c68:	strb	lr, [r2, lr, lsl #22]
    1c6c:	andcs	r4, r5, #3096576	; 0x2f4000
    1c70:	ldrbtmi	r2, [r9], #-0
    1c74:	b	fefbfc78 <n_frp@@Base+0xfefa4a24>
    1c78:	strmi	r2, [r2], -r0, lsl #2
    1c7c:			; <UNDEFINED> instruction: 0xf7ff4608
    1c80:	bls	33c890 <n_frp@@Base+0x32163c>
    1c84:	blcs	288a8 <n_frp@@Base+0xd654>
    1c88:	blls	1b8958 <n_frp@@Base+0x19d704>
    1c8c:			; <UNDEFINED> instruction: 0xf47f2b00
    1c90:	blmi	fed6d534 <n_frp@@Base+0xfed522e0>
    1c94:	ldrbtmi	r9, [fp], #-2311	; 0xfffff6f9
    1c98:			; <UNDEFINED> instruction: 0xe62661d9
    1c9c:	andcs	r3, sl, #67108864	; 0x4000000
    1ca0:	stmdbeq	r3, {r2, r8, r9, fp, sp, lr, pc}
    1ca4:	movwcs	r4, #1617	; 0x651
    1ca8:	andcc	pc, r0, fp, asr #17
    1cac:			; <UNDEFINED> instruction: 0xf7ff4648
    1cb0:	blmi	febbc628 <n_frp@@Base+0xfeba13d4>
    1cb4:	ldrdcs	pc, [r0], -fp
    1cb8:	bcs	892eac <n_frp@@Base+0x877c58>
    1cbc:			; <UNDEFINED> instruction: 0xd0736198
    1cc0:	blle	1c4bcc8 <n_frp@@Base+0x1c30a74>
    1cc4:	bl	23fcc8 <n_frp@@Base+0x224a74>
    1cc8:	mulne	r0, r9, r8
    1ccc:			; <UNDEFINED> instruction: 0xf8126802
    1cd0:	bfieq	r2, r1, #0, #17
    1cd4:	stmdbcs	fp!, {r3, r5, r6, sl, ip, lr, pc}
    1cd8:	blls	335e78 <n_frp@@Base+0x31ac24>
    1cdc:			; <UNDEFINED> instruction: 0xe60f1b1b
    1ce0:	addlt	pc, ip, #14614528	; 0xdf0000
    1ce4:			; <UNDEFINED> instruction: 0xe65e44fb
    1ce8:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    1cec:	strb	r9, [fp], -r6, lsl #6
    1cf0:	stfeqd	f7, [r0], {195}	; 0xc3
    1cf4:	blmi	fe853f7c <n_frp@@Base+0xfe838d28>
    1cf8:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    1cfc:			; <UNDEFINED> instruction: 0xf8c0447b
    1d00:	andsvs	ip, r9, #28
    1d04:	ldmibmi	lr, {r0, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    1d08:			; <UNDEFINED> instruction: 0xe65e4479
    1d0c:	ldrbtmi	r4, [r9], #-2461	; 0xfffff663
    1d10:			; <UNDEFINED> instruction: 0xf1b8e650
    1d14:			; <UNDEFINED> instruction: 0xf43f0f00
    1d18:			; <UNDEFINED> instruction: 0xe60eae1d
    1d1c:			; <UNDEFINED> instruction: 0xf47f2c00
    1d20:			; <UNDEFINED> instruction: 0xe66cad7e
    1d24:			; <UNDEFINED> instruction: 0xf0012001
    1d28:	ldmibmi	r7, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    1d2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1d30:			; <UNDEFINED> instruction: 0xf7ff2000
    1d34:	andls	lr, r6, r0, ror #20
    1d38:			; <UNDEFINED> instruction: 0xf0044620
    1d3c:	bls	1c01b0 <n_frp@@Base+0x1a4f5c>
    1d40:	strmi	r2, [r3], -r0, lsl #2
    1d44:			; <UNDEFINED> instruction: 0xf7ff2001
    1d48:	ldmibmi	r0, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    1d4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1d50:			; <UNDEFINED> instruction: 0xf7ff2000
    1d54:	tstcs	r0, r0, asr sl
    1d58:	andcs	r4, r1, r2, lsl #12
    1d5c:	b	fe4bfd60 <n_frp@@Base+0xfe4a4b0c>
    1d60:	andcs	r4, r5, #2277376	; 0x22c000
    1d64:			; <UNDEFINED> instruction: 0xe7f34479
    1d68:	andcs	r4, r5, #2260992	; 0x228000
    1d6c:	andcs	r4, r0, r9, ror r4
    1d70:	b	103fd74 <n_frp@@Base+0x1024b20>
    1d74:			; <UNDEFINED> instruction: 0xf8d99006
    1d78:	ldrb	r0, [lr, r0]
    1d7c:	andcs	r4, r5, #2195456	; 0x218000
    1d80:			; <UNDEFINED> instruction: 0xe7e54479
    1d84:	andcs	r4, r5, #2179072	; 0x214000
    1d88:			; <UNDEFINED> instruction: 0xe7e14479
    1d8c:	andcs	r4, r5, #132, 18	; 0x210000
    1d90:			; <UNDEFINED> instruction: 0xe7cd4479
    1d94:	andcs	r4, r5, #2146304	; 0x20c000
    1d98:			; <UNDEFINED> instruction: 0xe7c94479
    1d9c:	andcs	r4, r5, #2129920	; 0x208000
    1da0:			; <UNDEFINED> instruction: 0xe7c54479
    1da4:	b	b3fda8 <n_frp@@Base+0xb24b54>
    1da8:	andcs	r4, r5, #128, 18	; 0x200000
    1dac:			; <UNDEFINED> instruction: 0xe7bf4479
    1db0:	andcs	r4, r5, #2080768	; 0x1fc000
    1db4:			; <UNDEFINED> instruction: 0xe7bb4479
    1db8:	tstcs	r4, r9, lsr #22
    1dbc:			; <UNDEFINED> instruction: 0xf8df4a1b
    1dc0:	ldmpl	r8!, {r2, r4, r5, r6, r7, r8, ip, pc}^
    1dc4:	ldrbtmi	r5, [r9], #2234	; 0x8ba
    1dc8:			; <UNDEFINED> instruction: 0xf1099100
    1dcc:			; <UNDEFINED> instruction: 0xf8df0358
    1dd0:	ldmdavs	r1, {r3, r5, r6, r7, r8, lr, pc}
    1dd4:	ldrbtmi	r6, [ip], #2050	; 0x802
    1dd8:	andls	r4, r1, #120, 16	; 0x780000
    1ddc:			; <UNDEFINED> instruction: 0xf50c4478
    1de0:			; <UNDEFINED> instruction: 0xf0027298
    1de4:	blmi	1dc0770 <n_frp@@Base+0x1da551c>
    1de8:	bl	252fdc <n_frp@@Base+0x237d88>
    1dec:	stcvs	0, cr0, [r2, #512]	; 0x200
    1df0:			; <UNDEFINED> instruction: 0xf7ff621a
    1df4:	svclt	0x0000bb6f
    1df8:	andeq	r9, r1, ip, ror #20
    1dfc:	andeq	r0, r0, r0, lsl r1
    1e00:	muleq	r0, sl, r9
    1e04:			; <UNDEFINED> instruction: 0x00007fbc
    1e08:	andeq	r9, r1, r6, lsr sl
    1e0c:	andeq	r8, r0, r8, ror r0
    1e10:	andeq	r9, r1, r6, lsr ip
    1e14:	andeq	r9, r1, ip, lsl ip
    1e18:			; <UNDEFINED> instruction: 0x000084b2
    1e1c:	andeq	r9, r1, r0, lsr r7
    1e20:	andeq	r0, r0, r4, lsr #2
    1e24:	andeq	r8, r0, lr, lsr #32
    1e28:	andeq	r9, r1, ip, lsl r7
    1e2c:	andeq	r0, r0, ip, asr r1
    1e30:	andeq	r9, r1, ip, lsl #23
    1e34:	andeq	r9, r1, r6, ror #22
    1e38:	muleq	r0, r8, r8
    1e3c:	andeq	r8, r0, r8
    1e40:	andeq	r9, r1, lr, lsr fp
    1e44:	andeq	r9, r1, lr, lsr #22
    1e48:	andeq	r0, r0, r0, asr r1
    1e4c:	strdeq	r9, [r1], -r4
    1e50:	andeq	r7, r0, r6, lsr #16
    1e54:	andeq	r9, r1, sl, lsl #20
    1e58:			; <UNDEFINED> instruction: 0x00019ab6
    1e5c:	andeq	r9, r1, r6, lsr #21
    1e60:	andeq	r0, r0, r0, lsr #2
    1e64:	andeq	r8, r0, r8, lsr #6
    1e68:	andeq	r7, r0, sl, asr #29
    1e6c:	andeq	r9, r1, r0, lsr #11
    1e70:	andeq	r9, r1, lr, lsr #19
    1e74:	muleq	r1, r2, r9
    1e78:	andeq	r8, r0, ip, asr #5
    1e7c:	andeq	r7, r0, r6, ror #28
    1e80:	andeq	r9, r1, r4, asr #10
    1e84:	andeq	r9, r1, sl, lsl #20
    1e88:	andeq	r9, r1, r6, lsr r9
    1e8c:	muleq	r0, r8, lr
    1e90:			; <UNDEFINED> instruction: 0x000199b6
    1e94:	andeq	r9, r1, r0, lsr #19
    1e98:	ldrdeq	r7, [r0], -r6
    1e9c:	ldrdeq	r9, [r1], -r0
    1ea0:	andeq	r0, r0, r8, lsl r1
    1ea4:	andeq	r0, r0, r8, lsr r1
    1ea8:	andeq	r7, r0, r0, asr lr
    1eac:			; <UNDEFINED> instruction: 0x00007cbe
    1eb0:	andeq	r6, r0, r4, lsr #23
    1eb4:	andeq	r9, r1, r0, ror r8
    1eb8:	andeq	r9, r1, sl, lsl r9
    1ebc:	andeq	r9, r1, lr, lsl #18
    1ec0:	strdeq	r9, [r1], -r8
    1ec4:	andeq	r9, r1, r8, ror #17
    1ec8:	strdeq	r7, [r0], -r4
    1ecc:	andeq	r9, r1, r8, lsr #17
    1ed0:	ldrdeq	r7, [r0], -lr
    1ed4:	andeq	r9, r1, r4, ror #16
    1ed8:	strdeq	r9, [r1], -lr
    1edc:	ldrdeq	r9, [r1], -r6
    1ee0:	andeq	r9, r1, r2, ror r7
    1ee4:	andeq	r9, r1, r4, ror #14
    1ee8:	andeq	r0, r0, ip, lsl r1
    1eec:	andeq	r7, r0, r8, asr #22
    1ef0:	andeq	r9, r1, r4, ror r6
    1ef4:	andeq	r9, r1, sl, lsr #14
    1ef8:	andeq	r7, r0, r4, lsr fp
    1efc:	andeq	r9, r1, r2, lsl r7
    1f00:	strdeq	r9, [r1], -lr
    1f04:	andeq	r7, r0, ip, lsr sp
    1f08:	andeq	r9, r1, r6, asr #13
    1f0c:			; <UNDEFINED> instruction: 0x000196ba
    1f10:	andeq	r9, r1, ip, lsr #13
    1f14:	muleq	r1, lr, r6
    1f18:	ldrdeq	r9, [r1], -r8
    1f1c:	andeq	r0, r0, r4, lsl r1
    1f20:	andeq	r9, r1, r8, ror r6
    1f24:	andeq	r9, r1, r2, asr #12
    1f28:	andeq	r9, r1, r8, lsl #8
    1f2c:	andeq	r9, r1, r8, asr r5
    1f30:	strdeq	r9, [r1], -r0
    1f34:	andeq	r7, r0, r8, asr #25
    1f38:	muleq	r1, r2, r5
    1f3c:	andeq	r0, r0, r0, lsr r1
    1f40:			; <UNDEFINED> instruction: 0x000194b4
    1f44:	andeq	r9, r1, sl, ror #10
    1f48:	andeq	r9, r1, r4, ror r4
    1f4c:	andeq	r7, r0, r2, lsr ip
    1f50:	andeq	r9, r1, r8, asr #9
    1f54:	ldrdeq	r7, [r0], -r2
    1f58:			; <UNDEFINED> instruction: 0x00007bba
    1f5c:	andeq	r9, r1, lr, ror #8
    1f60:	andeq	r7, r0, r2, asr #23
    1f64:	andeq	r7, r0, sl, ror #19
    1f68:	andeq	r9, r1, r6, lsr #8
    1f6c:	andeq	r9, r1, ip, asr #6
    1f70:	andeq	r7, r0, ip, ror #15
    1f74:	ldrdeq	r7, [r0], -lr
    1f78:	andeq	r9, r1, r2, asr #7
    1f7c:	andeq	r9, r1, r8, lsl #6
    1f80:	andeq	r7, r0, r8, ror #1
    1f84:	andeq	r7, r0, r2, ror #1
    1f88:	andeq	r7, r0, r6, ror #17
    1f8c:	andeq	r7, r0, lr, lsr sl
    1f90:	andeq	r7, r0, ip, asr #16
    1f94:	andeq	r7, r0, r8, lsr #15
    1f98:			; <UNDEFINED> instruction: 0x000077b0
    1f9c:	andeq	r7, r0, r8, asr #15
    1fa0:	andeq	r7, r0, ip, lsr #18
    1fa4:	andeq	r7, r0, r0, ror #18
    1fa8:	muleq	r0, r8, r8
    1fac:	strdeq	r7, [r0], -r0
    1fb0:	ldrdeq	r7, [r0], -r0
    1fb4:	muleq	r0, r2, fp
    1fb8:	andeq	r8, r1, r2, lsl lr
    1fbc:	andeq	r7, r0, r0, lsr #14
    1fc0:	ldrdeq	r9, [r1], -r4
    1fc4:	bleq	3e108 <n_frp@@Base+0x22eb4>
    1fc8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1fcc:	strbtmi	fp, [sl], -r2, lsl #24
    1fd0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1fd4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1fd8:	ldrmi	sl, [sl], #776	; 0x308
    1fdc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1fe0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1fe4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1fe8:			; <UNDEFINED> instruction: 0xf85a4b06
    1fec:	stmdami	r6, {r0, r1, ip, sp}
    1ff0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1ff4:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ff8:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ffc:	andeq	r8, r1, r4, lsr #29
    2000:	andeq	r0, r0, r4, lsl #2
    2004:	andeq	r0, r0, r4, lsr r1
    2008:	andeq	r0, r0, ip, lsr r1
    200c:	ldr	r3, [pc, #20]	; 2028 <__assert_fail@plt+0xc0c>
    2010:	ldr	r2, [pc, #20]	; 202c <__assert_fail@plt+0xc10>
    2014:	add	r3, pc, r3
    2018:	ldr	r2, [r3, r2]
    201c:	cmp	r2, #0
    2020:	bxeq	lr
    2024:	b	12b4 <__gmon_start__@plt>
    2028:	andeq	r8, r1, r4, lsl #29
    202c:	andeq	r0, r0, ip, lsr #2
    2030:	blmi	1d4050 <n_frp@@Base+0x1b8dfc>
    2034:	bmi	1d321c <n_frp@@Base+0x1b7fc8>
    2038:	addmi	r4, r3, #2063597568	; 0x7b000000
    203c:	andle	r4, r3, sl, ror r4
    2040:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2044:	ldrmi	fp, [r8, -r3, lsl #2]
    2048:	svclt	0x00004770
    204c:	andeq	r9, r1, r0, lsl #1
    2050:	andeq	r9, r1, ip, ror r0
    2054:	andeq	r8, r1, r0, ror #28
    2058:	andeq	r0, r0, ip, lsl #2
    205c:	stmdbmi	r9, {r3, fp, lr}
    2060:	bmi	253248 <n_frp@@Base+0x237ff4>
    2064:	bne	253250 <n_frp@@Base+0x237ffc>
    2068:	svceq	0x00cb447a
    206c:			; <UNDEFINED> instruction: 0x01a1eb03
    2070:	andle	r1, r3, r9, asr #32
    2074:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2078:	ldrmi	fp, [r8, -r3, lsl #2]
    207c:	svclt	0x00004770
    2080:	andeq	r9, r1, r4, asr r0
    2084:	andeq	r9, r1, r0, asr r0
    2088:	andeq	r8, r1, r4, lsr lr
    208c:	andeq	r0, r0, r8, asr r1
    2090:	blmi	2af4b8 <n_frp@@Base+0x294264>
    2094:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2098:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    209c:	blmi	270650 <n_frp@@Base+0x2553fc>
    20a0:	ldrdlt	r5, [r3, -r3]!
    20a4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    20a8:			; <UNDEFINED> instruction: 0xf7ff6818
    20ac:			; <UNDEFINED> instruction: 0xf7ffe858
    20b0:	blmi	1c1fb4 <n_frp@@Base+0x1a6d60>
    20b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    20b8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    20bc:	andeq	r9, r1, lr, lsl r0
    20c0:	andeq	r8, r1, r4, lsl #28
    20c4:	andeq	r0, r0, r8, lsl #2
    20c8:	andeq	r8, r1, sl, asr pc
    20cc:	strdeq	r8, [r1], -lr
    20d0:	svclt	0x0000e7c4
    20d4:	andeq	r0, r0, r0
    20d8:	mvnsmi	lr, sp, lsr #18
    20dc:	cfstr32	mvfx2, [sp, #-0]
    20e0:	ldrmi	r8, [r6], -r2, lsl #22
    20e4:	strtmi	r4, [r8], ip, lsr #13
    20e8:	blvs	13dbb8 <n_frp@@Base+0x122964>
    20ec:	ldc	8, cr7, [pc, #16]	; 2104 <__assert_fail@plt+0xce8>
    20f0:			; <UNDEFINED> instruction: 0x2c2d8b2a
    20f4:	andcc	fp, r1, r6, lsl #30
    20f8:	strcs	r2, [r0, -r1, lsl #14]
    20fc:	andsvc	r4, pc, r4, lsl #12
    2100:	strtmi	r6, [r0], -r8
    2104:	blcc	8015c <n_frp@@Base+0x64f08>
    2108:	blcs	250dd0 <n_frp@@Base+0x235b7c>
    210c:	cdp	8, 11, cr13, cr5, cr4, {1}
    2110:	vneg.f64	d24, d0
    2114:	svclt	0x0014fa10
    2118:	andcs	r2, r0, #268435456	; 0x10000000
    211c:	svclt	0x00182b00
    2120:	tstlt	sl, r1, lsl #4
    2124:	stfeqd	f7, [r1], {12}
    2128:	svceq	0x000ff1bc
    212c:	streq	pc, [r1, #-79]	; 0xffffffb1
    2130:			; <UNDEFINED> instruction: 0xf1bcd903
    2134:	ssatmi	r0, #9, fp, lsl #30
    2138:	cdp	8, 0, cr13, cr7, cr9, {1}
    213c:			; <UNDEFINED> instruction: 0x46203a90
    2140:	cdp	0, 11, cr6, cr8, cr12, {0}
    2144:			; <UNDEFINED> instruction: 0xf8147be7
    2148:	blcc	c10d54 <n_frp@@Base+0xbf5b00>
    214c:	vmla.f64	d2, d8, d9
    2150:	vmov.f64	d7, #6	; 0x40300000  2.750
    2154:	ldmible	sl, {r0, r1, r2, r6, r8, r9, fp, pc}^
    2158:	stmiblt	pc!, {r0, r2, r3, r4, r5, r8, ip, sp, pc}	; <UNPREDICTABLE>
    215c:	blhi	3d77c <n_frp@@Base+0x22528>
    2160:	blhi	bd45c <n_frp@@Base+0xa2208>
    2164:	pop	{r6, r9, sl, lr}
    2168:	blmi	362930 <n_frp@@Base+0x3476dc>
    216c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2170:			; <UNDEFINED> instruction: 0xf7ff2100
    2174:	stmdacs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    2178:	ldc	0, cr13, [sp], #956	; 0x3bc
    217c:			; <UNDEFINED> instruction: 0xf04f8b02
    2180:	strbmi	r0, [r0], -r3, lsl #16
    2184:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2188:	blhi	123dc54 <n_frp@@Base+0x1222a00>
    218c:			; <UNDEFINED> instruction: 0xf04fe7e6
    2190:	strb	r0, [r5, r2, lsl #16]!
    2194:	andhi	pc, r0, pc, lsr #7
	...
    21a0:	andeq	r8, r1, r0, asr pc
    21a4:	blmi	1114ab8 <n_frp@@Base+0x10f9864>
    21a8:	push	{r1, r3, r4, r5, r6, sl, lr}
    21ac:	strdlt	r4, [fp], r0
    21b0:			; <UNDEFINED> instruction: 0x460558d3
    21b4:	ldmdavs	fp, {r8, r9, sl, sp}
    21b8:			; <UNDEFINED> instruction: 0xf04f9309
    21bc:			; <UNDEFINED> instruction: 0xf7ff0300
    21c0:			; <UNDEFINED> instruction: 0x9705e898
    21c4:	cmnlt	r0, #4, 12	; 0x400000
    21c8:	ldmcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    21cc:	andcc	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
    21d0:	blcs	250e98 <n_frp@@Base+0x235c44>
    21d4:	andcc	sp, r2, r8, asr #18
    21d8:			; <UNDEFINED> instruction: 0xf8b2f004
    21dc:	strtmi	r4, [r9], -r2, lsr #12
    21e0:	bl	13a00 <version_etc_copyright@@Base+0x9a28>
    21e4:			; <UNDEFINED> instruction: 0xf8cd0908
    21e8:			; <UNDEFINED> instruction: 0xf7fe9014
    21ec:			; <UNDEFINED> instruction: 0xf816efec
    21f0:	stccs	0, cr3, [r1], {8}
    21f4:	msreq	SPSR_fc, #-1073741784	; 0xc0000028
    21f8:			; <UNDEFINED> instruction: 0xf383fab3
    21fc:	cmpne	r3, #323584	; 0x4f000
    2200:	movwcs	fp, #3848	; 0xf08
    2204:	teqle	r4, r0, lsl #22
    2208:			; <UNDEFINED> instruction: 0xf8892342
    220c:	movwcs	r3, #1
    2210:	andcc	pc, r2, r9, lsl #17
    2214:			; <UNDEFINED> instruction: 0xf1094b29
    2218:	ldrtmi	r0, [r4], -r2, lsl #4
    221c:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    2220:	blmi	9fa230 <n_frp@@Base+0x9defdc>
    2224:	ldrbtmi	r4, [fp], #-1582	; 0xfffff9d2
    2228:	stmdbge	r5, {r8, r9, ip, pc}
    222c:	ldrtmi	sl, [r0], -r6, lsl #22
    2230:			; <UNDEFINED> instruction: 0xf004220a
    2234:	bllt	e413f8 <n_frp@@Base+0xe261a4>
    2238:	ldmdavc	fp, {r0, r2, r8, r9, fp, ip, pc}
    223c:	ldmib	sp, {r0, r1, r5, r8, r9, fp, ip, sp, pc}^
    2240:	b	159be60 <n_frp@@Base+0x1580c0c>
    2244:	andsle	r0, pc, r7, lsl #6
    2248:			; <UNDEFINED> instruction: 0xf7fe4620
    224c:	bmi	77e0f4 <n_frp@@Base+0x762ea0>
    2250:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    2254:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2258:	subsmi	r9, sl, r9, lsl #22
    225c:	ldrtmi	sp, [r0], -r7, lsr #2
    2260:	andlt	r4, fp, r9, lsr r6
    2264:	mvnshi	lr, #12386304	; 0xbd0000
    2268:			; <UNDEFINED> instruction: 0x463c4b17
    226c:	ldrbtmi	r4, [fp], #-1582	; 0xfffff9d2
    2270:			; <UNDEFINED> instruction: 0xf819e7da
    2274:	blcc	c11280 <n_frp@@Base+0xbf602c>
    2278:	stmible	r5, {r0, r3, r8, r9, fp, sp}^
    227c:			; <UNDEFINED> instruction: 0x46344b13
    2280:	andvc	pc, r0, r9, lsl #17
    2284:			; <UNDEFINED> instruction: 0xe7cf447b
    2288:			; <UNDEFINED> instruction: 0xf7fe4620
    228c:	ldmdbmi	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    2290:	andcs	r2, r0, r5, lsl #4
    2294:			; <UNDEFINED> instruction: 0xf7fe4479
    2298:	andls	lr, r3, lr, lsr #31
    229c:			; <UNDEFINED> instruction: 0xf0034628
    22a0:	bls	101c4c <n_frp@@Base+0xe69f8>
    22a4:	strmi	r2, [r3], -r0, lsl #2
    22a8:			; <UNDEFINED> instruction: 0xf7fe2001
    22ac:			; <UNDEFINED> instruction: 0xf7feefec
    22b0:	svclt	0x0000efa8
    22b4:	strdeq	r8, [r1], -r4
    22b8:	andeq	r0, r0, r0, lsl r1
    22bc:	andeq	r5, r0, r6, lsl #24
    22c0:	strdeq	r5, [r0], -r2
    22c4:	andeq	r8, r1, sl, asr #24
    22c8:	andeq	r5, r0, sl, lsr #23
    22cc:	muleq	r0, r4, fp
    22d0:	muleq	r0, ip, fp
    22d4:	cfstr64ne	mvdx11, [r1], {16}
    22d8:	ldrbtmi	r4, [ip], #-3075	; 0xfffff3fd
    22dc:	adcvs	r6, r1, r0, ror #17
    22e0:			; <UNDEFINED> instruction: 0xf852f004
    22e4:	ldclt	0, cr6, [r0, #-896]	; 0xfffffc80
    22e8:	andeq	r8, r1, r2, ror #27
    22ec:	svcmi	0x00f0e92d
    22f0:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    22f4:	ldrmi	r8, [sp], -sl, lsl #22
    22f8:	ldrmi	pc, [r4], #-2271	; 0xfffff721
    22fc:	ldrne	pc, [r4], #-2271	; 0xfffff721
    2300:			; <UNDEFINED> instruction: 0xf8df447c
    2304:	sbclt	r7, r5, r4, lsl r4
    2308:	ldrbtmi	r5, [pc], #-2145	; 2310 <__assert_fail@plt+0xef4>
    230c:	stmdavs	r9, {r2, r4, r9, sl, lr}
    2310:			; <UNDEFINED> instruction: 0xf04f9143
    2314:			; <UNDEFINED> instruction: 0xf8df0100
    2318:	ldmdapl	sl!, {r2, sl, ip}^
    231c:	cmnlt	r1, #1114112	; 0x110000
    2320:	movwcs	lr, #2513	; 0x9d1
    2324:	svclt	0x00081c58
    2328:	svccc	0x00fff1b2
    232c:	addsmi	sp, sp, #16
    2330:	addsmi	fp, r4, #8, 30
    2334:	ldmib	r1, {r0, r2, r8, r9, ip, lr, pc}^
    2338:	adcmi	r2, fp, #134217728	; 0x8000000
    233c:	adcmi	fp, r2, #8, 30
    2340:	ldmib	r1!, {r0, r1, r2, r3, r4, r9, ip, lr, pc}^
    2344:	mrrcne	3, 0, r2, r8, cr4
    2348:			; <UNDEFINED> instruction: 0xf1b2bf08
    234c:	strdle	r3, [lr, #255]!	; 0xff
    2350:			; <UNDEFINED> instruction: 0x46304bf3
    2354:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2358:	mcr	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    235c:	bmi	ffc4a368 <n_frp@@Base+0xffc2f114>
    2360:	ldrbtmi	r4, [sl], #-3052	; 0xfffff414
    2364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2368:	subsmi	r9, sl, r3, asr #22
    236c:	ldrbhi	pc, [r2, r0, asr #32]!	; <UNPREDICTABLE>
    2370:	ldc	0, cr11, [sp], #276	; 0x114
    2374:	pop	{r1, r3, r8, r9, fp, pc}
    2378:	blcs	26340 <n_frp@@Base+0xb0ec>
    237c:	stccs	15, cr11, [r1], {8}
    2380:			; <UNDEFINED> instruction: 0xf8dfd1e6
    2384:	ldrbtmi	sl, [sl], #932	; 0x3a4
    2388:			; <UNDEFINED> instruction: 0x9010f8da
    238c:	svceq	0x0000f1b9
    2390:			; <UNDEFINED> instruction: 0x4630d019
    2394:	svc	0x00acf7fe
    2398:	strbmi	r4, [r8], -r0, lsl #13
    239c:	svc	0x00a8f7fe
    23a0:	ldmdble	r0, {r7, r8, sl, lr}
    23a4:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    23a8:	bl	193cd0 <n_frp@@Base+0x178a7c>
    23ac:			; <UNDEFINED> instruction: 0xf7fe0108
    23b0:			; <UNDEFINED> instruction: 0xf89aeed0
    23b4:	stmdacs	r0, {r2, r4, ip, sp}
    23b8:	adchi	pc, r0, #64	; 0x40
    23bc:	andeq	pc, r8, r6, lsl #16
    23c0:			; <UNDEFINED> instruction: 0xf0402b00
    23c4:	ldmdavc	r3!, {r0, r1, r5, r6, r8, r9, pc}
    23c8:	blcs	26fe8 <n_frp@@Base+0xbd94>
    23cc:	msrhi	SPSR_fsc, #0
    23d0:	svc	0x0082f7fe
    23d4:	blls	193e9c <n_frp@@Base+0x178c48>
    23d8:	and	r6, r2, r2, lsl #16
    23dc:	svccc	0x0001f818
    23e0:			; <UNDEFINED> instruction: 0xf832b11b
    23e4:	bfieq	r3, r3, #0, #28
    23e8:			; <UNDEFINED> instruction: 0xf8dfd4f8
    23ec:	ldrbtmi	r9, [r9], #832	; 0x340
    23f0:			; <UNDEFINED> instruction: 0x3018f8d9
    23f4:			; <UNDEFINED> instruction: 0xf0402b00
    23f8:			; <UNDEFINED> instruction: 0xf89980dd
    23fc:	stclmi	0, cr3, [ip], {20}
    2400:	ldc	0, cr2, [pc]	; 2408 <__assert_fail@plt+0xfec>
    2404:	ldrbtmi	r7, [ip], #-3009	; 0xfffff43f
    2408:			; <UNDEFINED> instruction: 0xf8d4900c
    240c:	stc	0, cr10, [sp, #128]	; 0x80
    2410:			; <UNDEFINED> instruction: 0xf1aa7b0e
    2414:	bcs	82c28 <n_frp@@Base+0x679d4>
    2418:			; <UNDEFINED> instruction: 0xf44fbf34
    241c:			; <UNDEFINED> instruction: 0xf44f6b80
    2420:	blcs	21210 <n_frp@@Base+0x5fbc>
    2424:	rschi	pc, pc, r0, asr #32
    2428:	msreq	CPSR_fsx, #1073741827	; 0x40000003
    242c:	stmdbge	ip, {r1, r2, r3, r9, fp, sp, pc}
    2430:			; <UNDEFINED> instruction: 0xf7ff4640
    2434:	stmdacs	r1, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    2438:	vmax.s8	d4, d16, d1
    243c:	blmi	fef629a0 <n_frp@@Base+0xfef4774c>
    2440:	ldrbtmi	r9, [fp], #-3084	; 0xfffff3f4
    2444:	ldrdpl	lr, [r0, -r3]
    2448:	strtmi	r4, [sl], -r0, lsr #12
    244c:	svc	0x00cef7fe
    2450:			; <UNDEFINED> instruction: 0xf0002800
    2454:	strcs	r8, [r0], #-239	; 0xffffff11
    2458:	ldrbtmi	r4, [fp], #-2999	; 0xfffff449
    245c:	blcs	218d0 <n_frp@@Base+0x667c>
    2460:	eorshi	pc, lr, #64	; 0x40
    2464:	ldmdavc	r9, {r2, r3, r8, r9, fp, ip, pc}
    2468:	stmdbcs	r0, {r1, r2, r8, r9, ip, pc}
    246c:	eorhi	pc, lr, #0
    2470:			; <UNDEFINED> instruction: 0xf7fe9109
    2474:	stmdbls	r9, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    2478:	stmdavs	r0, {r1, r2, r8, r9, fp, ip, pc}
    247c:	movwcc	lr, #4098	; 0x1002
    2480:	ldmdavc	r9, {r2, r3, r8, r9, ip, pc}
    2484:	andscs	pc, r1, r0, lsr r8	; <UNPREDICTABLE>
    2488:	streq	pc, [r1, #-18]	; 0xffffffee
    248c:	stmiami	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2490:	ldrbtmi	r9, [r8], #-777	; 0xfffffcf7
    2494:			; <UNDEFINED> instruction: 0xf7fe9106
    2498:	stmdacs	r0, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    249c:	ldrbhi	pc, [r5, #0]!	; <UNPREDICTABLE>
    24a0:	svceq	0x0000f1ba
    24a4:	strbhi	pc, [r0, #0]!	; <UNPREDICTABLE>
    24a8:	blls	2688c8 <n_frp@@Base+0x24d674>
    24ac:	subeq	pc, r5, #1073741864	; 0x40000028
    24b0:	bcs	56f000 <n_frp@@Base+0x553dac>
    24b4:	stmibmi	r2!, {r0, r1, fp, ip, lr, pc}
    24b8:			; <UNDEFINED> instruction: 0xf8514479
    24bc:			; <UNDEFINED> instruction: 0xf1ba5022
    24c0:			; <UNDEFINED> instruction: 0xf1030f01
    24c4:	andls	r0, ip, #268435456	; 0x10000000
    24c8:	strbhi	pc, [r1]	; <UNPREDICTABLE>
    24cc:	svceq	0x0004f1ba
    24d0:	subhi	pc, ip, #0
    24d4:	blt	fe43dcf8 <n_frp@@Base+0xfe422aa4>
    24d8:	vmov.32	r4, d24[1]
    24dc:	ldrbtmi	r7, [fp], #-3047	; 0xfffff419
    24e0:	stccs	13, cr7, [r0, #-104]	; 0xffffff98
    24e4:	ldrhi	pc, [r1, -r0]!
    24e8:	cdp	14, 11, cr1, cr0, cr12, {3}
    24ec:			; <UNDEFINED> instruction: 0xf0008b47
    24f0:	cfstr32cc	mvfx8, [r1], {201}	; 0xc9
    24f4:	blhi	1fdd9c <n_frp@@Base+0x1e2b48>
    24f8:	bcs	36cec <n_frp@@Base+0x1ba98>
    24fc:	andshi	pc, r0, #64	; 0x40
    2500:	blvc	3bdb7c <n_frp@@Base+0x3a2928>
    2504:	blvc	23dda8 <n_frp@@Base+0x222b54>
    2508:	blvc	3bdb44 <n_frp@@Base+0x3a28f0>
    250c:	blcs	29144 <n_frp@@Base+0xdef0>
    2510:	sbchi	pc, pc, r0
    2514:	blcs	20588 <n_frp@@Base+0x5334>
    2518:	sbchi	pc, fp, r0
    251c:	ldrbtmi	r4, [fp], #-2954	; 0xfffff476
    2520:	blcs	dce94 <n_frp@@Base+0xc1c40>
    2524:			; <UNDEFINED> instruction: 0xf04fbf08
    2528:	andsle	r0, ip, r5, lsl #18
    252c:	andcs	r4, r5, #138240	; 0x21c00
    2530:	andcs	r4, r0, r7, lsl #19
    2534:			; <UNDEFINED> instruction: 0x4691447b
    2538:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    253c:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    2540:	strmi	r4, [r2], -r1, asr #12
    2544:	andls	r2, r9, #0
    2548:	stc2	0, cr15, [ip, #-12]
    254c:	andls	r9, r6, ip, lsl #18
    2550:			; <UNDEFINED> instruction: 0xf0032001
    2554:	blls	1c1978 <n_frp@@Base+0x1a6724>
    2558:	strmi	r9, [r1], -r9, lsl #20
    255c:	tstls	r0, r8, lsr #12
    2560:			; <UNDEFINED> instruction: 0xf7fe2100
    2564:	blmi	1efdfac <n_frp@@Base+0x1ee2d58>
    2568:	blhi	3bdbe4 <n_frp@@Base+0x3a2990>
    256c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2570:	ldmib	r3, {r1, r8}^
    2574:	stmdbcs	r0, {r2, r8, r9, fp, sp, pc}
    2578:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    257c:	tsthi	r4, r0	; <UNPREDICTABLE>
    2580:	blx	1c3e59e <n_frp@@Base+0x1c2334a>
    2584:	bleq	67d690 <n_frp@@Base+0x66243c>
    2588:			; <UNDEFINED> instruction: 0x46594650
    258c:	blx	1abe5aa <n_frp@@Base+0x1aa3356>
    2590:	blls	23de3c <n_frp@@Base+0x222be8>
    2594:	bleq	5fd6a0 <n_frp@@Base+0x5e244c>
    2598:	blhi	1fdfc4 <n_frp@@Base+0x1e2d70>
    259c:	svceq	0x0001f1b9
    25a0:	tsthi	sl, r0, asr #4	; <UNPREDICTABLE>
    25a4:			; <UNDEFINED> instruction: 0x46304b5e
    25a8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    25ac:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    25b0:	ldrb	r2, [r4], r0
    25b4:	svclt	0x00d82c01
    25b8:	svclt	0x000a4546
    25bc:	strcs	r2, [r1], #-1024	; 0xfffffc00
    25c0:	andsmi	pc, ip, r9, asr #17
    25c4:	ldrtmi	sp, [r0], -sl
    25c8:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    25cc:	ldrdcs	pc, [r8], -r9
    25d0:			; <UNDEFINED> instruction: 0xf8c94290
    25d4:	movwle	r0, #4124	; 0x101c
    25d8:	mrc2	7, 3, pc, cr12, cr15, {7}
    25dc:	ldrbtmi	r4, [ip], #-3166	; 0xfffff3a2
    25e0:	blcs	21a74 <n_frp@@Base+0x6820>
    25e4:			; <UNDEFINED> instruction: 0xf8d4d15a
    25e8:	andcs	sl, r0, r0, lsr #32
    25ec:	movwls	r2, #49408	; 0xc100
    25f0:	andeq	pc, r3, #-2147483606	; 0x8000002a
    25f4:	smlabteq	lr, sp, r9, lr
    25f8:	svclt	0x00342a02
    25fc:	blvs	fe03f740 <n_frp@@Base+0xfe0244ec>
    2600:	blvc	1ebf744 <n_frp@@Base+0x1ea44f0>
    2604:	blmi	157c24c <n_frp@@Base+0x1560ff8>
    2608:	ldmpl	fp!, {r0, r6, r9, sl, lr}^
    260c:			; <UNDEFINED> instruction: 0xf003681d
    2610:	stmdavs	r1!, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
    2614:	andls	r2, r6, pc, lsl #8
    2618:			; <UNDEFINED> instruction: 0xf0032001
    261c:	blls	1c18b0 <n_frp@@Base+0x1a665c>
    2620:	strls	r2, [r1], #-257	; 0xfffffeff
    2624:	andls	r4, r0, #2097152	; 0x200000
    2628:	strtmi	r4, [r8], -sp, asr #20
    262c:			; <UNDEFINED> instruction: 0xf7fe447a
    2630:	usat	lr, #25, r0, lsl #29
    2634:	blvc	d3dcb8 <n_frp@@Base+0xd22a64>
    2638:			; <UNDEFINED> instruction: 0xf10d1960
    263c:	bge	403300 <n_frp@@Base+0x3e80ac>
    2640:	andls	sl, ip, sp, lsl #18
    2644:	blvc	43dc80 <n_frp@@Base+0x422a2c>
    2648:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    264c:	stmdale	ip, {r0, fp, sp}^
    2650:	mlacc	pc, sp, r8, pc	; <UNPREDICTABLE>
    2654:	strmi	fp, [r1], r8, lsl #30
    2658:			; <UNDEFINED> instruction: 0xf0402b00
    265c:	ldmib	sp, {r0, r2, r3, r4, r7, r8, pc}^
    2660:	lfm	f4, 4, [sp, #48]	; 0x30
    2664:	blne	5192ac <n_frp@@Base+0x4fe058>
    2668:	cdp	0, 11, cr13, cr2, cr11, {0}
    266c:	vmulne.f64	d23, d3, d4
    2670:	blvs	11fe138 <n_frp@@Base+0x11e2ee4>
    2674:	blcc	76688 <n_frp@@Base+0x5b434>
    2678:	blvc	1bdf1c <n_frp@@Base+0x1a2cc8>
    267c:	mcr	1, 4, sp, cr5, cr11, {7}
    2680:			; <UNDEFINED> instruction: 0xf89d5b07
    2684:	ldc	0, cr3, [sp, #184]	; 0xb8
    2688:	blcs	212c8 <n_frp@@Base+0x6074>
    268c:	ldrbthi	pc, [r2], #0	; <UNPREDICTABLE>
    2690:	blpl	117df74 <n_frp@@Base+0x1162d20>
    2694:	blpl	3bdcd0 <n_frp@@Base+0x3a2a7c>
    2698:	ldrb	r9, [sp], ip, lsl #4
    269c:	tstcs	r1, pc, lsr #16
    26a0:	stmibvs	r3!, {r4, r5, r9, fp, lr}^
    26a4:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    26a8:			; <UNDEFINED> instruction: 0xf7fe6800
    26ac:	stcvc	14, cr14, [r3, #-328]!	; 0xfffffeb8
    26b0:			; <UNDEFINED> instruction: 0xf1b9e6a5
    26b4:			; <UNDEFINED> instruction: 0xf47f0f01
    26b8:	blmi	aee418 <n_frp@@Base+0xad31c4>
    26bc:			; <UNDEFINED> instruction: 0xf893447b
    26c0:	blcs	e768 <version_etc_copyright@@Base+0x4790>
    26c4:	svcge	0x004ff43f
    26c8:	andcs	r4, r5, #40, 18	; 0xa0000
    26cc:	ldrbtmi	r2, [r9], #-0
    26d0:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    26d4:	strbmi	r9, [r0], -r6
    26d8:	mcrr2	0, 0, pc, ip, cr3	; <UNPREDICTABLE>
    26dc:	bls	18aae4 <n_frp@@Base+0x16f890>
    26e0:	strmi	r4, [r8], -r3, lsl #12
    26e4:	stcl	7, cr15, [lr, #1016]	; 0x3f8
    26e8:			; <UNDEFINED> instruction: 0x4681e73d
    26ec:	movweq	pc, #8617	; 0x21a9	; <UNPREDICTABLE>
    26f0:	vqdmulh.s<illegal width 8>	d2, d0, d4
    26f4:	ldm	pc, {r1, r2, r3, r6, r9, sl, pc}^	; <UNPREDICTABLE>
    26f8:	eorseq	pc, fp, r3, lsl r0	; <UNPREDICTABLE>
    26fc:	cmpeq	r5, pc, asr #2
    2700:	cmpeq	fp, r7, asr #2
    2704:	andhi	pc, r0, pc, lsr #7
	...
    2710:	muleq	r1, ip, fp
    2714:	andeq	r0, r0, r0, lsl r1
    2718:	muleq	r1, r2, fp
    271c:	andeq	r0, r0, r8, lsr #2
    2720:	andeq	r0, r0, r8, lsr r1
    2724:	andeq	r8, r1, sl, lsr fp
    2728:	andeq	r8, r1, r6, lsr sp
    272c:	andeq	r8, r1, lr, asr #25
    2730:			; <UNDEFINED> instruction: 0x00018cb6
    2734:	andeq	r8, r1, sl, ror ip
    2738:	andeq	r8, r1, r2, ror #24
    273c:	andeq	r5, r0, r6, lsl #19
    2740:	andeq	r7, r0, r0, lsr #9
    2744:	ldrdeq	r8, [r1], -lr
    2748:	muleq	r1, lr, fp
    274c:	ldrdeq	r8, [r1], -r0
    2750:	andeq	r5, r0, r8, lsr #23
    2754:	muleq	r1, r8, sl
    2758:	ldrdeq	r8, [r1], -lr
    275c:	andeq	r0, r0, ip, lsl r1
    2760:			; <UNDEFINED> instruction: 0x000059b0
    2764:	andeq	r5, r0, lr, lsl #18
    2768:	andeq	r8, r1, r0, lsl #20
    276c:	andeq	r5, r0, r2, lsr sl
    2770:	strcs	r4, [r0], #-2531	; 0xfffff61d
    2774:	blmi	ff8d3960 <n_frp@@Base+0xff8b870c>
    2778:	bvs	16d396c <n_frp@@Base+0x16b8718>
    277c:			; <UNDEFINED> instruction: 0xf43f2b03
    2780:	blmi	ff86e350 <n_frp@@Base+0xff8530fc>
    2784:	andcs	r2, r0, r5, lsl #4
    2788:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    278c:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2790:	strbmi	r4, [r0], -r2, lsl #12
    2794:			; <UNDEFINED> instruction: 0xf0039206
    2798:	bls	1c1754 <n_frp@@Base+0x1a6500>
    279c:	strmi	r2, [r3], -r0, lsl #2
    27a0:			; <UNDEFINED> instruction: 0xf7fe4628
    27a4:			; <UNDEFINED> instruction: 0xe6deed70
    27a8:	svceq	0x0000f1bb
    27ac:			; <UNDEFINED> instruction: 0xf1babf08
    27b0:			; <UNDEFINED> instruction: 0xf47f0f01
    27b4:	ldrbt	sl, [r1], r5, ror #29
    27b8:	blvc	ff17de3c <n_frp@@Base+0xff162be8>
    27bc:	ldrbtmi	r4, [fp], #-3027	; 0xfffff42d
    27c0:	blhi	ff1fe298 <n_frp@@Base+0xff1e3044>
    27c4:			; <UNDEFINED> instruction: 0xf1b3699b
    27c8:	svclt	0x00183fff
    27cc:	mrc	6, 7, r4, cr1, cr12, {0}
    27d0:	blle	801018 <n_frp@@Base+0x7e5dc4>
    27d4:	blvc	ff03de58 <n_frp@@Base+0xff022c04>
    27d8:	blhi	ff1fe2b0 <n_frp@@Base+0xff1e305c>
    27dc:	blx	43e3a8 <n_frp@@Base+0x423154>
    27e0:	mrc	8, 5, sp, cr2, cr8, {0}
    27e4:	movwcs	r6, #2820	; 0xb04
    27e8:	blvc	123e2b0 <n_frp@@Base+0x122305c>
    27ec:	cdp	0, 11, cr14, cr0, cr10, {0}
    27f0:	vcmp.f64	d5, d7
    27f4:	vsqrt.f64	d21, d6
    27f8:	vmov.i16	d31, #0	; 0x0000
    27fc:	cdp	4, 8, cr8, cr7, cr1, {0}
    2800:	movwcc	r7, #6918	; 0x1b06
    2804:	blvc	ff03e2e0 <n_frp@@Base+0xff02308c>
    2808:	blx	43e3d4 <n_frp@@Base+0x423180>
    280c:	cdp	5, 11, cr13, cr1, cr15, {7}
    2810:	strb	r5, [lr, r7, asr #22]!
    2814:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    2818:	ldmdblt	r5, {r0, r2, r3, r4, r6, r7, r9, fp, sp, lr}
    281c:			; <UNDEFINED> instruction: 0xf2002c0f
    2820:	bmi	fef22ee4 <n_frp@@Base+0xfef07c90>
    2824:	blmi	fef0acc0 <n_frp@@Base+0xfeeefa6c>
    2828:	strbeq	pc, [sp], -sp, lsl #2	; <UNPREDICTABLE>
    282c:			; <UNDEFINED> instruction: 0xf88d447a
    2830:	ldrbtmi	r1, [fp], #-76	; 0xffffffb4
    2834:	ldrsbtls	pc, [r0], -r2	; <UNPREDICTABLE>
    2838:			; <UNDEFINED> instruction: 0xa01cf8d3
    283c:	svceq	0x0000f1b9
    2840:			; <UNDEFINED> instruction: 0xf10dd004
    2844:			; <UNDEFINED> instruction: 0x2327064e
    2848:	subcc	pc, sp, sp, lsl #17
    284c:	ldrbtmi	r4, [fp], #-2995	; 0xfffff44d
    2850:	bcs	1d5c0 <n_frp@@Base+0x236c>
    2854:	orrhi	pc, r6, r0, asr #32
    2858:	sbclt	pc, r4, #14614528	; 0xdf0000
    285c:			; <UNDEFINED> instruction: 0xf89b44fb
    2860:			; <UNDEFINED> instruction: 0xf1b88014
    2864:			; <UNDEFINED> instruction: 0xf0400f00
    2868:	stfcsd	f0, [r0, #-136]	; 0xffffff78
    286c:	addshi	pc, lr, r0, asr #32
    2870:			; <UNDEFINED> instruction: 0xf0002c00
    2874:	mcrne	4, 3, r8, cr5, cr5, {4}
    2878:	blls	13e348 <n_frp@@Base+0x1230f4>
    287c:	ldrhi	pc, [r0, #-0]!
    2880:	cdp	6, 11, cr4, cr0, cr11, {1}
    2884:	blcc	5d5b0 <n_frp@@Base+0x4235c>
    2888:	blls	1be134 <n_frp@@Base+0x1a2ee0>
    288c:	ldfd	f5, [pc, #1004]	; 2c80 <__assert_fail@plt+0x1864>
    2890:	vmov.32	d25[1], r7
    2894:	vmul.f64	d9, d9, d8
    2898:	mrrc	11, 0, r7, r1, cr7
    289c:			; <UNDEFINED> instruction: 0xf0050b17
    28a0:			; <UNDEFINED> instruction: 0xf005fa1d
    28a4:	vldr.16	s30, [pc, #462]	; 2a7a <__assert_fail@plt+0x165e>
    28a8:	mcrr	11, 9, r7, r1, cr0
    28ac:	vmov.32	d6[1], r0
    28b0:	vadd.f64	d10, d9, d7
    28b4:			; <UNDEFINED> instruction: 0xf1ba9b4a
    28b8:	vmax.f32	d0, d0, d4
    28bc:	ldm	pc, {r0, r4, r5, r6, r8, sl, pc}^	; <UNPREDICTABLE>
    28c0:	andeq	pc, r0, #26
    28c4:	mvnseq	r0, sl, lsr #5
    28c8:	movweq	r0, #33564	; 0x831c
    28cc:	svceq	0x0004f1ba
    28d0:	blmi	fe53695c <n_frp@@Base+0xfe51b708>
    28d4:	blhi	3e3b8 <n_frp@@Base+0x23164>
    28d8:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    28dc:			; <UNDEFINED> instruction: 0xe60c7d1a
    28e0:	blvc	3bdf5c <n_frp@@Base+0x3a2d08>
    28e4:	blmi	fe40acf0 <n_frp@@Base+0xfe3efa9c>
    28e8:	ldmpl	fp!, {r4, r7, r9, fp, lr}^
    28ec:	cfstrs	mvf4, [sp, #488]	; 0x1e8
    28f0:	strls	r7, [r2], #-2816	; 0xfffff500
    28f4:			; <UNDEFINED> instruction: 0xf7fe6818
    28f8:	ldr	lr, [r3, #3372]!	; 0xd2c
    28fc:			; <UNDEFINED> instruction: 0xf43f2b00
    2900:	blmi	fe26de90 <n_frp@@Base+0xfe252c3c>
    2904:	stmmi	sl, {r1, r2, r4, r9, sp}
    2908:	ldmpl	fp!, {r0, r8, sp}^
    290c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2910:	stc	7, cr15, [lr], {254}	; 0xfe
    2914:	stmibmi	r7, {r0, r1, r2, r4, r6, r8, sl, sp, lr, pc}
    2918:	stmdbeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    291c:			; <UNDEFINED> instruction: 0xe72a4479
    2920:	ldrbmi	r4, [fp], -r1, lsl #17
    2924:	smlabbcs	r1, r4, sl, r4
    2928:	andge	pc, r0, r7, asr r8	; <UNPREDICTABLE>
    292c:	cfstrs	mvf4, [sp, #488]	; 0x1e8
    2930:	strls	r8, [r0, #-2818]	; 0xfffff4fe
    2934:	ldrdeq	pc, [r0], -sl
    2938:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    293c:	blvc	3bdfb8 <n_frp@@Base+0x3a2d64>
    2940:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
    2944:	blhi	1fe1ec <n_frp@@Base+0x1e2f98>
    2948:	stc	13, cr7, [sp, #108]	; 0x6c
    294c:	blcs	2558c <n_frp@@Base+0xa338>
    2950:	cfldrdge	mvd15, [ip, #252]	; 0xfc
    2954:	tstcs	r1, sl, ror sl
    2958:	ldrdeq	pc, [r0], -sl
    295c:	cfstrs	mvf4, [sp, #488]	; 0x1e8
    2960:	vstr	d8, [sp, #8]
    2964:			; <UNDEFINED> instruction: 0xf7fe8b00
    2968:	strb	lr, [pc, #3316]	; 3664 <__assert_fail@plt+0x2248>
    296c:	bcs	1a60adc <n_frp@@Base+0x1a45888>
    2970:	ldrbthi	pc, [pc], #64	; 2978 <__assert_fail@plt+0x155c>	; <UNPREDICTABLE>
    2974:			; <UNDEFINED> instruction: 0xee074a73
    2978:	movwcc	fp, #10896	; 0x2a90
    297c:	ldrbtmi	r9, [sl], #-780	; 0xfffffcf4
    2980:	blvc	ff9fe468 <n_frp@@Base+0xff9e3214>
    2984:	str	r7, [ip, #3346]!	; 0xd12
    2988:	strcs	r4, [r0], #-2415	; 0xfffff691
    298c:	uxtah	r4, r2, r9, ror #8
    2990:	strcs	r4, [r0], #-2414	; 0xfffff692
    2994:	uxtab	r4, lr, r9, ror #8
    2998:	strcs	r4, [r0], #-2413	; 0xfffff693
    299c:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    29a0:	uxtab	r4, r8, r9, ror #8
    29a4:	strcs	r4, [r0], #-2411	; 0xfffff695
    29a8:	uxtab	r4, r4, r9, ror #8
    29ac:	blvc	123e030 <n_frp@@Base+0x1222ddc>
    29b0:	blcs	8a564 <n_frp@@Base+0x6f310>
    29b4:	blge	13be038 <n_frp@@Base+0x13a2de4>
    29b8:	blvs	13fe03c <n_frp@@Base+0x13e2de8>
    29bc:	blhi	ff1fe494 <n_frp@@Base+0xff1e3240>
    29c0:	cdp	15, 11, cr11, cr0, cr8, {1}
    29c4:	vneg.f64	d26, d6
    29c8:	vmov.i16	d31, #0	; 0x0000
    29cc:	ldc	3, cr8, [pc, #348]	; 2b30 <__assert_fail@plt+0x1714>
    29d0:	strcs	r7, [r0], #-2882	; 0xfffff4be
    29d4:	blgt	123e49c <n_frp@@Base+0x1223248>
    29d8:	blhi	ff1fe4b0 <n_frp@@Base+0xff1e325c>
    29dc:	blx	43e5a8 <n_frp@@Base+0x423354>
    29e0:			; <UNDEFINED> instruction: 0xf1b8d94c
    29e4:			; <UNDEFINED> instruction: 0xf0400f00
    29e8:	blmi	16e3914 <n_frp@@Base+0x16c86c0>
    29ec:			; <UNDEFINED> instruction: 0xf8d3447b
    29f0:			; <UNDEFINED> instruction: 0xf1b99018
    29f4:			; <UNDEFINED> instruction: 0xf0003fff
    29f8:	bl	123820 <n_frp@@Base+0x1085cc>
    29fc:	strbmi	r0, [fp, #2884]	; 0xb44
    2a00:	strbmi	fp, [fp], r8, lsr #30
    2a04:	svceq	0x0000f1bb
    2a08:	movthi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
    2a0c:	movweq	pc, #4539	; 0x11bb	; <UNPREDICTABLE>
    2a10:	orrhi	pc, sl, #0
    2a14:	blvc	13e4e4 <n_frp@@Base+0x123290>
    2a18:	mrc	6, 5, r4, cr0, cr10, {0}
    2a1c:	bcc	5d740 <n_frp@@Base+0x424ec>
    2a20:	blvc	1be2c4 <n_frp@@Base+0x1a3070>
    2a24:	movwls	sp, #25083	; 0x61fb
    2a28:	bllt	bfe0ac <n_frp@@Base+0xbe2e58>
    2a2c:	blgt	1fe2e4 <n_frp@@Base+0x1e3090>
    2a30:	blvc	afe0b4 <n_frp@@Base+0xae2e60>
    2a34:	blvc	1fe2ec <n_frp@@Base+0x1e3098>
    2a38:	bleq	5fdb84 <n_frp@@Base+0x5e2930>
    2a3c:			; <UNDEFINED> instruction: 0xf94ef005
    2a40:			; <UNDEFINED> instruction: 0xf918f005
    2a44:	mcrr	11, 0, r9, r1, cr6
    2a48:	vmov.32	d7[1], r0
    2a4c:	vadd.f64	d11, d12, d11
    2a50:			; <UNDEFINED> instruction: 0xf1bacb4b
    2a54:	vmax.f32	d0, d0, d4
    2a58:	ldm	pc, {r5, r7, sl, pc}^	; <UNPREDICTABLE>
    2a5c:	adcseq	pc, r2, sl, lsl r0	; <UNPREDICTABLE>
    2a60:	andseq	r0, sp, #-1073741762	; 0xc000003e
    2a64:	eoreq	r0, r6, #-1342177271	; 0xb0000009
    2a68:	blvc	133e530 <n_frp@@Base+0x13232dc>
    2a6c:	blvc	ff2be544 <n_frp@@Base+0xff2a32f0>
    2a70:	blx	43e63c <n_frp@@Base+0x4233e8>
    2a74:	vdup.16	d28, sp
    2a78:	strcc	ip, [r1], #-2826	; 0xfffff4f6
    2a7c:	blgt	ff03e558 <n_frp@@Base+0xff023304>
    2a80:	blx	43e64c <n_frp@@Base+0x4233f8>
    2a84:	mrc	5, 5, sp, cr1, cr0, {7}
    2a88:	strb	r7, [pc, ip, asr #22]!
    2a8c:	strbmi	r4, [r8], -r6, lsr #22
    2a90:			; <UNDEFINED> instruction: 0xf8d358fb
    2a94:			; <UNDEFINED> instruction: 0xf0038000
    2a98:	bmi	c41454 <n_frp@@Base+0xc26200>
    2a9c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2aa0:	strbmi	r4, [r0], -r3, lsl #12
    2aa4:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2aa8:	ldrtmi	lr, [r0], sp, lsl #9
    2aac:	blmi	7bbd28 <n_frp@@Base+0x7a0ad4>
    2ab0:	stmdami	fp!, {r0, r4, r9, sp}
    2ab4:	ldmpl	fp!, {r0, r8, sp}^
    2ab8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2abc:	bl	fee40abc <n_frp@@Base+0xfee25868>
    2ac0:	mulshi	r4, fp, r8
    2ac4:			; <UNDEFINED> instruction: 0xf47f2d00
    2ac8:			; <UNDEFINED> instruction: 0xe6d1af71
    2acc:	andhi	pc, r0, pc, lsr #7
    2ad0:			; <UNDEFINED> instruction: 0xffffffff
    2ad4:			; <UNDEFINED> instruction: 0xffefffff
    2ad8:			; <UNDEFINED> instruction: 0xffffffff
    2adc:	svcvc	0x00efffff
    2ae0:	andeq	r0, r0, r0
    2ae4:	stccc	0, cr0, [r0], {-0}
    2ae8:	andeq	r0, r0, r0
    2aec:	mvnmi	r0, #0
    2af0:	andeq	r0, r0, r0
    2af4:	addsmi	r0, r0, r0
    2af8:	andeq	r0, r0, r0
    2afc:	addmi	r4, pc, r0
    2b00:	andeq	r5, r0, r4, lsr r7
    2b04:	andeq	r8, r1, r4, asr #18
    2b08:	andeq	r8, r1, ip, ror r8
    2b0c:	andeq	r8, r1, r6, asr #16
    2b10:	andeq	r8, r1, r6, lsr #17
    2b14:	muleq	r1, r0, r8
    2b18:	ldrdeq	r8, [r1], -r2
    2b1c:	andeq	r8, r1, lr, ror #16
    2b20:	andeq	r8, r1, r0, ror #16
    2b24:	andeq	r8, r1, r2, ror #15
    2b28:	andeq	r0, r0, ip, lsl r1
    2b2c:	andeq	r5, r0, r0, asr r7
    2b30:	muleq	r0, r0, r6
    2b34:	andeq	r5, r0, ip, lsr #10
    2b38:	andeq	r5, r0, r8, ror r7
    2b3c:	andeq	r8, r1, sl, ror r7
    2b40:	andeq	r5, r0, r4, ror #14
    2b44:	andeq	r8, r1, lr, lsr r7
    2b48:	andeq	r5, r0, ip, ror #9
    2b4c:			; <UNDEFINED> instruction: 0x000054b4
    2b50:	strdeq	r5, [r0], -r4
    2b54:	andeq	r5, r0, r4, lsr #10
    2b58:	andeq	r8, r1, r8, lsl r6
    2b5c:	andeq	r5, r0, sl, ror #9
    2b60:	andeq	r5, r0, ip, asr #14
    2b64:	stmdagt	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b68:	andls	r4, r1, #48, 12	; 0x3000000
    2b6c:	ldrbtmi	r2, [ip], #831	; 0x33f
    2b70:	teqcs	lr, r1, lsl #4
    2b74:	andgt	pc, r0, sp, asr #17
    2b78:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2b7c:	strbt	r4, [fp], -r6, lsl #8
    2b80:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b84:	bvs	16d3d78 <n_frp@@Base+0x16b8b24>
    2b88:			; <UNDEFINED> instruction: 0xf43f2b03
    2b8c:			; <UNDEFINED> instruction: 0xf8dfad0b
    2b90:	andcs	r3, r5, #64, 16	; 0x400000
    2b94:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2b98:			; <UNDEFINED> instruction: 0xf0002c00
    2b9c:			; <UNDEFINED> instruction: 0xf8df837f
    2ba0:	andcs	r1, r0, r4, lsr r8
    2ba4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ba8:	tstcs	r0, r6, lsr #22
    2bac:	blhi	3e1e8 <n_frp@@Base+0x22f94>
    2bb0:	tstls	r3, r2, lsl #8
    2bb4:	strtmi	r4, [r8], -r2, lsl #12
    2bb8:	bl	1940bb8 <n_frp@@Base+0x1925964>
    2bbc:			; <UNDEFINED> instruction: 0xf04fe4f2
    2bc0:	mrrc	11, 0, r0, r1, cr1
    2bc4:			; <UNDEFINED> instruction: 0xf0050b1c
    2bc8:	strmi	pc, [r2], r9, lsl #17
    2bcc:			; <UNDEFINED> instruction: 0xf0059106
    2bd0:	mcrr	8, 5, pc, r1, cr1	; <UNPREDICTABLE>
    2bd4:	vmov.32	r0, d4[1]
    2bd8:	vsqrt.f64	d23, d12
    2bdc:	strle	pc, [r8, #-2576]	; 0xfffff5f0
    2be0:			; <UNDEFINED> instruction: 0xf11a9b06
    2be4:			; <UNDEFINED> instruction: 0xf1430001
    2be8:			; <UNDEFINED> instruction: 0xf0050100
    2bec:	mcrr	8, 4, pc, r1, cr3	; <UNPREDICTABLE>
    2bf0:	vmov.32	r0, d7[1]
    2bf4:			; <UNDEFINED> instruction: 0xf1bbbb0b
    2bf8:	andle	r0, sp, r0, lsl #30
    2bfc:	movweq	pc, #4539	; 0x11bb	; <UNPREDICTABLE>
    2c00:	orrshi	pc, lr, #0
    2c04:	blvc	13e6d4 <n_frp@@Base+0x123480>
    2c08:	blvs	11fe6d0 <n_frp@@Base+0x11e347c>
    2c0c:	vmul.f64	d3, d7, d1
    2c10:	mvnsle	r7, r6, lsl #22
    2c14:	bllt	1fe648 <n_frp@@Base+0x1e33f4>
    2c18:	bllt	ff03e6f4 <n_frp@@Base+0xff0234a0>
    2c1c:	blx	43e7e8 <n_frp@@Base+0x423594>
    2c20:	eorshi	pc, r9, #0, 2
    2c24:	bllt	ff2be6fc <n_frp@@Base+0xff2a34a8>
    2c28:	blx	43e7f4 <n_frp@@Base+0x4235a0>
    2c2c:	vdiv.f64	d13, d11, d2
    2c30:	strcc	fp, [r1], #-2826	; 0xfffff4f6
    2c34:	bllt	103e710 <n_frp@@Base+0x10234bc>
    2c38:	blx	43e804 <n_frp@@Base+0x4235b0>
    2c3c:			; <UNDEFINED> instruction: 0xf04fbf08
    2c40:	tstle	lr, r0, lsl #20
    2c44:	svceq	0x0000f1b8
    2c48:	sbcshi	pc, r0, #64	; 0x40
    2c4c:			; <UNDEFINED> instruction: 0x3788f8df
    2c50:	svccc	0x00fff1b9
    2c54:	ldrbmi	fp, [r1], r8, lsl #30
    2c58:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c5c:	ldmibvc	fp, {r1, r3, r4, r7, fp, pc}
    2c60:	adcshi	r6, r2, r0, lsr r0
    2c64:	stfcss	f7, [r8], {179}	; 0xb3
    2c68:	orrhi	pc, sl, #0, 4
    2c6c:			; <UNDEFINED> instruction: 0xf014e8df
    2c70:	cmneq	sl, r3, lsr #3
    2c74:	cmneq	lr, lr, asr #2
    2c78:	orreq	r0, sl, lr, lsl #3
    2c7c:	orreq	r0, r2, r6, lsl #3
    2c80:	mrc	1, 5, r0, cr5, cr15, {4}
    2c84:	vsqrt.f64	d27, d0
    2c88:	svclt	0x0048fa10
    2c8c:	blvc	12fe758 <n_frp@@Base+0x12e3504>
    2c90:	cdp	4, 11, cr13, cr0, cr1, {0}
    2c94:	vcvtb.f64.f16	d7, s22
    2c98:	vmov.f64	d6, #68	; 0x3e200000  0.1562500
    2c9c:	vsqrt.f64	d23, d6
    2ca0:	svclt	0x004cfa10
    2ca4:	beq	7ede8 <n_frp@@Base+0x63b94>
    2ca8:	beq	3edec <n_frp@@Base+0x23b98>
    2cac:	svclt	0x00082c00
    2cb0:	beq	3edf4 <n_frp@@Base+0x23ba0>
    2cb4:	cdp	7, 11, cr14, cr5, cr6, {6}
    2cb8:	vsqrt.f64	d25, d0
    2cbc:			; <UNDEFINED> instruction: 0xf100fa10
    2cc0:	mrrc	0, 10, r8, r1, cr10
    2cc4:			; <UNDEFINED> instruction: 0xf0050b19
    2cc8:	strmi	pc, [r5], -r9, lsl #16
    2ccc:			; <UNDEFINED> instruction: 0xf004468a
    2cd0:	mcrr	15, 13, pc, r1, cr1	; <UNPREDICTABLE>
    2cd4:	vmov.32	r0, d4[1]
    2cd8:	vsqrt.f64	d23, d9
    2cdc:	strle	pc, [r6, #-2576]	; 0xfffff5f0
    2ce0:			; <UNDEFINED> instruction: 0xf14a1c68
    2ce4:			; <UNDEFINED> instruction: 0xf0040100
    2ce8:	mcrr	15, 12, pc, r1, cr5	; <UNPREDICTABLE>
    2cec:	vmov.32	r0, d7[1]
    2cf0:	cmnlt	r4, sl, lsl #22
    2cf4:			; <UNDEFINED> instruction: 0xf0001e65
    2cf8:	cdp	2, 11, cr8, cr2, cr14, {7}
    2cfc:	vmov.f64	d7, #4	; 0x40200000  2.5
    2d00:	vstrcc	d6, [r1, #-284]	; 0xfffffee4
    2d04:	blvc	1be5a8 <n_frp@@Base+0x1a3354>
    2d08:	mcr	1, 4, sp, cr10, cr11, {7}
    2d0c:			; <UNDEFINED> instruction: 0xf1b8ab07
    2d10:	andsle	r0, r0, r0, lsl #30
    2d14:			; <UNDEFINED> instruction: 0x36c4f8df
    2d18:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2d1c:	svceq	0x0000f1b9
    2d20:	sbchi	pc, sl, #64	; 0x40
    2d24:	ssatcs	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    2d28:	cfstrs	mvf4, [sp, #488]	; 0x1e8
    2d2c:	strtmi	sl, [r3], -r0, lsl #22
    2d30:			; <UNDEFINED> instruction: 0xf7fe2101
    2d34:			; <UNDEFINED> instruction: 0xf8dfeb0e
    2d38:			; <UNDEFINED> instruction: 0xf10d26ac
    2d3c:	strls	r0, [r1], #-2188	; 0xfffff774
    2d40:	ldrbtmi	r2, [sl], #-896	; 0xfffffc80
    2d44:	blge	be380 <n_frp@@Base+0xa312c>
    2d48:	ldmdavs	r0, {r0, r3, r4, r9, sl, lr}
    2d4c:	bge	4e11a4 <n_frp@@Base+0x4c5f50>
    2d50:	andcs	r9, r1, #0, 4
    2d54:			; <UNDEFINED> instruction: 0x46406030
    2d58:			; <UNDEFINED> instruction: 0xf7fe7134
    2d5c:	ldmdacs	pc!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2d60:	rscshi	pc, sl, #0, 4
    2d64:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    2d68:	cfldrsvc	mvf4, [sp, #-492]	; 0xfffffe14
    2d6c:			; <UNDEFINED> instruction: 0x367cf8df
    2d70:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    2d74:	strbmi	fp, [r0], -ip, asr #2
    2d78:	b	feec0d78 <n_frp@@Base+0xfeea5b24>
    2d7c:	orrcs	r4, r0, #34603008	; 0x2100000
    2d80:	rsbseq	pc, pc, #192, 2	; 0x30
    2d84:			; <UNDEFINED> instruction: 0xf7fe4640
    2d88:	ldrdlt	lr, [r5, lr]
    2d8c:			; <UNDEFINED> instruction: 0x364cf8df
    2d90:	ldmpl	fp!, {r6, r9, sl, lr}^
    2d94:			; <UNDEFINED> instruction: 0xf003681c
    2d98:			; <UNDEFINED> instruction: 0xf8dff8ed
    2d9c:	tstcs	r1, r4, asr r6
    2da0:	blhi	3e3dc <n_frp@@Base+0x23188>
    2da4:	andls	r4, r2, sl, ror r4
    2da8:			; <UNDEFINED> instruction: 0xf7fe4620
    2dac:			; <UNDEFINED> instruction: 0xf8dfead2
    2db0:	strbmi	r4, [r0], -r4, asr #12
    2db4:	b	fe740db4 <n_frp@@Base+0xfe725b60>
    2db8:	stmibvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2dbc:	tstlt	r3, r2, lsr #17
    2dc0:	vhsub.s8	d4, d16, d3
    2dc4:	andcc	r8, r1, sp, asr #4
    2dc8:	movwle	r4, #4752	; 0x1290
    2dcc:	blx	fe0c0dd0 <n_frp@@Base+0xfe0a5b7c>
    2dd0:			; <UNDEFINED> instruction: 0x3624f8df
    2dd4:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    2dd8:			; <UNDEFINED> instruction: 0xf7fe68d8
    2ddc:			; <UNDEFINED> instruction: 0xf8dfea3c
    2de0:	ldmpl	sp!, {r2, r3, r4, r9, sl, ip, sp}^
    2de4:			; <UNDEFINED> instruction: 0x3618f8df
    2de8:	stmdavs	r9!, {r0, r1, r3, r4, r5, r6, sl, lr}
    2dec:			; <UNDEFINED> instruction: 0xb1106b98
    2df0:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2df4:			; <UNDEFINED> instruction: 0xf8df6829
    2df8:	ldrbtmi	r4, [ip], #-1548	; 0xfffff9f4
    2dfc:			; <UNDEFINED> instruction: 0xf7fe68e0
    2e00:	blvs	ff83d460 <n_frp@@Base+0xff82220c>
    2e04:			; <UNDEFINED> instruction: 0xf0002800
    2e08:	stmdavs	r9!, {r3, r4, r5, r6, r7, pc}
    2e0c:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e10:			; <UNDEFINED> instruction: 0xf7ff2001
    2e14:			; <UNDEFINED> instruction: 0xeeb1baa4
    2e18:	mrrc	11, 4, r9, r1, cr9
    2e1c:			; <UNDEFINED> instruction: 0xf0040b19
    2e20:	pkhtbmi	pc, r2, sp, asr #30	; <UNPREDICTABLE>
    2e24:			; <UNDEFINED> instruction: 0xf004468b
    2e28:	mcrr	15, 2, pc, r1, cr5	; <UNPREDICTABLE>
    2e2c:	vmov.32	r0, d4[1]
    2e30:	vsqrt.f64	d25, d7
    2e34:	vstrle	s30, [r3, #-64]	; 0xffffffc0
    2e38:	beq	7f2a8 <n_frp@@Base+0x64054>
    2e3c:	bleq	3f370 <n_frp@@Base+0x2411c>
    2e40:	ldrdeq	pc, [r0], -sl
    2e44:	cmpeq	fp, fp, ror #22
    2e48:			; <UNDEFINED> instruction: 0xff14f004
    2e4c:	bleq	5fdf58 <n_frp@@Base+0x5e2d04>
    2e50:	ldrbmi	lr, [r3], sp, asr #14
    2e54:	blgt	133e920 <n_frp@@Base+0x13236cc>
    2e58:	bleq	73dfa4 <n_frp@@Base+0x722d50>
    2e5c:			; <UNDEFINED> instruction: 0xff3ef004
    2e60:	strmi	r4, [fp], -r2, lsl #12
    2e64:	movwcs	lr, #27085	; 0x69cd
    2e68:			; <UNDEFINED> instruction: 0xff04f004
    2e6c:	movwcs	lr, #27101	; 0x69dd
    2e70:	bleq	5fdf7c <n_frp@@Base+0x5e2d28>
    2e74:	blgt	ff1fe94c <n_frp@@Base+0xff1e36f8>
    2e78:	blx	43ea44 <n_frp@@Base+0x4237f0>
    2e7c:	andcc	sp, r1, #2, 26	; 0x80
    2e80:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    2e84:	bl	18d37cc <n_frp@@Base+0x18b8578>
    2e88:			; <UNDEFINED> instruction: 0xf0040143
    2e8c:	mcrr	14, 15, pc, r1, cr3	; <UNPREDICTABLE>
    2e90:	ssat	r0, #15, r7, lsl #22
    2e94:	bleq	7efd8 <n_frp@@Base+0x63d84>
    2e98:	blgt	ff03e974 <n_frp@@Base+0xff023720>
    2e9c:	blx	43ea68 <n_frp@@Base+0x423814>
    2ea0:	mcrge	5, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    2ea4:			; <UNDEFINED> instruction: 0xf04fe7d6
    2ea8:	vmov.f64	d0, #97	; 0x3f080000  0.5312500
    2eac:	vmov.f64	d7, #80	; 0x3e800000  0.250
    2eb0:	vsqrt.f64	d28, d0
    2eb4:	svclt	0x004cfa10
    2eb8:	blvc	11fe7b0 <n_frp@@Base+0x11e355c>
    2ebc:	blvc	1fe7b4 <n_frp@@Base+0x1e3560>
    2ec0:	bleq	5fe00c <n_frp@@Base+0x5e2db8>
    2ec4:			; <UNDEFINED> instruction: 0xff0af004
    2ec8:	cdp2	0, 13, cr15, cr4, cr4, {0}
    2ecc:	bleq	5fdfd8 <n_frp@@Base+0x5e2d84>
    2ed0:	cdp	6, 11, cr14, cr6, cr15, {4}
    2ed4:	vmov.f64	d7, #80	; 0x3e800000  0.250
    2ed8:	vsqrt.f64	d25, d0
    2edc:	svclt	0x004cfa10
    2ee0:	blvc	11fe7cc <n_frp@@Base+0x11e3578>
    2ee4:	blvc	1fe7d0 <n_frp@@Base+0x1e357c>
    2ee8:	bleq	5fe034 <n_frp@@Base+0x5e2de0>
    2eec:	cdp2	0, 15, cr15, cr6, cr4, {0}
    2ef0:	cdp2	0, 12, cr15, cr0, cr4, {0}
    2ef4:	bleq	5fe000 <n_frp@@Base+0x5e2dac>
    2ef8:	mrrc	6, 15, lr, r1, cr9
    2efc:			; <UNDEFINED> instruction: 0xf0040b19
    2f00:			; <UNDEFINED> instruction: 0xf004feed
    2f04:	mcrr	14, 11, pc, r1, cr7	; <UNPREDICTABLE>
    2f08:	usat	r0, #16, r7, lsl #22
    2f0c:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2f10:			; <UNDEFINED> instruction: 0xf10d447b
    2f14:	movwls	r0, #18572	; 0x488c
    2f18:	bllt	be554 <n_frp@@Base+0xa3300>
    2f1c:			; <UNDEFINED> instruction: 0x4640ab13
    2f20:	andcs	r9, r1, #0, 6
    2f24:	cmncs	pc, r0, lsl #7
    2f28:	andls	pc, r4, sp, asr #17
    2f2c:	b	1ac0f2c <n_frp@@Base+0x1aa5cd8>
    2f30:	ldmdale	r4, {r1, r2, r3, r4, r5, r6, fp, sp}^
    2f34:	streq	pc, [r4, #-421]	; 0xfffffe5b
    2f38:	blx	fed4df40 <n_frp@@Base+0xfed32cec>
    2f3c:	b	1400558 <n_frp@@Base+0x13e5304>
    2f40:	svclt	0x00081555
    2f44:	cfstr32cs	mvfx2, [r0, #-0]
    2f48:			; <UNDEFINED> instruction: 0x81bcf040
    2f4c:	ldrtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2f50:	cfstrsvc	mvf4, [r5, #-496]!	; 0xfffffe10
    2f54:			; <UNDEFINED> instruction: 0xf0402d00
    2f58:	stmdbvs	r4!, {r2, r4, r5, r6, r8, pc}
    2f5c:			; <UNDEFINED> instruction: 0xf47f2c00
    2f60:	str	sl, [r4, -sl, lsl #30]!
    2f64:	strtcc	pc, [r8], #2271	; 0x8df
    2f68:			; <UNDEFINED> instruction: 0xe7d2447b
    2f6c:	strtcc	pc, [r4], #2271	; 0x8df
    2f70:			; <UNDEFINED> instruction: 0xe7ce447b
    2f74:	strtcc	pc, [r0], #2271	; 0x8df
    2f78:			; <UNDEFINED> instruction: 0xe7ca447b
    2f7c:	ldrcc	pc, [ip], #2271	; 0x8df
    2f80:			; <UNDEFINED> instruction: 0xe7c6447b
    2f84:	ldrcc	pc, [r8], #2271	; 0x8df
    2f88:			; <UNDEFINED> instruction: 0xe7c2447b
    2f8c:	ldrcc	pc, [r4], #2271	; 0x8df
    2f90:			; <UNDEFINED> instruction: 0xe7be447b
    2f94:	bleq	73e0e0 <n_frp@@Base+0x722e8c>
    2f98:			; <UNDEFINED> instruction: 0xf0049306
    2f9c:			; <UNDEFINED> instruction: 0xf004fe9f
    2fa0:	blls	1c294c <n_frp@@Base+0x1a76f8>
    2fa4:	bleq	5fe0b0 <n_frp@@Base+0x5e2e5c>
    2fa8:	bllt	2fe88c <n_frp@@Base+0x2e3638>
    2fac:			; <UNDEFINED> instruction: 0xf8dfe62a
    2fb0:	ldrbtmi	r3, [fp], #-1144	; 0xfffffb88
    2fb4:			; <UNDEFINED> instruction: 0xf8dfe7ad
    2fb8:			; <UNDEFINED> instruction: 0xf10d3474
    2fbc:	bge	4c51f4 <n_frp@@Base+0x4a9fa0>
    2fc0:	bllt	be5fc <n_frp@@Base+0xa33a8>
    2fc4:	andls	r4, r0, #2063597568	; 0x7b000000
    2fc8:	strbmi	r9, [r0], -r4, lsl #6
    2fcc:	andcs	r2, r1, #128, 6
    2fd0:			; <UNDEFINED> instruction: 0xf8cd217f
    2fd4:			; <UNDEFINED> instruction: 0xf7fe9004
    2fd8:	ldmdacs	lr!, {r1, r2, r4, r9, fp, sp, lr, pc}^
    2fdc:			; <UNDEFINED> instruction: 0xf8dfd9b6
    2fe0:	andcs	r1, r5, #80, 8	; 0x50000000
    2fe4:	ldrbtmi	r2, [r9], #-0
    2fe8:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fec:	bllt	3e628 <n_frp@@Base+0x233d4>
    2ff0:	strmi	r2, [r2], -r0, lsl #2
    2ff4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ff8:	andcs	lr, r1, r6, asr #18
    2ffc:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3000:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3004:	bvs	ff5541f4 <n_frp@@Base+0xff538fa0>
    3008:	ldmdbne	sl, {r0, r2, r3, r4, r8, fp, ip, sp, pc}
    300c:			; <UNDEFINED> instruction: 0xf63f2a0f
    3010:	blcs	6ae6f4 <n_frp@@Base+0x6934a0>
    3014:	stcge	6, cr15, [r5], {127}	; 0x7f
    3018:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    301c:	bvs	16d4210 <n_frp@@Base+0x16b8fbc>
    3020:			; <UNDEFINED> instruction: 0xf43f2b03
    3024:			; <UNDEFINED> instruction: 0xf8dfaabf
    3028:	andcs	r3, r5, #20, 8	; 0x14000000
    302c:	ldrne	pc, [r0], #-2271	; 0xfffff721
    3030:	ldrbtmi	r2, [fp], #-0
    3034:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3038:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    303c:	blhi	3e678 <n_frp@@Base+0x23424>
    3040:	strmi	r2, [r2], -r0, lsl #2
    3044:			; <UNDEFINED> instruction: 0xf7fe4620
    3048:			; <UNDEFINED> instruction: 0xf7ffe91e
    304c:	vpopmi	{s23-s193}
    3050:	ldrbtmi	r7, [ip], #-2137	; 0xfffff7a7
    3054:			; <UNDEFINED> instruction: 0x7d222969
    3058:	sbcshi	pc, sl, r0
    305c:	blt	fe43e880 <n_frp@@Base+0xfe42362c>
    3060:	blvc	ff9feb48 <n_frp@@Base+0xff9e38f4>
    3064:	blt	f81068 <n_frp@@Base+0xf65e14>
    3068:			; <UNDEFINED> instruction: 0xf04f49f7
    306c:	ldrbtmi	r0, [r9], #-2308	; 0xfffff6fc
    3070:	bllt	fe081074 <n_frp@@Base+0xfe065e20>
    3074:	blpl	1fe950 <n_frp@@Base+0x1e36fc>
    3078:	bllt	34107c <n_frp@@Base+0x325e28>
    307c:	blgt	123eb44 <n_frp@@Base+0x12238f0>
    3080:	strt	r2, [lr], #1024	; 0x400
    3084:			; <UNDEFINED> instruction: 0xf7ff2501
    3088:	ldmibmi	r0!, {r3, r4, r5, r9, fp, ip, sp, pc}^
    308c:	stmdbeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3090:			; <UNDEFINED> instruction: 0xf7ff4479
    3094:	vmov.u16	fp, d1[3]
    3098:	vcmp.f64	d7, d11
    309c:	vsqrt.f64	d23, d10
    30a0:			; <UNDEFINED> instruction: 0xf6bffa10
    30a4:	ldrb	sl, [r6, #3524]!	; 0xdc4
    30a8:	blvc	feffe72c <n_frp@@Base+0xfefe34d8>
    30ac:	bllt	ff03e730 <n_frp@@Base+0xff0234dc>
    30b0:	blvc	1fe968 <n_frp@@Base+0x1e3714>
    30b4:	bleq	5fe200 <n_frp@@Base+0x5e2fac>
    30b8:	cdp2	0, 1, cr15, cr0, cr4, {0}
    30bc:	ldc2l	0, cr15, [sl, #16]
    30c0:	bleq	5fe1cc <n_frp@@Base+0x5e2f78>
    30c4:	bllt	2fe968 <n_frp@@Base+0x2e3714>
    30c8:	blgt	12fe9c0 <n_frp@@Base+0x12e376c>
    30cc:	svceq	0x0004f1ba
    30d0:	cmphi	ip, r0, lsl #4	; <UNPREDICTABLE>
    30d4:			; <UNDEFINED> instruction: 0xf00ae8df
    30d8:	vmlaeq.f16	s0, s12, s24	; <UNPREDICTABLE>
    30dc:			; <UNDEFINED> instruction: 0xf04f0003
    30e0:	strbt	r0, [r2], r0, lsl #22
    30e4:	bleq	3f228 <n_frp@@Base+0x23fd4>
    30e8:			; <UNDEFINED> instruction: 0xf04fe6d6
    30ec:	ldrt	r0, [r1], r0, lsl #22
    30f0:	strb	r4, [r6, #-1747]!	; 0xfffff92d
    30f4:	bleq	73e240 <n_frp@@Base+0x722fec>
    30f8:	ldc2l	0, cr15, [r0, #16]!
    30fc:	ldc2	0, cr15, [sl, #16]!
    3100:	bleq	5fe20c <n_frp@@Base+0x5e2fb8>
    3104:	bllt	2fe9e8 <n_frp@@Base+0x2e3794>
    3108:	cdp	5, 11, cr14, cr5, cr6, {4}
    310c:	vsqrt.f64	d28, d0
    3110:			; <UNDEFINED> instruction: 0xf100fa10
    3114:	mrc	0, 5, r8, cr0, cr4, {6}
    3118:	vcvtb.f64.f16	d7, s24
    311c:	vmov.f64	d6, #68	; 0x3e200000  0.1562500
    3120:	vsqrt.f64	d23, d6
    3124:	ldrle	pc, [pc, #2576]!	; 3b3c <__assert_fail@plt+0x2720>
    3128:	blvs	13ebf8 <n_frp@@Base+0x1239a4>
    312c:	blvc	fe7be7b0 <n_frp@@Base+0xfe7a355c>
    3130:	bllt	fe7fe7b4 <n_frp@@Base+0xfe7e3560>
    3134:	blgt	1be9ec <n_frp@@Base+0x1a3798>
    3138:	blvc	1fe9f0 <n_frp@@Base+0x1e379c>
    313c:	bleq	5fe288 <n_frp@@Base+0x5e3034>
    3140:	stc2l	0, cr15, [ip, #16]
    3144:	ldc2	0, cr15, [r6, #16]
    3148:	bleq	5fe254 <n_frp@@Base+0x5e3000>
    314c:	bllt	2fe9f0 <n_frp@@Base+0x2e379c>
    3150:	blgt	12fea48 <n_frp@@Base+0x12e37f4>
    3154:	svceq	0x0004f1ba
    3158:	tsthi	r8, r0, lsl #4	; <UNPREDICTABLE>
    315c:			; <UNDEFINED> instruction: 0xf853a302
    3160:	ldrmi	r2, [r3], #-42	; 0xffffffd6
    3164:	svclt	0x00004718
    3168:			; <UNDEFINED> instruction: 0xfffffa57
    316c:			; <UNDEFINED> instruction: 0xfffffceb
    3170:			; <UNDEFINED> instruction: 0xfffffd2d
    3174:	andeq	r0, r0, r5, asr #3
    3178:			; <UNDEFINED> instruction: 0xfffffd3f
    317c:			; <UNDEFINED> instruction: 0x21014b97
    3180:	ldmpl	fp!, {r0, r1, r4, r5, r7, r9, fp, lr}^
    3184:	cfstrs	mvf4, [sp, #488]	; 0x1e8
    3188:	strls	sl, [r4], #-2818	; 0xfffff4fe
    318c:	stc	8, cr6, [sp, #96]	; 0x60
    3190:			; <UNDEFINED> instruction: 0xf7fecb00
    3194:	blmi	febfd514 <n_frp@@Base+0xfebe22c0>
    3198:			; <UNDEFINED> instruction: 0xf893447b
    319c:	strt	r8, [r4], #-20	; 0xffffffec
    31a0:	blvc	fe07e824 <n_frp@@Base+0xfe0635d0>
    31a4:	blvc	1fea4c <n_frp@@Base+0x1e37f8>
    31a8:	bleq	5fe2f4 <n_frp@@Base+0x5e30a0>
    31ac:	ldc2	0, cr15, [r6, #16]
    31b0:	stc2l	0, cr15, [r0, #-16]!
    31b4:	blvc	1fbe838 <n_frp@@Base+0x1fa35e4>
    31b8:	bleq	5be2c4 <n_frp@@Base+0x5a3070>
    31bc:	blge	1fea5c <n_frp@@Base+0x1e3808>
    31c0:	blls	12beaa8 <n_frp@@Base+0x12a3854>
    31c4:	svceq	0x0004f1ba
    31c8:	sbcshi	pc, sp, r0, lsl #4
    31cc:			; <UNDEFINED> instruction: 0xf853a302
    31d0:	ldrmi	r2, [r3], #-42	; 0xffffffd6
    31d4:	svclt	0x00004718
    31d8:			; <UNDEFINED> instruction: 0xfffffaeb
    31dc:			; <UNDEFINED> instruction: 0xfffffc3f
    31e0:			; <UNDEFINED> instruction: 0xfffffadf
    31e4:			; <UNDEFINED> instruction: 0xfffffd23
    31e8:			; <UNDEFINED> instruction: 0xfffffcfb
    31ec:	tstcs	r1, fp, ror fp
    31f0:	ldmpl	fp!, {r0, r3, r4, r7, r9, fp, lr}^
    31f4:	cfstrs	mvf4, [sp, #488]	; 0x1e8
    31f8:	strls	sl, [r4], #-2818	; 0xfffff4fe
    31fc:	stc	8, cr6, [sp, #96]	; 0x60
    3200:			; <UNDEFINED> instruction: 0xf7febb00
    3204:	blmi	fe57d4a4 <n_frp@@Base+0xfe562250>
    3208:			; <UNDEFINED> instruction: 0xf8d3447b
    320c:	ldr	r9, [sp, #-24]	; 0xffffffe8
    3210:	ldc	3, cr3, [pc, #8]	; 3220 <__assert_fail@plt+0x1e04>
    3214:			; <UNDEFINED> instruction: 0xf44f7b69
    3218:	movwls	r6, #52096	; 0xcb80
    321c:			; <UNDEFINED> instruction: 0xf43f2a00
    3220:	stmdami	lr!, {r5, r6, r8, fp, sp, pc}^
    3224:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3228:	ldrbmi	r4, [r1], -sp, lsl #21
    322c:	ldmdapl	r8!, {r0, r1, r3, r4, r7, r9, sl, lr}
    3230:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3234:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3238:	blvc	17fe8bc <n_frp@@Base+0x17e3668>
    323c:			; <UNDEFINED> instruction: 0xf7ff7d22
    3240:	blmi	19b1788 <n_frp@@Base+0x1996534>
    3244:	ldmpl	fp!, {r6, r9, sl, lr}^
    3248:			; <UNDEFINED> instruction: 0xf002681d
    324c:	bmi	fe182ca0 <n_frp@@Base+0xfe167a4c>
    3250:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3254:	strtmi	r4, [r8], -r3, lsl #12
    3258:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    325c:	str	r7, [r5, #3365]	; 0xd25
    3260:	strbmi	r4, [r0], -r1, lsl #27
    3264:	ldrbtmi	r6, [sp], #-2273	; 0xfffff71f
    3268:	movwcs	r9, #8976	; 0x2310
    326c:	movwls	r6, #6701	; 0x1a2d
    3270:	strls	sl, [r0, #-2832]	; 0xfffff4f0
    3274:			; <UNDEFINED> instruction: 0xf8acf001
    3278:	blcs	2270c <n_frp@@Base+0x74b8>
    327c:	cfstrsge	mvf15, [pc, #252]!	; 3380 <__assert_fail@plt+0x1f64>
    3280:	stmiavs	r0!, {r1, r2, r4, r6, r8, r9, fp, lr}^
    3284:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3288:	cdp2	0, 7, cr15, cr4, cr2, {0}
    328c:	tstcs	r1, r7, ror sl
    3290:			; <UNDEFINED> instruction: 0x4603447a
    3294:			; <UNDEFINED> instruction: 0xf7fe4620
    3298:	str	lr, [r0, #2140]!	; 0x85c
    329c:			; <UNDEFINED> instruction: 0x46204974
    32a0:			; <UNDEFINED> instruction: 0xf7fd4479
    32a4:	vstr	<invalid reg 7>, [sp, #160]	; 0xa0
    32a8:	strtmi	r8, [r1], -r0, lsl #22
    32ac:	strtmi	r4, [r8], -r2, lsl #12
    32b0:	svc	0x00e8f7fd
    32b4:	ldmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32b8:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    32bc:	mrc	5, 5, lr, cr1, cr5, {1}
    32c0:	str	r7, [sl, -ip, asr #22]!
    32c4:			; <UNDEFINED> instruction: 0xf1c0496c
    32c8:	orrcs	r0, r0, #-268435449	; 0xf0000007
    32cc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    32d0:	svc	0x0038f7fd
    32d4:	mrc	6, 5, lr, cr2, cr10, {1}
    32d8:	vdiv.f64	d7, d10, d4
    32dc:	ldr	sl, [r6, #-2823]	; 0xfffff4f9
    32e0:	blls	27eb88 <n_frp@@Base+0x263934>
    32e4:	blvc	c3e968 <n_frp@@Base+0xc23714>
    32e8:	blvc	1feb94 <n_frp@@Base+0x1e3940>
    32ec:	bleq	5fe438 <n_frp@@Base+0x5e31e4>
    32f0:	ldc2l	0, cr15, [r4], #16
    32f4:	ldc2	0, cr15, [lr], #16
    32f8:	blvc	b7e97c <n_frp@@Base+0xb63728>
    32fc:	bleq	5be408 <n_frp@@Base+0x5a31b4>
    3300:	blge	1feba0 <n_frp@@Base+0x1e394c>
    3304:	blls	12bebf0 <n_frp@@Base+0x12a399c>
    3308:	svceq	0x0004f1ba
    330c:	movwge	sp, #10299	; 0x283b
    3310:	eorcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    3314:			; <UNDEFINED> instruction: 0x47184413
    3318:			; <UNDEFINED> instruction: 0xfffff9ab
    331c:			; <UNDEFINED> instruction: 0xfffffaff
    3320:			; <UNDEFINED> instruction: 0xfffff99f
    3324:			; <UNDEFINED> instruction: 0xfffffbe3
    3328:			; <UNDEFINED> instruction: 0xfffffbbb
    332c:	bleq	73e478 <n_frp@@Base+0x723224>
    3330:	ldc2l	0, cr15, [r4], {4}
    3334:	ldc2	0, cr15, [lr], {4}
    3338:	bleq	5fe444 <n_frp@@Base+0x5e31f0>
    333c:	bllt	2fec20 <n_frp@@Base+0x2e39cc>
    3340:	blvc	13ee10 <n_frp@@Base+0x123bbc>
    3344:	bllt	1fed78 <n_frp@@Base+0x1e3b24>
    3348:	cdp	4, 11, cr14, cr7, cr6, {3}
    334c:	strtmi	r8, [ip], -r0, lsl #22
    3350:	ldmlt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3354:	svc	0x0054f7fd
    3358:	andcs	r4, r5, #72, 18	; 0x120000
    335c:	ldrbtmi	r2, [r9], #-0
    3360:	svc	0x0048f7fd
    3364:	blge	3e9a0 <n_frp@@Base+0x2374c>
    3368:	strmi	r2, [r2], -r0, lsl #2
    336c:			; <UNDEFINED> instruction: 0xf7fd2001
    3370:	stmdbmi	r3, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    3374:			; <UNDEFINED> instruction: 0xf04f2400
    3378:	ldrbtmi	r0, [r9], #-2310	; 0xfffff6fa
    337c:	ldmiblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3380:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    3384:	cfldr32	mvfx14, [pc, #788]	; 36a0 <__assert_fail@plt+0x2284>
    3388:	strb	sl, [r0], #2830	; 0xb0e
    338c:	bllt	33ea10 <n_frp@@Base+0x3237bc>
    3390:	strcs	lr, [r0], #-1096	; 0xfffffbb8
    3394:			; <UNDEFINED> instruction: 0xf7ff4621
    3398:	vldr.16	s22, [pc, #476]	; 357c <__assert_fail@plt+0x2160>
    339c:	ldrt	fp, [r1], #-2825	; 0xfffff4f7
    33a0:	blge	1fea24 <n_frp@@Base+0x1e37d0>
    33a4:	svclt	0x0000e4a9
    33a8:	andeq	r0, r0, r0
    33ac:	stccc	0, cr0, [r0], {-0}
    33b0:	andeq	r0, r0, r0
    33b4:	mvnmi	r0, #0
    33b8:	andeq	r0, r0, r0
    33bc:	addsmi	r0, r0, r0
	...
    33c8:	andeq	r5, r0, lr, lsl #13
    33cc:	andeq	r8, r1, r8, lsr r5
    33d0:	andeq	r8, r1, r0, ror r4
    33d4:	andeq	r5, r0, ip, lsl #11
    33d8:	andeq	r5, r0, r4, asr #12
    33dc:	andeq	r0, r0, ip, lsl r1
    33e0:	andeq	r5, r0, r0, lsl r2
    33e4:	ldrdeq	r5, [r0], -r6
    33e8:	andeq	r8, r1, r4, asr r3
    33ec:	andeq	r8, r1, ip, asr #6
    33f0:	andeq	r5, r0, r8, lsl r5
    33f4:	andeq	r8, r1, r4, lsl #6
    33f8:	andeq	r8, r1, r6, ror #5
    33fc:	andeq	r0, r0, r8, lsr r1
    3400:	ldrdeq	r8, [r1], -r4
    3404:	andeq	r8, r1, r2, asr #5
    3408:	andeq	r5, r0, ip, asr r0
    340c:	andeq	r8, r1, ip, ror #2
    3410:	andeq	r5, r0, ip, lsl r0
    3414:	andeq	r5, r0, r0
    3418:	andeq	r5, r0, r8
    341c:	strdeq	r4, [r0], -ip
    3420:	strdeq	r4, [r0], -r0
    3424:	andeq	r4, r0, r4, ror #31
    3428:			; <UNDEFINED> instruction: 0x00004fb6
    342c:	andeq	r5, r0, ip, lsr #28
    3430:	andeq	r5, r0, sl, lsr r2
    3434:	strheq	r8, [r1], -r8	; <UNPREDICTABLE>
    3438:	andeq	r8, r1, r0, lsr #1
    343c:	ldrdeq	r7, [r1], -r2
    3440:	andeq	r5, r0, r4, lsl #3
    3444:	andeq	r8, r1, sl, rrx
    3448:	andeq	r4, r0, lr, asr lr
    344c:	andeq	r4, r0, r8, ror #27
    3450:	andeq	r5, r0, r8, asr #1
    3454:	andeq	r7, r1, r4, lsr #30
    3458:	andeq	r5, r0, ip, ror r0
    345c:	strdeq	r7, [r1], -ip
    3460:	andeq	r4, r0, r0, asr #28
    3464:	andeq	r5, r0, r2, asr r0
    3468:	muleq	r1, lr, sp
    346c:	andeq	r5, r0, r0, rrx
    3470:	ldrdeq	r4, [r0], -ip
    3474:	andeq	r4, r0, sl, asr #24
    3478:	andeq	r6, r0, lr, ror r6
    347c:	andeq	r4, r0, r2, asr #29
    3480:	andeq	r4, r0, lr, asr #21
    3484:	ldrdeq	r4, [r0], -lr
    3488:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    348c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    3490:			; <UNDEFINED> instruction: 0xf8dfb085
    3494:	bmi	136796c <n_frp@@Base+0x134c718>
    3498:	svcmi	0x004d2500
    349c:	ldrbtmi	r4, [sl], #-1667	; 0xfffff97d
    34a0:	andls	r4, r3, #-117440512	; 0xf9000000
    34a4:	bvs	160ccb0 <n_frp@@Base+0x15f1a5c>
    34a8:	smlatbls	r2, sl, r6, r4
    34ac:	ldrbtmi	r4, [pc], #-1704	; 34b4 <__assert_fail@plt+0x2098>
    34b0:			; <UNDEFINED> instruction: 0xf89b3501
    34b4:			; <UNDEFINED> instruction: 0xf14a2000
    34b8:			; <UNDEFINED> instruction: 0xf5b00a00
    34bc:	eorle	r7, fp, r0, lsl #31
    34c0:	rsbsle	r4, r0, r2, lsl #5
    34c4:	suble	r2, ip, r0, lsl #20
    34c8:			; <UNDEFINED> instruction: 0xf814465c
    34cc:	bcs	f0d8 <version_etc_copyright@@Base+0x5100>
    34d0:	addmi	sp, r2, #71	; 0x47
    34d4:			; <UNDEFINED> instruction: 0x462ad1f9
    34d8:			; <UNDEFINED> instruction: 0x46584653
    34dc:	andhi	pc, r0, r4, lsl #17
    34e0:			; <UNDEFINED> instruction: 0xff04f7fe
    34e4:	ldmpl	sl!, {r0, r1, r3, r4, r5, r9, fp, lr}
    34e8:	ldrdgt	pc, [r0], -r2
    34ec:	andcc	lr, r5, #220, 18	; 0x370000
    34f0:			; <UNDEFINED> instruction: 0xf8d92800
    34f4:	svclt	0x00080024
    34f8:			; <UNDEFINED> instruction: 0xf5b02600
    34fc:	svclt	0x00147f80
    3500:			; <UNDEFINED> instruction: 0x21204601
    3504:	svclt	0x003e4293
    3508:			; <UNDEFINED> instruction: 0xf8cc1c5a
    350c:	andsvc	r2, r9, r4, lsl r0
    3510:			; <UNDEFINED> instruction: 0xf104d24d
    3514:	strb	r0, [fp, r1, lsl #22]
    3518:	tstlt	r2, #268435456	; 0x10000000
    351c:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    3520:	bls	54e98 <n_frp@@Base+0x39c44>
    3524:	and	r6, r2, r0, lsl #16
    3528:	svccs	0x0001f814
    352c:			; <UNDEFINED> instruction: 0xf810b1ca
    3530:			; <UNDEFINED> instruction: 0xf00cc012
    3534:	bcs	286540 <n_frp@@Base+0x26b2ec>
    3538:	uqadd16mi	fp, r2, r4
    353c:	andeq	pc, r1, #76	; 0x4c
    3540:	mvnsle	r2, r0, lsl #20
    3544:	cmnlt	r2, r2, lsr #16
    3548:	andsgt	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
    354c:	stceq	0, cr15, [r1], {12}
    3550:	svclt	0x00142a0a
    3554:			; <UNDEFINED> instruction: 0xf04c4662
    3558:	mvnslt	r0, r1, lsl #4
    355c:	bcs	215ec <n_frp@@Base+0x6398>
    3560:			; <UNDEFINED> instruction: 0x4653d1b9
    3564:	ldrbmi	r4, [r8], -sl, lsr #12
    3568:	mcr2	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    356c:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
    3570:	strcs	fp, [r0], -r8, lsl #30
    3574:	bmi	5efb48 <n_frp@@Base+0x5d48f4>
    3578:	ldmpl	sl!, {r0, r1, r2, r4, r8, r9, fp, lr}
    357c:			; <UNDEFINED> instruction: 0xf893447b
    3580:	ldmdavs	r0, {r3, r5, ip}
    3584:	andcc	lr, r5, #208, 18	; 0x340000
    3588:	svclt	0x003e4293
    358c:	cmpvs	r2, sl, asr ip
    3590:	andsle	r7, r3, #25
    3594:	andlt	r4, r5, r0, lsr r6
    3598:	svchi	0x00f0e8bd
    359c:	svccs	0x0001f814
    35a0:	bicsle	r2, r1, r0, lsl #20
    35a4:			; <UNDEFINED> instruction: 0x465ce7dd
    35a8:	orrsle	r2, r4, r0, lsl #20
    35ac:	sbclt	lr, r9, #56885248	; 0x3640000
    35b0:			; <UNDEFINED> instruction: 0xf7fd4660
    35b4:	blls	ff154 <n_frp@@Base+0xe3f00>
    35b8:	sbfx	r6, r8, #20, #11
    35bc:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    35c0:	svclt	0x0000e7e8
    35c4:	andeq	r7, r1, r6, ror fp
    35c8:	andeq	r7, r1, r4, ror #22
    35cc:	andeq	r7, r1, r6, ror #22
    35d0:	andeq	r7, r1, lr, ror #19
    35d4:	andeq	r0, r0, r8, lsr r1
    35d8:	andeq	r7, r1, r8, lsl #21
    35dc:			; <UNDEFINED> instruction: 0x46044af0
    35e0:	ldrbtmi	r4, [sl], #-3056	; 0xfffff410
    35e4:	strlt	r4, [r0, #3568]	; 0xdf0
    35e8:	ldmpl	r3, {r3, r4, r7, ip, sp, pc}^
    35ec:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    35f0:			; <UNDEFINED> instruction: 0xf04f9317
    35f4:	orrslt	r0, r8, r0, lsl #6
    35f8:	andcs	r4, r5, #236, 22	; 0x3b000
    35fc:	andcs	r4, r0, ip, ror #19
    3600:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3604:			; <UNDEFINED> instruction: 0xf7fd681e
    3608:	blmi	ffabede8 <n_frp@@Base+0xffaa3b94>
    360c:	stmiapl	fp!, {r0, r8, sp}^
    3610:			; <UNDEFINED> instruction: 0x4602681b
    3614:			; <UNDEFINED> instruction: 0xf7fd4630
    3618:			; <UNDEFINED> instruction: 0x4620ee9c
    361c:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3620:	andcs	r4, r5, #3751936	; 0x394000
    3624:	ldrbtmi	sl, [r9], #-3849	; 0xfffff0f7
    3628:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    362c:	stmiapl	lr!, {r0, r5, r6, r7, r8, r9, fp, lr}^
    3630:			; <UNDEFINED> instruction: 0x46016832
    3634:			; <UNDEFINED> instruction: 0xf7fd2001
    3638:	stmibmi	r0!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    363c:	strtmi	r2, [r0], -r5, lsl #4
    3640:			; <UNDEFINED> instruction: 0xf7fd4479
    3644:	blmi	ff7bedac <n_frp@@Base+0xff7a3b58>
    3648:	stmdavs	r9!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    364c:	stcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3650:	andcs	r4, r5, #220, 18	; 0x370000
    3654:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3658:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    365c:			; <UNDEFINED> instruction: 0xf7fd6829
    3660:	ldmibmi	r9, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    3664:	strtmi	r2, [r0], -r5, lsl #4
    3668:			; <UNDEFINED> instruction: 0xf7fd4479
    366c:	stmdavs	r9!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    3670:	ldcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3674:	andcs	r4, r5, #3489792	; 0x354000
    3678:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    367c:	ldc	7, cr15, [sl, #1012]!	; 0x3f4
    3680:			; <UNDEFINED> instruction: 0xf7fd6829
    3684:	ldmibmi	r2, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
    3688:	strtmi	r2, [r0], -r5, lsl #4
    368c:			; <UNDEFINED> instruction: 0xf7fd4479
    3690:	stmdavs	r9!, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    3694:	stcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3698:	andcs	r4, r5, #3375104	; 0x338000
    369c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    36a0:	stc	7, cr15, [r8, #1012]!	; 0x3f4
    36a4:			; <UNDEFINED> instruction: 0xf7fd6829
    36a8:	stmibmi	fp, {r1, r6, r8, sl, fp, sp, lr, pc}^
    36ac:	strtmi	r2, [r0], -r5, lsl #4
    36b0:			; <UNDEFINED> instruction: 0xf7fd4479
    36b4:	stmdavs	r9!, {r5, r7, r8, sl, fp, sp, lr, pc}
    36b8:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    36bc:	andcs	r4, r5, #3260416	; 0x31c000
    36c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    36c4:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    36c8:			; <UNDEFINED> instruction: 0xf7fd6829
    36cc:	stmibmi	r4, {r4, r5, r8, sl, fp, sp, lr, pc}^
    36d0:	strtmi	r2, [r0], -r5, lsl #4
    36d4:			; <UNDEFINED> instruction: 0xf7fd4479
    36d8:	stmdavs	r9!, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    36dc:	stc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    36e0:	andcs	r4, r5, #192, 18	; 0x300000
    36e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    36e8:	stc	7, cr15, [r4, #1012]	; 0x3f4
    36ec:			; <UNDEFINED> instruction: 0xf7fd6829
    36f0:	ldmibmi	sp!, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    36f4:	strtmi	r2, [r0], -r5, lsl #4
    36f8:			; <UNDEFINED> instruction: 0xf7fd4479
    36fc:	stmdavs	r9!, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    3700:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3704:	andcs	r4, r5, #3031040	; 0x2e4000
    3708:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    370c:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3710:			; <UNDEFINED> instruction: 0xf7fd6829
    3714:	ldmibmi	r6!, {r2, r3, r8, sl, fp, sp, lr, pc}
    3718:	strtmi	r2, [r0], -r5, lsl #4
    371c:			; <UNDEFINED> instruction: 0xf7fd4479
    3720:	stmdavs	r9!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    3724:	stc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    3728:	andcs	r4, r5, #2916352	; 0x2c8000
    372c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3730:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3734:			; <UNDEFINED> instruction: 0xf7fd6829
    3738:	stmibmi	pc!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    373c:	strtmi	r2, [r0], -r5, lsl #4
    3740:			; <UNDEFINED> instruction: 0xf7fd4479
    3744:	stmdavs	r9!, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    3748:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    374c:	andcs	r4, r5, #2801664	; 0x2ac000
    3750:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3754:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3758:			; <UNDEFINED> instruction: 0xf7fd6829
    375c:	stmibmi	r8!, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    3760:	strtmi	r2, [r0], -r5, lsl #4
    3764:			; <UNDEFINED> instruction: 0xf7fd4479
    3768:	stmdavs	r9!, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    376c:	ldcl	7, cr15, [lr], {253}	; 0xfd
    3770:	andcs	r4, r5, #164, 18	; 0x290000
    3774:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3778:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    377c:			; <UNDEFINED> instruction: 0xf7fd6829
    3780:	stmibmi	r1!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    3784:	strtmi	r2, [r0], -r5, lsl #4
    3788:			; <UNDEFINED> instruction: 0xf7fd4479
    378c:	stmdavs	r9!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    3790:	stcl	7, cr15, [ip], {253}	; 0xfd
    3794:	andcs	r4, r5, #2572288	; 0x274000
    3798:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    379c:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    37a0:			; <UNDEFINED> instruction: 0xf7fd6829
    37a4:	ldmibmi	sl, {r2, r6, r7, sl, fp, sp, lr, pc}
    37a8:	strtmi	r2, [r0], -r5, lsl #4
    37ac:			; <UNDEFINED> instruction: 0xf7fd4479
    37b0:	stmdavs	r9!, {r1, r5, r8, sl, fp, sp, lr, pc}
    37b4:	ldc	7, cr15, [sl], #1012	; 0x3f4
    37b8:	andcs	r4, r5, #2457600	; 0x258000
    37bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    37c0:	ldc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    37c4:			; <UNDEFINED> instruction: 0xf7fd6829
    37c8:	ldmibmi	r3, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    37cc:	strtmi	r2, [r0], -r5, lsl #4
    37d0:			; <UNDEFINED> instruction: 0xf7fd4479
    37d4:	stmdavs	r9!, {r4, r8, sl, fp, sp, lr, pc}
    37d8:	stc	7, cr15, [r8], #1012	; 0x3f4
    37dc:	andcs	r4, r5, #2342912	; 0x23c000
    37e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    37e4:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    37e8:			; <UNDEFINED> instruction: 0xf7fd6829
    37ec:	stmibmi	ip, {r5, r7, sl, fp, sp, lr, pc}
    37f0:	strtmi	r2, [r0], -r5, lsl #4
    37f4:			; <UNDEFINED> instruction: 0xf7fd4479
    37f8:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    37fc:	ldc	7, cr15, [r6], {253}	; 0xfd
    3800:	andcs	r4, r5, #136, 18	; 0x220000
    3804:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3808:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    380c:			; <UNDEFINED> instruction: 0xf7fd6829
    3810:	stmibmi	r5, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    3814:	strtmi	r2, [r0], -r5, lsl #4
    3818:			; <UNDEFINED> instruction: 0xf7fd4479
    381c:	stmdavs	r9!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    3820:	stc	7, cr15, [r4], {253}	; 0xfd
    3824:	andcs	r4, r5, #2113536	; 0x204000
    3828:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    382c:			; <UNDEFINED> instruction: 0xf7fd4d80
    3830:	ldmdavs	r2!, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    3834:	strcc	r4, [ip, #-1149]!	; 0xfffffb83
    3838:	andcs	r4, r1, r1, lsl #12
    383c:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    3840:	andcs	r4, r5, #124, 18	; 0x1f0000
    3844:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3848:	ldcl	7, cr15, [r4], {253}	; 0xfd
    384c:			; <UNDEFINED> instruction: 0x463e6833
    3850:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    3854:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
    3858:	stmib	sp, {r0, r1, r8, r9, ip, sp}^
    385c:	movwls	r3, #769	; 0x301
    3860:	andcs	r4, r1, r1, lsl #12
    3864:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3868:	strgt	ip, [pc], -pc, lsl #26
    386c:			; <UNDEFINED> instruction: 0xf8ddcd0f
    3870:	strgt	ip, [pc], -r4, lsr #32
    3874:	strgt	ip, [pc], -pc, lsl #26
    3878:	muleq	r3, r5, r8
    387c:	andeq	lr, r3, r6, lsl #17
    3880:	svceq	0x0000f1bc
    3884:	cdpmi	0, 6, cr13, cr12, cr13, {0}
    3888:	and	r4, r4, lr, ror r4
    388c:	svcgt	0x0008f857
    3890:	svceq	0x0000f1bc
    3894:	strbtmi	sp, [r1], -r5
    3898:			; <UNDEFINED> instruction: 0xf7fd4630
    389c:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    38a0:	ldmdavs	sp!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    38a4:	sfmcs	f2, 4, [r0, #-20]	; 0xffffffec
    38a8:	stmdbmi	r4!, {r0, r1, r2, r4, r5, ip, lr, pc}^
    38ac:	ldrbtmi	r2, [r9], #-0
    38b0:	stc	7, cr15, [r0], #1012	; 0x3f4
    38b4:	bmi	18d6644 <n_frp@@Base+0x18bb3f0>
    38b8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    38bc:	andcs	r4, r1, r1, lsl #12
    38c0:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    38c4:	andcs	r2, r5, r0, lsl #2
    38c8:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    38cc:	ldmdbmi	lr, {r4, r5, r8, ip, sp, pc}^
    38d0:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    38d4:	stc	7, cr15, [sl, #1012]	; 0x3f4
    38d8:	cmple	r1, r0, lsl #16
    38dc:	andcs	r4, r5, #1490944	; 0x16c000
    38e0:	cdpmi	0, 5, cr2, cr11, cr0, {0}
    38e4:			; <UNDEFINED> instruction: 0xf7fd4479
    38e8:	ldrbtmi	lr, [lr], #-3206	; 0xfffff37a
    38ec:			; <UNDEFINED> instruction: 0x46334a59
    38f0:			; <UNDEFINED> instruction: 0x4601447a
    38f4:			; <UNDEFINED> instruction: 0xf7fd2001
    38f8:	ldmdbmi	r7, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}^
    38fc:	andcs	r2, r0, r5, lsl #4
    3900:			; <UNDEFINED> instruction: 0xf7fd4479
    3904:	adcsmi	lr, r5, #120, 24	; 0x7800
    3908:	suble	r4, r6, r1, lsl #12
    390c:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
    3910:	andcs	r4, r1, sl, lsr #12
    3914:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3918:	ldmdbmi	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    391c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3920:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    3924:	bmi	1416668 <n_frp@@Base+0x13fb414>
    3928:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    392c:	andcs	r4, r1, r1, lsl #12
    3930:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3934:	andcs	r4, r5, r9, lsr #12
    3938:	stc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    393c:	stmdbmi	fp, {r3, r5, r8, ip, sp, pc}^
    3940:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    3944:	ldcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    3948:	stmdbmi	r9, {r6, r7, r8, fp, ip, sp, pc}^
    394c:	andcs	r2, r0, r5, lsl #4
    3950:	ldrbtmi	r4, [r9], #-3400	; 0xfffff2b8
    3954:	mcrr	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    3958:	bmi	11d4b54 <n_frp@@Base+0x11b9900>
    395c:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    3960:	andcs	r4, r1, r1, lsl #12
    3964:	stcl	7, cr15, [r6], #1012	; 0x3f4
    3968:	andcs	r4, r5, #68, 18	; 0x110000
    396c:	ldrbtmi	r2, [r9], #-0
    3970:	mcrr	7, 15, pc, r0, cr13	; <UNPREDICTABLE>
    3974:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    3978:	strb	r4, [r9, r1, lsl #12]
    397c:	ldrbtmi	r4, [sp], #-3393	; 0xfffff2bf
    3980:	andcs	r4, r5, #1064960	; 0x104000
    3984:	ldrbtmi	r2, [r9], #-0
    3988:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    398c:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
    3990:	andcs	r4, r1, r1, lsl #12
    3994:	stcl	7, cr15, [lr], {253}	; 0xfd
    3998:	blmi	f7d820 <n_frp@@Base+0xf625cc>
    399c:			; <UNDEFINED> instruction: 0xe7b7447b
    39a0:			; <UNDEFINED> instruction: 0x000178ba
    39a4:	andeq	r0, r0, r0, lsl r1
    39a8:			; <UNDEFINED> instruction: 0x000178b0
    39ac:	andeq	r0, r0, ip, lsl r1
    39b0:	andeq	r4, r0, lr, lsl #26
    39b4:	andeq	r0, r0, r8, asr #2
    39b8:	andeq	r4, r0, r2, lsl sp
    39bc:	andeq	r4, r0, ip, lsl sp
    39c0:	andeq	r0, r0, r8, lsr r1
    39c4:	andeq	r4, r0, r6, asr sp
    39c8:	muleq	r0, r0, sp
    39cc:			; <UNDEFINED> instruction: 0x00004dba
    39d0:	strdeq	r4, [r0], -r0
    39d4:	andeq	r4, r0, r6, asr lr
    39d8:			; <UNDEFINED> instruction: 0x00004ebc
    39dc:	andeq	r4, r0, r2, lsr #30
    39e0:	andeq	r4, r0, r0, ror #30
    39e4:	andeq	r4, r0, sl, ror #31
    39e8:	andeq	r5, r0, r0, rrx
    39ec:	ldrdeq	r5, [r0], -r2
    39f0:	andeq	r5, r0, r4, lsl #4
    39f4:	andeq	r5, r0, lr, lsl #5
    39f8:	strdeq	r5, [r0], -r8
    39fc:	andeq	r5, r0, r2, lsr r3
    3a00:	andeq	r5, r0, r8, ror #6
    3a04:	muleq	r0, r6, r3
    3a08:			; <UNDEFINED> instruction: 0x000053b4
    3a0c:	ldrdeq	r5, [r0], -sl
    3a10:	ldrdeq	r5, [r0], -r8
    3a14:	andeq	r5, r0, lr, lsl #8
    3a18:	andeq	r5, r0, r4, lsr #9
    3a1c:	andeq	r5, r0, r2, lsl r5
    3a20:	andeq	r5, r0, r0, lsl #11
    3a24:	andeq	r5, r0, lr, ror #11
    3a28:	strdeq	r5, [r0], -r0
    3a2c:	andeq	r5, r0, r2, asr r8
    3a30:	ldrdeq	r7, [r1], -r0
    3a34:	ldrdeq	r5, [r0], -r2
    3a38:	andeq	r4, r0, r0, lsl #21
    3a3c:	andeq	r5, r0, sl, lsr #22
    3a40:	andeq	r5, r0, r8, lsr fp
    3a44:	andeq	r5, r0, lr, asr fp
    3a48:	andeq	r5, r0, r6, asr fp
    3a4c:	muleq	r0, r0, fp
    3a50:	andeq	r4, r0, lr, lsl sl
    3a54:	andeq	r5, r0, r0, lsl #22
    3a58:	muleq	r0, r4, fp
    3a5c:	andeq	r5, r0, r2, ror #9
    3a60:			; <UNDEFINED> instruction: 0x00005aba
    3a64:	andeq	r5, r0, r8, asr #21
    3a68:	andeq	r5, r0, lr, ror #21
    3a6c:	andeq	r5, r0, r6, ror #21
    3a70:	andeq	r5, r0, r2, lsr #22
    3a74:			; <UNDEFINED> instruction: 0x000049b0
    3a78:	muleq	r0, r2, sl
    3a7c:	andeq	r5, r0, r6, lsr #22
    3a80:	andeq	r4, r0, lr, lsr r4
    3a84:	andeq	r4, r0, sl, lsl #19
    3a88:	andeq	r5, r0, r6, lsr #21
    3a8c:	andeq	r4, r0, sl, ror r9
    3a90:	andeq	r4, r0, r8, lsl r4
    3a94:	stmdavs	fp, {r1, fp, sp, lr}
    3a98:	blle	d4508 <n_frp@@Base+0xb92b4>
    3a9c:	andcs	fp, r1, ip, asr #31
    3aa0:	ldrbmi	r2, [r0, -r0]!
    3aa4:	rscscc	pc, pc, pc, asr #32
    3aa8:	svclt	0x00004770
    3aac:	svcmi	0x00f8e92d
    3ab0:	stcmi	6, cr4, [r6], #-28	; 0xffffffe4
    3ab4:			; <UNDEFINED> instruction: 0xf8df460e
    3ab8:			; <UNDEFINED> instruction: 0x4693e098
    3abc:	cfstrsmi	mvf4, [r5, #-496]!	; 0xfffffe10
    3ac0:			; <UNDEFINED> instruction: 0xc094f8df
    3ac4:			; <UNDEFINED> instruction: 0xf854469a
    3ac8:	ldrbtmi	r8, [sp], #-14
    3acc:	andls	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    3ad0:	ldrdgt	pc, [r0], -r5
    3ad4:	ldrdpl	pc, [r0], -r8
    3ad8:	ldrdeq	pc, [r0], -r9
    3adc:	andle	r4, sl, r5, ror #10
    3ae0:	strne	lr, [r5], #-2816	; 0xfffff500
    3ae4:	stmib	r4, {r0, r8, sl, ip, sp}^
    3ae8:	stmib	r4, {r9, sl, ip, sp, lr}^
    3aec:			; <UNDEFINED> instruction: 0xf8c8ba02
    3af0:	pop	{ip, lr}
    3af4:	rorslt	r8, r8	; <illegal shifter operand>
    3af8:	cmppl	r4, r5, asr #4	; <UNPREDICTABLE>
    3afc:	cmppl	r5, r0, asr #5	; <UNPREDICTABLE>
    3b00:	ldmdale	sp, {r2, r3, r7, r8, sl, lr}
    3b04:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
    3b08:	mrrceq	11, 0, lr, ip, cr1
    3b0c:	tstne	ip, pc, asr #20
    3b10:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
    3b14:	andgt	pc, r0, r5, asr #17
    3b18:	ldc2	0, cr15, [r6], #-8
    3b1c:	ldrdpl	pc, [r0], -r8
    3b20:	andeq	pc, r0, r9, asr #17
    3b24:			; <UNDEFINED> instruction: 0xf1bce7dc
    3b28:	andle	r0, fp, r0, lsl #30
    3b2c:	tstvc	ip, #389120	; 0x5f000
    3b30:	movwcs	fp, #7956	; 0x1f14
    3b34:	b	17cc73c <n_frp@@Base+0x17b14e8>
    3b38:	strle	r1, [r1], #-268	; 0xfffffef4
    3b3c:	rscle	r2, r7, r0, lsl #22
    3b40:	ldc2l	0, cr15, [r6], {2}
    3b44:			; <UNDEFINED> instruction: 0xf04f2140
    3b48:	strb	r0, [r1, r4, lsl #24]!
    3b4c:	andeq	r7, r1, r0, ror #7
    3b50:	andeq	r0, r0, r0, asr r1
    3b54:	andeq	r7, r1, lr, lsr r6
    3b58:	andeq	r0, r0, r8, lsr #2
    3b5c:	strdeq	r7, [r1], -r6
    3b60:	svcmi	0x00f0e92d
    3b64:			; <UNDEFINED> instruction: 0xf8dfb08b
    3b68:	smlatbls	r7, r8, r4, r3
    3b6c:	movwls	r4, #25723	; 0x647b
    3b70:	movweq	pc, #4113	; 0x1011	; <UNPREDICTABLE>
    3b74:	andle	r9, r3, r5, lsl #6
    3b78:	blcs	b61b8c <n_frp@@Base+0xb46938>
    3b7c:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    3b80:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    3b84:			; <UNDEFINED> instruction: 0xf04f2300
    3b88:	strmi	r0, [r7], -r0, lsl #22
    3b8c:			; <UNDEFINED> instruction: 0x469a4659
    3b90:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b94:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b98:			; <UNDEFINED> instruction: 0xf8179700
    3b9c:	vmulcs.f64	d6, d13, d1
    3ba0:	mcrcs	0, 1, sp, cr12, cr10, {1}
    3ba4:	tstls	r4, pc
    3ba8:			; <UNDEFINED> instruction: 0xf7fd9301
    3bac:	blls	7ea0c <n_frp@@Base+0x637b8>
    3bb0:	stmdavs	r2, {r2, r8, fp, ip, pc}
    3bb4:	andseq	pc, r6, r2, lsl r8	; <UNPREDICTABLE>
    3bb8:	andeq	pc, r1, r0
    3bbc:	svclt	0x00082e00
    3bc0:	stmdacs	r0, {r0, sp}
    3bc4:	blcs	37ccc <n_frp@@Base+0x1ca78>
    3bc8:	addhi	pc, r4, r0
    3bcc:	beq	7e4fc <n_frp@@Base+0x632a8>
    3bd0:	svceq	0x00fff01a
    3bd4:	rscshi	pc, r8, r0, asr #32
    3bd8:	blcs	2a7f4 <n_frp@@Base+0xf5a0>
    3bdc:	cmnhi	r3, r0	; <UNPREDICTABLE>
    3be0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3be4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3be8:	rscscc	pc, pc, #79	; 0x4f
    3bec:	mvnscc	pc, #79	; 0x4f
    3bf0:	strbmi	r4, [r9], -r0, asr #12
    3bf4:			; <UNDEFINED> instruction: 0xff5af7ff
    3bf8:	stcpl	8, cr15, [r1], {23}
    3bfc:	rsbsle	r2, r7, r0, lsl #26
    3c00:			; <UNDEFINED> instruction: 0xf04f9700
    3c04:			; <UNDEFINED> instruction: 0xf8170b00
    3c08:	strcs	r6, [r0], #-2817	; 0xfffff4ff
    3c0c:	ldrbmi	r2, [fp], -r0, lsl #10
    3c10:	ldrbmi	r2, [r9], -sp, lsr #28
    3c14:	ldrdle	r4, [r4, #106]	; 0x6a
    3c18:			; <UNDEFINED> instruction: 0xf0402b00
    3c1c:	b	1524258 <n_frp@@Base+0x1509004>
    3c20:			; <UNDEFINED> instruction: 0xf00a0205
    3c24:	svclt	0x00180b01
    3c28:	bleq	3fd6c <n_frp@@Base+0x24b18>
    3c2c:	svceq	0x0000f1bb
    3c30:	msrhi	SPSR_fsc, r0, asr #32
    3c34:	svceq	0x0000f1ba
    3c38:	sbcshi	pc, r5, r0
    3c3c:	strtmi	r4, [r9], r0, lsr #13
    3c40:	strcs	r4, [r0], #-1619	; 0xfffff9ad
    3c44:	str	r2, [r7, r0, lsl #10]!
    3c48:	mcrcs	14, 0, r3, cr9, cr0, {1}
    3c4c:			; <UNDEFINED> instruction: 0x81bcf200
    3c50:	svceq	0x0000f1bb
    3c54:	sbcshi	pc, r0, r0
    3c58:	ldrbtmi	r4, [sl], #-2798	; 0xfffff512
    3c5c:	bcs	1ddac <n_frp@@Base+0x2b58>
    3c60:	sbchi	pc, sl, r0
    3c64:			; <UNDEFINED> instruction: 0xf6492b00
    3c68:			; <UNDEFINED> instruction: 0xf6c11c99
    3c6c:			; <UNDEFINED> instruction: 0xf04f1c99
    3c70:	svclt	0x000c3b99
    3c74:	beq	7fdb8 <n_frp@@Base+0x64b64>
    3c78:	strmi	r4, [ip, #1561]!	; 0x619
    3c7c:	strmi	fp, [r3, #3848]!	; 0xf08
    3c80:	msrhi	SPSR_sc, r0, asr #1
    3c84:	bl	114a114 <n_frp@@Base+0x112eec0>
    3c88:	ldmne	r2, {r0, r2}
    3c8c:	ldmdbne	r2, {r6, r8, lr}
    3c90:	andeq	lr, r0, r5, asr #22
    3c94:	andls	r1, r2, #9568256	; 0x920000
    3c98:	andeq	lr, r0, #64, 22	; 0x10000
    3c9c:	ldmib	sp, {r0, r1, r9, ip, pc}^
    3ca0:	bl	6f2cb0 <n_frp@@Base+0x6d7a5c>
    3ca4:	bl	13068c4 <n_frp@@Base+0x12eb670>
    3ca8:	strmi	r7, [ip, #3302]!	; 0xce6
    3cac:	andeq	lr, ip, fp, lsl #20
    3cb0:	strmi	fp, [r3, #3848]!	; 0xf08
    3cb4:	andcs	fp, r1, #52, 30	; 0xd0
    3cb8:			; <UNDEFINED> instruction: 0xf1b02200
    3cbc:	svclt	0x00083fff
    3cc0:	andeq	pc, r1, #66	; 0x42
    3cc4:			; <UNDEFINED> instruction: 0xf0402a00
    3cc8:	ldrbmi	r8, [ip], -r2, asr #2
    3ccc:			; <UNDEFINED> instruction: 0xf04f4665
    3cd0:	strb	r0, [r1, -r1, lsl #22]!
    3cd4:	andeq	lr, r5, #84, 20	; 0x54000
    3cd8:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    3cdc:	strtmi	r4, [r9], -fp, lsr #12
    3ce0:	strtmi	r4, [r0], -r2, lsr #12
    3ce4:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3ce8:	stcpl	8, cr15, [r1], {23}
    3cec:	orrle	r2, r7, r0, lsl #26
    3cf0:	bls	196c1c <n_frp@@Base+0x17b9c8>
    3cf4:	ldmdavs	r1!, {r1, r2, r4, r6, r7, fp, ip, lr}
    3cf8:			; <UNDEFINED> instruction: 0xf0002900
    3cfc:	stmdals	r6, {r1, r3, r4, r6, r8, pc}
    3d00:	sfmmi	f2, 2, [r6], {16}
    3d04:	stmdbpl	r7, {r1, r2, r6, r7, r8, r9, fp, lr}
    3d08:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3d0c:			; <UNDEFINED> instruction: 0xf7fd9704
    3d10:	ldmdavs	r4!, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    3d14:	eorsle	r2, r8, r0, lsl #24
    3d18:			; <UNDEFINED> instruction: 0xf06f6839
    3d1c:			; <UNDEFINED> instruction: 0xf04f0801
    3d20:	strcc	r0, [r1, #-2320]	; 0xfffff6f0
    3d24:	eorsle	r4, r0, #1342177290	; 0x5000000a
    3d28:	tsteq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
    3d2c:			; <UNDEFINED> instruction: 0xf1099301
    3d30:	movwls	r0, #784	; 0x310
    3d34:	ldmib	r0, {r1, r2, r4, sp, lr, pc}^
    3d38:	strbmi	r2, [r4], #-770	; 0xfffffcfe
    3d3c:	svclt	0x0008455b
    3d40:	svclt	0x003c4552
    3d44:			; <UNDEFINED> instruction: 0x465b4652
    3d48:	movwcs	lr, #10695	; 0x29c7
    3d4c:	blls	41dc <__assert_fail@plt+0x2dc0>
    3d50:			; <UNDEFINED> instruction: 0xf7fd4419
    3d54:	ldmdavs	r4!, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    3d58:	eorsvs	r3, r4, r1, lsl #24
    3d5c:	ldmdble	r4, {r2, r3, r5, r7, r9, lr}
    3d60:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
    3d64:	bl	6a970 <n_frp@@Base+0x4f71c>
    3d68:	stmiane	pc, {r0, r3}^	; <UNPREDICTABLE>
    3d6c:	movwcs	lr, #2512	; 0x9d0
    3d70:	blge	be4d4 <n_frp@@Base+0xa3280>
    3d74:	svclt	0x0008459b
    3d78:	sbcsle	r4, ip, #612368384	; 0x24800000
    3d7c:			; <UNDEFINED> instruction: 0xf1086834
    3d80:			; <UNDEFINED> instruction: 0xf8dd38ff
    3d84:	adcmi	r9, r5, #0
    3d88:	blls	138cbc <n_frp@@Base+0x11da68>
    3d8c:	blls	1dde10 <n_frp@@Base+0x1c2bbc>
    3d90:	ldrtle	r0, [pc], #-1946	; 3d98 <__assert_fail@plt+0x297c>
    3d94:			; <UNDEFINED> instruction: 0x46386831
    3d98:	ldrbtcc	pc, [pc], #79	; 3da0 <__assert_fail@plt+0x2984>	; <UNPREDICTABLE>
    3d9c:	ldrbcc	pc, [pc, #79]!	; 3df3 <__assert_fail@plt+0x29d7>	; <UNPREDICTABLE>
    3da0:	eorsvs	r3, r1, r1, lsl #2
    3da4:			; <UNDEFINED> instruction: 0xf0020109
    3da8:	ldmdavs	r3!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    3dac:			; <UNDEFINED> instruction: 0xf1039a04
    3db0:	blcc	58bb8 <n_frp@@Base+0x3d964>
    3db4:	movwne	lr, #15104	; 0x3b00
    3db8:	stmib	r3, {r4, sp, lr}^
    3dbc:	stmib	r3, {r1, r8, sl, lr}^
    3dc0:	andlt	r4, fp, r0, lsl #10
    3dc4:	svchi	0x00f0e8bd
    3dc8:			; <UNDEFINED> instruction: 0xf43f2900
    3dcc:	strbmi	sl, [sp, #-3853]	; 0xfffff0f3
    3dd0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3dd4:	addhi	pc, r5, r0, asr #1
    3dd8:	strtmi	r4, [fp], -r2, lsr #12
    3ddc:	strbmi	r4, [r9], -r0, asr #12
    3de0:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3de4:	ldrbmi	lr, [r3], r8, lsl #14
    3de8:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    3dec:			; <UNDEFINED> instruction: 0xf04f2301
    3df0:			; <UNDEFINED> instruction: 0xf04f0801
    3df4:	strb	r0, [pc], r0, lsl #18
    3df8:	stmdals	r0, {r1, r3, r7, r9, fp, lr}
    3dfc:	subsvs	r4, r0, sl, ror r4
    3e00:	stmdavc	r3, {r4, r5, r8, r9, sl, sp, lr, pc}^
    3e04:			; <UNDEFINED> instruction: 0xf47f2b00
    3e08:			; <UNDEFINED> instruction: 0x3001aebb
    3e0c:	strcs	r2, [r0, #-1025]	; 0xfffffbff
    3e10:	ldrt	r2, [r8], r1, lsl #6
    3e14:	stmdbhi	r0, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3e18:	bmi	fe0cca20 <n_frp@@Base+0xfe0b17cc>
    3e1c:			; <UNDEFINED> instruction: 0xf1b99904
    3e20:	ldrbtmi	r0, [sl], #-3840	; 0xfffff100
    3e24:			; <UNDEFINED> instruction: 0xf1b8bf08
    3e28:	eorsvs	r0, r3, r2, lsl #30
    3e2c:	andsvs	r6, r3, fp
    3e30:	sfmcs	f5, 1, [r1], {63}	; 0x3f
    3e34:			; <UNDEFINED> instruction: 0xf1a7d91f
    3e38:			; <UNDEFINED> instruction: 0x463d0810
    3e3c:	stmdane	r4, {r3, r8, r9, fp, sp, lr, pc}
    3e40:			; <UNDEFINED> instruction: 0x960046b9
    3e44:	andcc	lr, r2, #3489792	; 0x354000
    3e48:			; <UNDEFINED> instruction: 0x6704e9d5
    3e4c:	beq	802a0 <n_frp@@Base+0x6504c>
    3e50:	bleq	40360 <n_frp@@Base+0x2510c>
    3e54:	svclt	0x000845bb
    3e58:			; <UNDEFINED> instruction: 0xd00745b2
    3e5c:	rscscc	pc, pc, #-2147483643	; 0x80000005
    3e60:			; <UNDEFINED> instruction: 0xf1474650
    3e64:			; <UNDEFINED> instruction: 0x465933ff
    3e68:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3e6c:	strmi	r3, [r8, #1296]!	; 0x510
    3e70:	mvflsdz	f5, #0.0
    3e74:	bl	1d57b8 <n_frp@@Base+0x1ba564>
    3e78:	ldmdb	r4, {r2, sl, ip}^
    3e7c:	cfstr64ne	mvdx4, [fp], #-8
    3e80:			; <UNDEFINED> instruction: 0xf1b4bf08
    3e84:	strdle	r3, [r5, -pc]
    3e88:			; <UNDEFINED> instruction: 0xf7fd4638
    3e8c:	blls	13e4b4 <n_frp@@Base+0x123260>
    3e90:			; <UNDEFINED> instruction: 0xe77f681f
    3e94:			; <UNDEFINED> instruction: 0xf04f1c60
    3e98:			; <UNDEFINED> instruction: 0xf14533ff
    3e9c:			; <UNDEFINED> instruction: 0xf04f0100
    3ea0:			; <UNDEFINED> instruction: 0xf7ff32ff
    3ea4:	ldrtmi	pc, [r8], -r3, lsl #28	; <UNPREDICTABLE>
    3ea8:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3eac:	ldmdavs	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    3eb0:			; <UNDEFINED> instruction: 0xf118e770
    3eb4:			; <UNDEFINED> instruction: 0xf04f32ff
    3eb8:			; <UNDEFINED> instruction: 0xf1490001
    3ebc:	strdcs	r3, [r0, -pc]
    3ec0:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
    3ec4:	ldmdbmi	r9, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3ec8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ecc:			; <UNDEFINED> instruction: 0xf7fd2000
    3ed0:			; <UNDEFINED> instruction: 0x2100e992
    3ed4:	strmi	r4, [r8], -r2, lsl #12
    3ed8:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3edc:			; <UNDEFINED> instruction: 0xf7ff2001
    3ee0:	ldmdbmi	r3, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    3ee4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ee8:			; <UNDEFINED> instruction: 0x469ae7f0
    3eec:	ldrbmi	r9, [r0], -r7, lsl #22
    3ef0:	ldrbeq	r2, [r9, -r5, lsl #4]
    3ef4:	stmdbmi	pc, {r1, r2, r4, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    3ef8:			; <UNDEFINED> instruction: 0xf7fd4479
    3efc:	tstcs	r0, ip, ror r9
    3f00:	strmi	r4, [r8], -r2, lsl #12
    3f04:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f08:			; <UNDEFINED> instruction: 0xf7ff2001
    3f0c:	ldrmi	pc, [sl], r7, ror #22
    3f10:	ldrbmi	r9, [r0], -r7, lsl #22
    3f14:	ldrbeq	r2, [ip, -r5, lsl #4]
    3f18:	stmdbmi	r7, {r0, r3, r8, sl, ip, lr, pc}^
    3f1c:			; <UNDEFINED> instruction: 0xf7fd4479
    3f20:	strb	lr, [ip, sl, ror #18]!
    3f24:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
    3f28:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f2c:	stmdbmi	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3f30:			; <UNDEFINED> instruction: 0xf7fd4479
    3f34:	strb	lr, [r2, r0, ror #18]!
    3f38:	andcs	r9, r5, #7168	; 0x1c00
    3f3c:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    3f40:	stmdbmi	r0, {r2, r3, r5, ip, lr, pc}^
    3f44:	ldrbtmi	r2, [r9], #-0
    3f48:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f4c:	blmi	fbdeb0 <n_frp@@Base+0xfa2c5c>
    3f50:	ldrbtmi	r4, [fp], #-2366	; 0xfffff6c2
    3f54:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}^
    3f58:			; <UNDEFINED> instruction: 0xf7fd4620
    3f5c:			; <UNDEFINED> instruction: 0x4601ea5a
    3f60:			; <UNDEFINED> instruction: 0xf0024620
    3f64:	blls	202af8 <n_frp@@Base+0x1e78a4>
    3f68:	strmi	r2, [r5], -r5, lsl #4
    3f6c:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    3f70:	ldmdbmi	r7!, {r0, r3, r4, ip, lr, pc}
    3f74:	ldrbtmi	r2, [r9], #-0
    3f78:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f7c:	strtmi	r4, [r8], -r4, lsl #12
    3f80:			; <UNDEFINED> instruction: 0xfff8f001
    3f84:	strtmi	r2, [r2], -r0, lsl #2
    3f88:	strmi	r4, [r8], -r3, lsl #12
    3f8c:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f90:			; <UNDEFINED> instruction: 0xf7fd4628
    3f94:	andcs	lr, r1, r4, lsl #18
    3f98:	blx	841f9e <n_frp@@Base+0x826d4a>
    3f9c:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    3fa0:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fa4:	stmdbmi	ip!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    3fa8:			; <UNDEFINED> instruction: 0xf7fd4479
    3fac:	strmi	lr, [r4], -r4, lsr #18
    3fb0:	blls	1fdf4c <n_frp@@Base+0x1e2cf8>
    3fb4:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    3fb8:			; <UNDEFINED> instruction: 0x4608d01c
    3fbc:	andcs	r4, r5, #638976	; 0x9c000
    3fc0:			; <UNDEFINED> instruction: 0xf7fd4479
    3fc4:			; <UNDEFINED> instruction: 0xe79ae918
    3fc8:			; <UNDEFINED> instruction: 0xf0139b07
    3fcc:	andsle	r0, r7, r4, lsl #2
    3fd0:	andcs	r4, r5, #573440	; 0x8c000
    3fd4:			; <UNDEFINED> instruction: 0xf7fd4479
    3fd8:	strmi	lr, [r4], -lr, lsl #18
    3fdc:			; <UNDEFINED> instruction: 0xf0019800
    3fe0:	smlabtcs	r0, r9, pc, pc	; <UNPREDICTABLE>
    3fe4:	strmi	r4, [r3], -r2, lsr #12
    3fe8:			; <UNDEFINED> instruction: 0xf7fd4608
    3fec:	andcs	lr, r1, ip, asr #18
    3ff0:	blx	ffd41ff4 <n_frp@@Base+0xffd26da0>
    3ff4:	andcs	r4, r5, #442368	; 0x6c000
    3ff8:			; <UNDEFINED> instruction: 0xf7fd4479
    3ffc:			; <UNDEFINED> instruction: 0xe77ee8fc
    4000:	ldmdbmi	r9, {r3, r9, sl, lr}
    4004:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4008:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    400c:	strb	r4, [r5, r4, lsl #12]!
    4010:	andeq	r7, r1, r0, lsr r3
    4014:	andeq	r7, r1, lr, lsr #9
    4018:	andeq	r0, r0, r0, asr r1
    401c:	andeq	r0, r0, r8, lsr #2
    4020:			; <UNDEFINED> instruction: 0xfffffd89
    4024:	andeq	r7, r1, ip, lsl #6
    4028:	andeq	r7, r1, r6, ror #5
    402c:	andeq	r5, r0, lr, lsr #23
    4030:			; <UNDEFINED> instruction: 0x00005bb6
    4034:	andeq	r5, r0, r4, lsr fp
    4038:	andeq	r5, r0, r0, lsl fp
    403c:	andeq	r5, r0, r6, lsr fp
    4040:	andeq	r5, r0, ip, lsr #22
    4044:			; <UNDEFINED> instruction: 0x00005ab2
    4048:			; <UNDEFINED> instruction: 0x000171b6
    404c:	andeq	r5, r0, r4, ror #22
    4050:	andeq	r5, r0, lr, asr #22
    4054:	andeq	r5, r0, sl, ror sl
    4058:	andeq	r5, r0, r4, asr #22
    405c:	andeq	r5, r0, r8, lsl #23
    4060:	andeq	r5, r0, r8, lsr fp
    4064:	andeq	r5, r0, ip, ror fp
    4068:	andeq	r5, r0, sl, lsr #22
    406c:	strcs	fp, [r0], #-1336	; 0xfffffac8
    4070:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    4074:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4078:	ldmdapl	r8, {r3, r9, fp, lr}
    407c:	andvs	r4, ip, r9, ror r4
    4080:	ldmpl	sp, {r2, sp, lr}
    4084:			; <UNDEFINED> instruction: 0xf7fd6828
    4088:	eorvs	lr, ip, sl, lsl #17
    408c:	svclt	0x0000bd38
    4090:	andeq	r6, r1, r8, lsr #28
    4094:	andeq	r0, r0, r0, asr r1
    4098:	andeq	r7, r1, ip, lsl #1
    409c:	andeq	r0, r0, r8, lsr #2
    40a0:			; <UNDEFINED> instruction: 0xf7ff2001
    40a4:	svclt	0x0000ba9b
    40a8:	svcmi	0x00f0e92d
    40ac:	strmi	fp, [sp], -r3, lsl #1
    40b0:			; <UNDEFINED> instruction: 0x461e4614
    40b4:	andls	r4, r0, #136314880	; 0x8200000
    40b8:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40bc:	ldrdlt	pc, [r0], -r5
    40c0:	svceq	0x0000f1bb
    40c4:	strcs	sp, [r0, -r5, asr #32]
    40c8:			; <UNDEFINED> instruction: 0xf04f4680
    40cc:			; <UNDEFINED> instruction: 0x970139ff
    40d0:			; <UNDEFINED> instruction: 0xf7fde00d
    40d4:	blls	7e304 <n_frp@@Base+0x630b0>
    40d8:	svclt	0x00182800
    40dc:	movwls	r2, #4865	; 0x1301
    40e0:	svclt	0x0004f855
    40e4:	ldrtmi	r3, [r4], #-1793	; 0xfffff8ff
    40e8:	svceq	0x0000f1bb
    40ec:	strbmi	sp, [r2], -r3, lsr #32
    40f0:			; <UNDEFINED> instruction: 0x46584651
    40f4:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40f8:	ldrbmi	r4, [r8], -r2, lsl #12
    40fc:	mvnle	r2, r0, lsl #20
    4100:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4104:			; <UNDEFINED> instruction: 0x46214632
    4108:	stmdals	r0, {r0, r1, r9, sl, lr}
    410c:	blx	195622 <n_frp@@Base+0x17a3ce>
    4110:	andsle	r0, r9, r9
    4114:	svccc	0x00fff1b9
    4118:	ldrtmi	fp, [r9], r8, lsl #30
    411c:	blls	384a4 <n_frp@@Base+0x1d250>
    4120:	bicsle	r2, r6, r0, lsl #22
    4124:	svclt	0x0004f855
    4128:	strcc	r2, [r1, -r1, lsl #6]
    412c:	movwls	r4, #5172	; 0x1434
    4130:	svceq	0x0000f1bb
    4134:	blls	788a8 <n_frp@@Base+0x5d654>
    4138:	svclt	0x00182b00
    413c:	stmdbeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    4140:	andlt	r4, r3, r8, asr #12
    4144:	svchi	0x00f0e8bd
    4148:			; <UNDEFINED> instruction: 0x464846b9
    414c:	pop	{r0, r1, ip, sp, pc}
    4150:			; <UNDEFINED> instruction: 0xf04f8ff0
    4154:	udf	#13215	; 0x339f
    4158:			; <UNDEFINED> instruction: 0xf04f3201
    415c:	ldrblt	r0, [r0, #-517]!	; 0xfffffdfb
    4160:	addlt	r4, r4, r5, lsl #12
    4164:	andsle	r4, r9, lr, lsl #12
    4168:	andcs	r4, r0, r0, lsl r9
    416c:			; <UNDEFINED> instruction: 0xf7fd4479
    4170:	strmi	lr, [r4], -r2, asr #16
    4174:	tstcs	r8, r2, lsr r6
    4178:			; <UNDEFINED> instruction: 0xf0012000
    417c:			; <UNDEFINED> instruction: 0x4629fd77
    4180:	andcs	r4, r1, r3, lsl #12
    4184:			; <UNDEFINED> instruction: 0xf0019303
    4188:	smlattcs	r0, sp, lr, pc	; <UNPREDICTABLE>
    418c:	strtmi	r9, [r2], -r3, lsl #22
    4190:	strmi	r9, [r8], -r0
    4194:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4198:	ldcllt	0, cr11, [r0, #-16]!
    419c:	andcs	r4, r0, r4, lsl #18
    41a0:			; <UNDEFINED> instruction: 0xf7fd4479
    41a4:	strmi	lr, [r4], -r8, lsr #16
    41a8:	svclt	0x0000e7e4
    41ac:	andeq	r5, r0, r4, asr #20
    41b0:	strdeq	r5, [r0], -r4
    41b4:	svcmi	0x00f0e92d
    41b8:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    41bc:	strmi	r8, [r6], -r2, lsl #22
    41c0:			; <UNDEFINED> instruction: 0x46174934
    41c4:	andcs	r2, r5, #0
    41c8:	addlt	r4, r3, r9, ror r4
    41cc:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41d0:	bmi	c96e9c <n_frp@@Base+0xc7bc48>
    41d4:			; <UNDEFINED> instruction: 0xf853447b
    41d8:			; <UNDEFINED> instruction: 0xf8d99002
    41dc:			; <UNDEFINED> instruction: 0xf7fc1000
    41e0:			; <UNDEFINED> instruction: 0xf8d6efa6
    41e4:			; <UNDEFINED> instruction: 0xf1bbb000
    41e8:	eorsle	r0, fp, r0, lsl #30
    41ec:			; <UNDEFINED> instruction: 0xf04f4b2c
    41f0:			; <UNDEFINED> instruction: 0xf8df0800
    41f4:			; <UNDEFINED> instruction: 0x4645a0b0
    41f8:	ldrbtmi	r4, [sl], #1147	; 0x47b
    41fc:	bcc	43fa24 <n_frp@@Base+0x4247d0>
    4200:			; <UNDEFINED> instruction: 0x4658e012
    4204:	ldrdhi	pc, [r0], -r9
    4208:	cdp2	0, 11, cr15, cr4, cr1, {0}
    420c:	tstcs	r1, r2, asr r6
    4210:	strmi	r3, [r3], -r1, lsl #10
    4214:			; <UNDEFINED> instruction: 0xf7fd4640
    4218:			; <UNDEFINED> instruction: 0xf856e89c
    421c:	strtmi	fp, [r0], r4, lsl #30
    4220:			; <UNDEFINED> instruction: 0xf1bb443c
    4224:	andsle	r0, sp, r0, lsl #30
    4228:	ldrtmi	r4, [sl], -r1, lsr #12
    422c:	stccs	6, cr4, [r0, #-256]	; 0xffffff00
    4230:			; <UNDEFINED> instruction: 0xf7fcd0e7
    4234:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4238:			; <UNDEFINED> instruction: 0xf8d9d1e3
    423c:	ldrbmi	r1, [r8], -r0
    4240:	ldrtmi	r3, [ip], #-1281	; 0xfffffaff
    4244:			; <UNDEFINED> instruction: 0xf0019101
    4248:	stmdbls	r1, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    424c:	bcs	43fab4 <n_frp@@Base+0x424860>
    4250:	strmi	r4, [r8], -r3, lsl #12
    4254:			; <UNDEFINED> instruction: 0xf7fd2101
    4258:			; <UNDEFINED> instruction: 0xf856e87c
    425c:			; <UNDEFINED> instruction: 0xf1bbbf04
    4260:	mvnle	r0, r0, lsl #30
    4264:	ldrdeq	pc, [r0], -r9
    4268:	andcc	lr, r5, #208, 18	; 0x340000
    426c:	andle	r4, r8, #805306377	; 0x30000009
    4270:	andcs	r1, sl, #22784	; 0x5900
    4274:	andsvc	r6, sl, r1, asr #2
    4278:	ldc	0, cr11, [sp], #12
    427c:	pop	{r1, r8, r9, fp, pc}
    4280:	strdcs	r8, [sl, -r0]
    4284:	ldc	0, cr11, [sp], #12
    4288:	pop	{r1, r8, r9, fp, pc}
    428c:			; <UNDEFINED> instruction: 0xf7fd4ff0
    4290:	svclt	0x0000b875
    4294:	andeq	r5, r0, r8, lsl #20
    4298:	andeq	r6, r1, r8, asr #25
    429c:	andeq	r0, r0, ip, lsl r1
    42a0:	strdeq	r5, [r0], -r8
    42a4:	andeq	r5, r0, lr, ror #19
    42a8:			; <UNDEFINED> instruction: 0x460eb5f8
    42ac:			; <UNDEFINED> instruction: 0x461d4614
    42b0:			; <UNDEFINED> instruction: 0x4607461a
    42b4:	strtmi	r9, [r1], -r6, lsl #22
    42b8:			; <UNDEFINED> instruction: 0xf7ff4630
    42bc:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    42c0:			; <UNDEFINED> instruction: 0xbdf8db00
    42c4:	ldrtmi	r4, [r1], -r2, lsl #12
    42c8:			; <UNDEFINED> instruction: 0xf7ff4638
    42cc:	strtmi	pc, [r0], -r5, asr #30
    42d0:	strtmi	r9, [r9], -r6, lsl #20
    42d4:			; <UNDEFINED> instruction: 0xff6ef7ff
    42d8:	ldrmi	r9, [r8, r7, lsl #22]
    42dc:	rscscc	pc, pc, pc, asr #32
    42e0:	svclt	0x0000bdf8
    42e4:	mvnsmi	lr, sp, lsr #18
    42e8:	cmnlt	pc, pc, lsl #16
    42ec:	ldrmi	r4, [r4], -r0, lsl #13
    42f0:			; <UNDEFINED> instruction: 0x460d461e
    42f4:			; <UNDEFINED> instruction: 0xf855e002
    42f8:	teqlt	pc, r4, lsl #30
    42fc:	ldrtmi	r4, [r2], -r1, lsr #12
    4300:	ldrtmi	r4, [r4], #-1600	; 0xfffff9c0
    4304:	svc	0x0070f7fc
    4308:	mvnsle	r2, r0, lsl #16
    430c:	pop	{r3, r4, r5, r9, sl, lr}
    4310:	svclt	0x000081f0
    4314:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4318:			; <UNDEFINED> instruction: 0x47706018
    431c:	strdeq	r6, [r1], -sl
    4320:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4324:			; <UNDEFINED> instruction: 0x47707118
    4328:	andeq	r6, r1, lr, ror #27
    432c:	addlt	fp, r4, r0, ror r5
    4330:	blmi	7d73b0 <n_frp@@Base+0x7bc15c>
    4334:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    4338:			; <UNDEFINED> instruction: 0xf0026818
    433c:	smlaltblt	pc, r8, r9, pc	; <UNPREDICTABLE>
    4340:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    4344:			; <UNDEFINED> instruction: 0xf7fc791e
    4348:	strmi	lr, [r5], -r0, ror #31
    434c:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    4350:	tstle	r7, r0, lsr #22
    4354:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    4358:			; <UNDEFINED> instruction: 0xf0026818
    435c:	stmiblt	r0, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4360:	ldcllt	0, cr11, [r0, #-16]!
    4364:	andcs	r4, r5, #344064	; 0x54000
    4368:	ldrbtmi	r2, [r9], #-0
    436c:	svc	0x0042f7fc
    4370:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    4374:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    4378:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    437c:			; <UNDEFINED> instruction: 0xf0019303
    4380:	bmi	443824 <n_frp@@Base+0x4285d0>
    4384:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    4388:	strmi	r9, [r3], -r0, lsl #12
    438c:			; <UNDEFINED> instruction: 0xf7fc2000
    4390:	blmi	380180 <n_frp@@Base+0x364f2c>
    4394:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    4398:	svc	0x000cf7fc
    439c:	ldrtmi	r4, [r3], -fp, lsl #20
    43a0:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    43a4:	svc	0x006ef7fc
    43a8:	svclt	0x0000e7f3
    43ac:	andeq	r6, r1, r8, ror #22
    43b0:	andeq	r0, r0, r8, lsr r1
    43b4:	andeq	r6, r1, lr, asr #27
    43b8:	andeq	r0, r0, ip, lsl r1
    43bc:	andeq	r5, r0, lr, lsl #17
    43c0:	muleq	r1, lr, sp
    43c4:	andeq	r3, r0, r2, ror sp
    43c8:	andeq	r0, r0, r0, asr #2
    43cc:	andeq	r3, r0, r2, lsl #22
    43d0:	svcmi	0x00f0e92d
    43d4:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
    43d8:	strmi	r8, [sp], -r2, lsl #22
    43dc:	pkhbtmi	r4, r1, r4, lsl #12
    43e0:			; <UNDEFINED> instruction: 0xf7fcb083
    43e4:	blls	400204 <n_frp@@Base+0x3e4fb0>
    43e8:	bleq	c043c <n_frp@@Base+0xa51e8>
    43ec:	rsble	r4, r7, r2, lsl #13
    43f0:	ldrbmi	r2, [r3], r0, lsl #14
    43f4:	ldmdavs	r2!, {r3, r4, r5, r7, r9, sl, lr}
    43f8:	svclt	0x003c455a
    43fc:			; <UNDEFINED> instruction: 0x21004692
    4400:	blls	3b8d48 <n_frp@@Base+0x39daf4>
    4404:	blcs	1c4d4 <n_frp@@Base+0x1280>
    4408:	blcs	7856c <n_frp@@Base+0x5d318>
    440c:	strcs	fp, [r0], -r8, lsl #30
    4410:	stmdaeq	lr, {r0, r1, ip, lr, pc}^
    4414:	tsteq	r1, r1	; <UNPREDICTABLE>
    4418:	blls	3d54e4 <n_frp@@Base+0x3ba290>
    441c:	blls	3c6190 <n_frp@@Base+0x3aaf3c>
    4420:	bl	74170 <n_frp@@Base+0x58f1c>
    4424:	ldrbmi	r0, [r3], sl, lsl #22
    4428:			; <UNDEFINED> instruction: 0xf0132100
    442c:	svclt	0x00180f08
    4430:	movtlt	r2, #17920	; 0x4600
    4434:	strtmi	r3, [r8], -r1, lsl #24
    4438:	stmdbcs	r0, {r2, r3, r5, sl, lr}
    443c:	adcmi	fp, r5, #24, 30	; 0x60
    4440:			; <UNDEFINED> instruction: 0xf04fd209
    4444:			; <UNDEFINED> instruction: 0xf8000c20
    4448:	submi	ip, fp, #1024	; 0x400
    444c:	addsmi	r1, r3, #172032	; 0x2a000
    4450:	addmi	fp, r4, #24, 30	; 0x60
    4454:	bne	8ba838 <n_frp@@Base+0x89f5e4>
    4458:	ldrbmi	r2, [r2, #-768]	; 0xfffffd00
    445c:	strbmi	r7, [r9], -r3
    4460:	ldrbmi	fp, [r2], -r8, lsr #30
    4464:	svc	0x002cf7fc
    4468:	svclt	0x00182e00
    446c:	strmi	r4, [r3], -r4, lsl #5
    4470:			; <UNDEFINED> instruction: 0x2120d907
    4474:	blne	82488 <n_frp@@Base+0x67234>
    4478:	addsmi	r1, r0, #157696	; 0x26800
    447c:	addsmi	fp, ip, #24, 30	; 0x60
    4480:	andcs	sp, r0, #248, 16	; 0xf80000
    4484:	ldrbmi	r7, [lr], #-26	; 0xffffffe6
    4488:			; <UNDEFINED> instruction: 0xf7fc4638
    448c:	strbmi	lr, [r0], -r8, lsl #29
    4490:	mcr	7, 4, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4494:	andlt	r4, r3, r0, lsr r6
    4498:	blhi	bf794 <n_frp@@Base+0xa4540>
    449c:	svchi	0x00f0e8bd
    44a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    44a4:	ldrmi	r9, [r3, #2830]	; 0xb0e
    44a8:	bl	fe8b4184 <n_frp@@Base+0xfe898f30>
    44ac:	ldrbmi	r0, [sl], -fp, lsl #2
    44b0:	tstcs	r0, sl, asr r6
    44b4:	blcs	1c584 <n_frp@@Base+0x1330>
    44b8:	strmi	sp, [lr], -r7, lsr #3
    44bc:	str	r9, [ip, lr, lsl #18]!
    44c0:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    44c4:	ldmible	r3, {r0, fp, sp}
    44c8:			; <UNDEFINED> instruction: 0x4649465a
    44cc:			; <UNDEFINED> instruction: 0xf7fc4658
    44d0:	mcrrne	15, 7, lr, r3, cr6
    44d4:	blls	3f88f8 <n_frp@@Base+0x3dd6a4>
    44d8:	strle	r0, [r9], #2015	; 0x7df
    44dc:			; <UNDEFINED> instruction: 0xf04f2700
    44e0:			; <UNDEFINED> instruction: 0x46b836ff
    44e4:			; <UNDEFINED> instruction: 0xf100e7d0
    44e8:	b	13c64f4 <n_frp@@Base+0x13ab2a0>
    44ec:	movwls	r0, #904	; 0x388
    44f0:			; <UNDEFINED> instruction: 0xf7fc4618
    44f4:	strmi	lr, [r7], -lr, asr #29
    44f8:	rsbsle	r2, r6, r0, lsl #16
    44fc:	strbmi	r4, [r9], -r2, asr #12
    4500:	svc	0x005cf7fc
    4504:	subsle	r2, r5, r0, lsl #16
    4508:	ldrtmi	r9, [fp], #-2816	; 0xfffff500
    450c:	stclt	8, cr15, [r4], {67}	; 0x43
    4510:	bcs	1e600 <n_frp@@Base+0x33ac>
    4514:	mcr	0, 0, sp, cr8, cr1, {2}
    4518:			; <UNDEFINED> instruction: 0x46108a10
    451c:			; <UNDEFINED> instruction: 0xf7fc46b8
    4520:	stmdblt	r8!, {r1, r7, r9, sl, fp, sp, lr, pc}
    4524:	bleq	80668 <n_frp@@Base+0x65414>
    4528:	mvnsvc	pc, #82837504	; 0x4f00000
    452c:	andcc	pc, r0, r8, asr #17
    4530:	svceq	0x0004f858
    4534:	mvnsle	r2, r0, lsl #16
    4538:	bleq	3ec74 <n_frp@@Base+0x23a20>
    453c:	mrc	6, 0, r4, cr8, cr8, {1}
    4540:			; <UNDEFINED> instruction: 0xf7fc1a10
    4544:	ldmib	sp, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    4548:	strmi	r2, [r3], r0, lsl #6
    454c:			; <UNDEFINED> instruction: 0x4610b3d3
    4550:			; <UNDEFINED> instruction: 0xf7fc4639
    4554:	mcrrne	14, 9, lr, r3, cr2
    4558:	bcc	43fd80 <n_frp@@Base+0x424b2c>
    455c:	beq	43fdc4 <n_frp@@Base+0x424b70>
    4560:	mrc	7, 4, APSR_nzcv, cr6, cr12, {7}
    4564:	biclt	r4, r8, #128, 12	; 0x8000000
    4568:			; <UNDEFINED> instruction: 0xf8d66838
    456c:	orrslt	r9, r0, #0
    4570:			; <UNDEFINED> instruction: 0xf04f46ba
    4574:	and	r0, r3, r0, lsl #22
    4578:	svceq	0x0004f85a
    457c:			; <UNDEFINED> instruction: 0xb1684693
    4580:	mcr	7, 0, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4584:	svclt	0x00081c42
    4588:	bl	c594 <version_etc_copyright@@Base+0x25bc>
    458c:	svclt	0x0004020b
    4590:	mvnsvc	pc, #82837504	; 0x4f00000
    4594:	andcc	pc, r0, sl, asr #17
    4598:	rscle	r4, sp, #608174080	; 0x24400000
    459c:	cdp	0, 1, cr2, cr8, cr0, {0}
    45a0:			; <UNDEFINED> instruction: 0xf8ca2a10
    45a4:	ldrtmi	r0, [r9], -r0
    45a8:	strbmi	r4, [r1], r0, asr #12
    45ac:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    45b0:	str	r4, [r0, -r2, lsl #13]!
    45b4:	ldrbmi	r4, [r3], r0, lsl #13
    45b8:			; <UNDEFINED> instruction: 0x4641e71d
    45bc:			; <UNDEFINED> instruction: 0xf7fc4638
    45c0:	strmi	lr, [r3], ip, ror #29
    45c4:	ldrbmi	r6, [sl, #-2098]	; 0xfffff7ce
    45c8:	svcge	0x006af4bf
    45cc:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    45d0:	bcc	43fdf8 <n_frp@@Base+0x424ba4>
    45d4:	strmi	lr, [r3], r2, asr #15
    45d8:			; <UNDEFINED> instruction: 0xe7df46ba
    45dc:	ldrbeq	r9, [r9, pc, lsl #22]
    45e0:	svcge	0x0009f53f
    45e4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    45e8:	blls	3fe328 <n_frp@@Base+0x3e30d4>
    45ec:			; <UNDEFINED> instruction: 0xf57f07d8
    45f0:			; <UNDEFINED> instruction: 0x46d3af75
    45f4:			; <UNDEFINED> instruction: 0xe6fe46b8
    45f8:	svcmi	0x00f0e92d
    45fc:			; <UNDEFINED> instruction: 0xf8d1b083
    4600:	strmi	sl, [r1], r0
    4604:	ldrmi	r4, [r0], lr, lsl #12
    4608:	strcs	r4, [r0], #-1567	; 0xfffff9e1
    460c:	mcrrne	6, 5, r4, r5, cr0
    4610:	strtmi	r4, [r3], r0, lsr #12
    4614:			; <UNDEFINED> instruction: 0xf7fc4629
    4618:			; <UNDEFINED> instruction: 0x4633edfa
    461c:	strmi	r4, [r4], -sl, lsr #12
    4620:	strtmi	r4, [r1], -r8, asr #12
    4624:			; <UNDEFINED> instruction: 0xf8c6b1ac
    4628:	stmib	sp, {sp, pc}^
    462c:			; <UNDEFINED> instruction: 0xf7ff8700
    4630:	mcrrne	14, 12, pc, r3, cr15	; <UNPREDICTABLE>
    4634:	addmi	sp, r5, #5
    4638:	strtmi	sp, [r0], -r9, ror #19
    463c:	pop	{r0, r1, ip, sp, pc}
    4640:	qsub8mi	r8, r0, r0
    4644:			; <UNDEFINED> instruction: 0xf7fc2400
    4648:	strtmi	lr, [r0], -sl, lsr #27
    464c:	pop	{r0, r1, ip, sp, pc}
    4650:	usub8mi	r8, r8, r0
    4654:	stc	7, cr15, [r2, #1008]!	; 0x3f0
    4658:	svclt	0x0000e7ef
    465c:	mrcmi	5, 0, fp, cr10, cr8, {7}
    4660:	teqlt	r0, #2113929216	; 0x7e000000
    4664:	strmi	r2, [r4], -pc, lsr #2
    4668:	mrc	7, 4, APSR_nzcv, cr12, cr12, {7}
    466c:			; <UNDEFINED> instruction: 0xb1b84605
    4670:	blne	ecb794 <n_frp@@Base+0xeb0540>
    4674:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    4678:	stmdacc	r6, {r2, r4, r8, fp, lr}
    467c:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    4680:	mrc	7, 5, APSR_nzcv, cr4, cr12, {7}
    4684:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    4688:	tstle	r0, ip, ror #22
    468c:	blcs	1d22880 <n_frp@@Base+0x1d0762c>
    4690:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    4694:	tstle	sl, sp, lsr #22
    4698:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    469c:			; <UNDEFINED> instruction: 0x601c58f3
    46a0:	blmi	356ed8 <n_frp@@Base+0x33bc84>
    46a4:	andsvs	r4, r4, sl, ror r4
    46a8:			; <UNDEFINED> instruction: 0x601c58f3
    46ac:			; <UNDEFINED> instruction: 0x463cbdf8
    46b0:	blmi	2be690 <n_frp@@Base+0x2a343c>
    46b4:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    46b8:	ldmpl	r3!, {r0, r8, sp}^
    46bc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    46c0:	ldc	7, cr15, [r6, #1008]!	; 0x3f0
    46c4:	mrc	7, 4, APSR_nzcv, cr8, cr12, {7}
    46c8:	andeq	r6, r1, ip, lsr r8
    46cc:			; <UNDEFINED> instruction: 0x000055be
    46d0:	andeq	r0, r0, r4, asr r1
    46d4:	andeq	r6, r1, r4, ror sl
    46d8:	andeq	r0, r0, r4, asr #2
    46dc:	andeq	r0, r0, ip, lsl r1
    46e0:	andeq	r5, r0, r8, asr #10
    46e4:	eorscs	fp, r0, #56, 10	; 0xe000000
    46e8:	tstcs	r0, sp, lsl #12
    46ec:			; <UNDEFINED> instruction: 0xf7fc4604
    46f0:	stccs	14, cr14, [sl, #-112]	; 0xffffff90
    46f4:	strtmi	sp, [r0], -r2
    46f8:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    46fc:	mrc	7, 3, APSR_nzcv, cr12, cr12, {7}
    4700:	andcs	fp, r5, #112, 10	; 0x1c000000
    4704:	strmi	r4, [lr], -r5, lsl #12
    4708:	andcs	r4, r0, r1, lsl #12
    470c:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    4710:	strmi	r4, [r4], -r5, lsl #5
    4714:	strtmi	sp, [r0], -r1
    4718:			; <UNDEFINED> instruction: 0xf002bd70
    471c:	stmdavc	r3, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    4720:	nopeq	{35}	; 0x23
    4724:	tstle	r7, r5, asr fp
    4728:			; <UNDEFINED> instruction: 0xf0237843
    472c:	blcs	15053b4 <n_frp@@Base+0x14ea160>
    4730:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    4734:	nopeq	{35}	; 0x23
    4738:			; <UNDEFINED> instruction: 0xd12b2b46
    473c:	blcs	b62a50 <n_frp@@Base+0xb477fc>
    4740:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    4744:			; <UNDEFINED> instruction: 0xd1252b38
    4748:	bllt	6e2c5c <n_frp@@Base+0x6c7a08>
    474c:	blcs	18227e0 <n_frp@@Base+0x180758c>
    4750:	ldcmi	0, cr13, [r8], {41}	; 0x29
    4754:			; <UNDEFINED> instruction: 0xe7de447c
    4758:	tstle	fp, r7, asr #22
    475c:			; <UNDEFINED> instruction: 0xf0237843
    4760:	blcs	10853e8 <n_frp@@Base+0x106a194>
    4764:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    4768:	tstle	r3, r1, lsr fp
    476c:	blcs	e22a80 <n_frp@@Base+0xe0782c>
    4770:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    4774:	tstle	sp, r0, lsr fp
    4778:	blcs	ce2c8c <n_frp@@Base+0xcc7a38>
    477c:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    4780:	tstle	r7, r0, lsr fp
    4784:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    4788:	blcs	182281c <n_frp@@Base+0x18075c8>
    478c:	stcmi	0, cr13, [sl], {14}
    4790:			; <UNDEFINED> instruction: 0xe7c0447c
    4794:	andle	r2, r3, r9, lsl #28
    4798:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    479c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    47a0:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    47a4:	stcmi	7, cr14, [r7], {183}	; 0xb7
    47a8:			; <UNDEFINED> instruction: 0xe7b4447c
    47ac:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    47b0:	svclt	0x0000e7b1
    47b4:	strdeq	r5, [r0], -r4
    47b8:			; <UNDEFINED> instruction: 0x000054bc
    47bc:			; <UNDEFINED> instruction: 0x000054be
    47c0:	andeq	r5, r0, r2, lsr #9
    47c4:	andeq	r5, r0, ip, lsr #9
    47c8:	andeq	r5, r0, r2, lsr #9
    47cc:	svcmi	0x00f0e92d
    47d0:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    47d4:	strmi	r8, [r9], r2, lsl #22
    47d8:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    47dc:			; <UNDEFINED> instruction: 0xf8df3206
    47e0:			; <UNDEFINED> instruction: 0xf8df2bfc
    47e4:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    47e8:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    47ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    47f0:			; <UNDEFINED> instruction: 0xf04f931b
    47f4:	blls	a853fc <n_frp@@Base+0xa6a1a8>
    47f8:	blls	ae9438 <n_frp@@Base+0xace1e4>
    47fc:	blls	a69450 <n_frp@@Base+0xa4e1fc>
    4800:	streq	pc, [r2], #-3
    4804:	tstls	r2, #44, 22	; 0xb000
    4808:	ldc	7, cr15, [lr, #-1008]	; 0xfffffc10
    480c:			; <UNDEFINED> instruction: 0xf3c39b29
    4810:	movwls	r0, #37696	; 0x9340
    4814:			; <UNDEFINED> instruction: 0xf1b8900f
    4818:	vmax.f32	d0, d1, d10
    481c:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    4820:	rsbseq	pc, r1, #24
    4824:	adceq	r0, r4, #-268435449	; 0xf0000007
    4828:	andseq	r0, lr, #536870921	; 0x20000009
    482c:	subseq	r0, r2, #-1879048189	; 0x90000003
    4830:	andeq	r0, fp, r4, ror #4
    4834:	andeq	r0, fp, fp
    4838:	svceq	0x000af1b8
    483c:			; <UNDEFINED> instruction: 0xf8dfd00e
    4840:	strbmi	r0, [r1], -r4, lsr #23
    4844:			; <UNDEFINED> instruction: 0xf7ff4478
    4848:			; <UNDEFINED> instruction: 0x4641ff5b
    484c:			; <UNDEFINED> instruction: 0xf8df4603
    4850:	tstls	r3, #152, 22	; 0x26000
    4854:			; <UNDEFINED> instruction: 0xf7ff4478
    4858:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    485c:	bleq	409a0 <n_frp@@Base+0x2574c>
    4860:			; <UNDEFINED> instruction: 0xf0002c00
    4864:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    4868:	strls	r2, [r8], #-1025	; 0xfffffbff
    486c:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    4870:			; <UNDEFINED> instruction: 0xf7fc5a10
    4874:	movwcs	lr, #3390	; 0xd3e
    4878:	stmib	sp, {r4, r8, r9, ip, pc}^
    487c:	tstls	r1, #671088640	; 0x28000000
    4880:	strcs	r9, [r0, -sp]
    4884:	movwcc	r9, #6918	; 0x1b06
    4888:	tsthi	r0, r0	; <UNPREDICTABLE>
    488c:	blne	ff76b4ac <n_frp@@Base+0xff750258>
    4890:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    4894:			; <UNDEFINED> instruction: 0xf0002d00
    4898:	blls	2a4ce4 <n_frp@@Base+0x289a90>
    489c:			; <UNDEFINED> instruction: 0xf1b89807
    48a0:	svclt	0x000c0f02
    48a4:			; <UNDEFINED> instruction: 0xf0032300
    48a8:	ldrmi	r0, [lr], -r1, lsl #6
    48ac:	movwls	r1, #51651	; 0xc9c3
    48b0:			; <UNDEFINED> instruction: 0xf0002e00
    48b4:	bls	36554c <n_frp@@Base+0x34a2f8>
    48b8:			; <UNDEFINED> instruction: 0xf0002a00
    48bc:	blls	1a5a1c <n_frp@@Base+0x18a7c8>
    48c0:	bl	1cf0cc <n_frp@@Base+0x1b3e78>
    48c4:	ldrmi	r0, [r1], -r2, lsl #8
    48c8:	mvnscc	pc, #-1073741784	; 0xc0000028
    48cc:			; <UNDEFINED> instruction: 0xf383fab3
    48d0:	cmpne	r3, #323584	; 0x4f000
    48d4:	movwcs	fp, #3992	; 0xf98
    48d8:			; <UNDEFINED> instruction: 0xf7fcb113
    48dc:	andls	lr, r6, sl, lsl #26
    48e0:	addsmi	r9, ip, #6144	; 0x1800
    48e4:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    48e8:	bne	440150 <n_frp@@Base+0x424efc>
    48ec:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    48f0:	ldcl	7, cr15, [sl], #-1008	; 0xfffffc10
    48f4:			; <UNDEFINED> instruction: 0xf0402800
    48f8:	blls	2659e0 <n_frp@@Base+0x24a78c>
    48fc:			; <UNDEFINED> instruction: 0xf0402b00
    4900:	blls	325414 <n_frp@@Base+0x30a1c0>
    4904:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    4908:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    490c:			; <UNDEFINED> instruction: 0xf014e8df
    4910:	cmneq	sp, r8, lsl r1
    4914:	cmneq	sp, sp, ror r1
    4918:	cmneq	sp, sp, ror r1
    491c:	rsceq	r0, ip, #1073741855	; 0x4000001f
    4920:	adceq	r0, fp, #224, 4
    4924:	rscseq	r0, r5, #-536870898	; 0xe000000e
    4928:	rscseq	r0, r1, #805306383	; 0x3000000f
    492c:	cmneq	sp, sp, ror r1
    4930:	cmneq	sp, sp, ror r1
    4934:	cmneq	sp, sp, ror r1
    4938:	cmneq	sp, sp, ror r1
    493c:	cmneq	sp, sp, ror r1
    4940:	cmneq	sp, sp, ror r1
    4944:	cmneq	sp, sp, ror r1
    4948:	cmneq	sp, sp, ror r1
    494c:	cmneq	sp, sp, ror r1
    4950:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    4954:			; <UNDEFINED> instruction: 0x06d30179
    4958:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    495c:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    4960:	cmneq	r9, r9, ror r1
    4964:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    4968:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    496c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4970:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4974:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4978:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    497c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4980:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4984:	cmneq	r9, pc, ror r0
    4988:	cmneq	r9, r9, ror r1
    498c:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    4990:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    4994:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4998:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    499c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49a0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49a4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49a8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49ac:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49b0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49b4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49b8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49bc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49c0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49c4:	cmneq	r9, pc, ror r0
    49c8:	rsbseq	r0, pc, r7, asr #4
    49cc:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    49d0:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    49d4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49d8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49dc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49e0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49e4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49e8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49ec:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49f0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49f4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49f8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    49fc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4a00:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    4a04:	eorseq	r0, r3, #127	; 0x7f
    4a08:	eorseq	r0, r3, #1073741854	; 0x4000001e
    4a0c:			; <UNDEFINED> instruction: 0x463206d3
    4a10:	movwcs	r4, #1589	; 0x635
    4a14:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    4a18:			; <UNDEFINED> instruction: 0xf0002800
    4a1c:	vshr.u64	q12, <illegal reg q2.5>, #60
    4a20:			; <UNDEFINED> instruction: 0xf0041147
    4a24:			; <UNDEFINED> instruction: 0xf850021f
    4a28:	blx	848ab4 <n_frp@@Base+0x82d860>
    4a2c:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    4a30:	sbchi	pc, sl, r0, asr #2
    4a34:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    4a38:	blx	feceb264 <n_frp@@Base+0xfecd0010>
    4a3c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    4a40:			; <UNDEFINED> instruction: 0xf0402a00
    4a44:	bls	2e619c <n_frp@@Base+0x2caf48>
    4a48:	andeq	pc, r1, #130	; 0x82
    4a4c:	andsle	r4, r5, r3, lsl r0
    4a50:	movwls	r4, #46553	; 0xb5d9
    4a54:	eorcs	fp, r7, #132, 30	; 0x210
    4a58:	andcs	pc, fp, sl, lsl #16
    4a5c:	andeq	pc, r1, #-1073741822	; 0xc0000002
    4a60:	svclt	0x00844591
    4a64:			; <UNDEFINED> instruction: 0xf80a2124
    4a68:			; <UNDEFINED> instruction: 0xf10b1002
    4a6c:			; <UNDEFINED> instruction: 0xf10b0202
    4a70:	ldrmi	r0, [r1, #2819]	; 0xb03
    4a74:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    4a78:	andne	pc, r2, sl, lsl #16
    4a7c:			; <UNDEFINED> instruction: 0xf10745d9
    4a80:	svclt	0x00840701
    4a84:			; <UNDEFINED> instruction: 0xf80a235c
    4a88:			; <UNDEFINED> instruction: 0xf10b300b
    4a8c:	blls	207698 <n_frp@@Base+0x1ec444>
    4a90:	svclt	0x003845cb
    4a94:	andmi	pc, fp, sl, lsl #16
    4a98:			; <UNDEFINED> instruction: 0xf10b2d00
    4a9c:	svclt	0x00080b01
    4aa0:	movwls	r2, #33536	; 0x8300
    4aa4:	movwcc	r9, #6918	; 0x1b06
    4aa8:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    4aac:	vldrpl	d25, [sp, #28]
    4ab0:	svclt	0x00183d00
    4ab4:	cfstr32cs	mvfx2, [r0, #-4]
    4ab8:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    4abc:	andeq	pc, r2, #168, 2	; 0x2a
    4ac0:	blx	fecaaeec <n_frp@@Base+0xfec8fc98>
    4ac4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    4ac8:	movweq	lr, #6658	; 0x1a02
    4acc:	svceq	0x0000f1bb
    4ad0:	movwcs	fp, #3864	; 0xf18
    4ad4:			; <UNDEFINED> instruction: 0xf0402b00
    4ad8:			; <UNDEFINED> instruction: 0xf08181d0
    4adc:	andsmi	r0, sl, r1, lsl #6
    4ae0:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    4ae4:	blcs	2b72c <n_frp@@Base+0x104d8>
    4ae8:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    4aec:	blcs	2b714 <n_frp@@Base+0x104c0>
    4af0:	ldrhi	pc, [r4], r0, asr #32
    4af4:	bls	42b740 <n_frp@@Base+0x4104ec>
    4af8:	svclt	0x00183b00
    4afc:			; <UNDEFINED> instruction: 0xf1b92301
    4b00:	svclt	0x00180f00
    4b04:	blcs	d70c <version_etc_copyright@@Base+0x3734>
    4b08:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    4b0c:			; <UNDEFINED> instruction: 0xf8dd9a11
    4b10:	tstcs	r1, r4, asr #32
    4b14:	andscc	lr, r0, #3358720	; 0x334000
    4b18:			; <UNDEFINED> instruction: 0xf88a2327
    4b1c:	andcs	r3, r0, #0
    4b20:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4b24:			; <UNDEFINED> instruction: 0xf04f468b
    4b28:	tstls	sp, r2, lsl #16
    4b2c:	andls	r4, r9, #2063597568	; 0x7b000000
    4b30:	bcc	440358 <n_frp@@Base+0x425104>
    4b34:	blls	27e5d0 <n_frp@@Base+0x26337c>
    4b38:			; <UNDEFINED> instruction: 0xf0402b00
    4b3c:	ldrmi	r8, [lr], -r7, ror #12
    4b40:	andeq	pc, r2, #168, 2	; 0x2a
    4b44:	blx	fecab778 <n_frp@@Base+0xfec90524>
    4b48:			; <UNDEFINED> instruction: 0xf083f282
    4b4c:	ldmdbeq	r2, {r0, r8, r9}^
    4b50:			; <UNDEFINED> instruction: 0xf0004013
    4b54:	ldrbmi	r8, [r9, #1360]	; 0x550
    4b58:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    4b5c:	andne	pc, fp, sl, lsl #16
    4b60:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    4b64:	svclt	0x00844589
    4b68:			; <UNDEFINED> instruction: 0xf80a2024
    4b6c:			; <UNDEFINED> instruction: 0xf10b0001
    4b70:	strmi	r0, [r9, #258]	; 0x102
    4b74:	eorcs	fp, r7, r4, lsl #31
    4b78:	andeq	pc, r1, sl, lsl #16
    4b7c:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    4b80:	vrshl.s8	d20, d9, d16
    4b84:	pkhtbmi	r8, fp, r2, asr #10
    4b88:	movwls	r4, #46681	; 0xb659
    4b8c:			; <UNDEFINED> instruction: 0xf80a235c
    4b90:			; <UNDEFINED> instruction: 0xf1b8300b
    4b94:			; <UNDEFINED> instruction: 0xf10b0f02
    4b98:			; <UNDEFINED> instruction: 0xf0000b01
    4b9c:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    4ba0:	addmi	r1, r3, #31488	; 0x7b00
    4ba4:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    4ba8:	blcc	c1bebc <n_frp@@Base+0xc00c68>
    4bac:	vqdmulh.s<illegal width 8>	d18, d0, d9
    4bb0:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    4bb4:			; <UNDEFINED> instruction: 0xf0839b0a
    4bb8:	tstmi	sl, #67108864	; 0x4000000
    4bbc:	svclt	0x0008462b
    4bc0:			; <UNDEFINED> instruction: 0xf43f4615
    4bc4:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    4bc8:			; <UNDEFINED> instruction: 0xf47f2e00
    4bcc:	bls	2f08a0 <n_frp@@Base+0x2d564c>
    4bd0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    4bd4:	andsmi	r3, r3, r1, lsl #14
    4bd8:	blcs	3174c <n_frp@@Base+0x164f8>
    4bdc:	svcge	0x0057f43f
    4be0:	svclt	0x008445d9
    4be4:			; <UNDEFINED> instruction: 0xf80a2327
    4be8:			; <UNDEFINED> instruction: 0xf10b300b
    4bec:			; <UNDEFINED> instruction: 0xf10b0301
    4bf0:	ldrmi	r0, [r9, #2818]	; 0xb02
    4bf4:	eorcs	fp, r7, #132, 30	; 0x210
    4bf8:	andcs	pc, r3, sl, lsl #16
    4bfc:	movwls	r2, #45824	; 0xb300
    4c00:	ldrtmi	lr, [r2], -r5, asr #14
    4c04:	str	r2, [r3, -r0, lsl #12]
    4c08:	blls	3ce410 <n_frp@@Base+0x3b31bc>
    4c0c:			; <UNDEFINED> instruction: 0xf0402b01
    4c10:			; <UNDEFINED> instruction: 0xf7fc83fb
    4c14:	eorlt	lr, r3, #100352	; 0x18800
    4c18:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    4c1c:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    4c20:	orrmi	pc, r0, #50331648	; 0x3000000
    4c24:	blls	28f82c <n_frp@@Base+0x2745d8>
    4c28:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    4c2c:	andeq	pc, r1, #3
    4c30:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    4c34:	bcs	d43c <version_etc_copyright@@Base+0x3464>
    4c38:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    4c3c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    4c40:			; <UNDEFINED> instruction: 0xf383fab3
    4c44:	bls	2871b8 <n_frp@@Base+0x26bf64>
    4c48:	andeq	pc, r1, #130	; 0x82
    4c4c:			; <UNDEFINED> instruction: 0xf43f4313
    4c50:	blls	2707e0 <n_frp@@Base+0x25558c>
    4c54:			; <UNDEFINED> instruction: 0xf0002b00
    4c58:	movwcs	r8, #187	; 0xbb
    4c5c:	stccs	6, cr14, [r0], {219}	; 0xdb
    4c60:	ldrbthi	pc, [pc], #64	; 4c68 <__assert_fail@plt+0x384c>	; <UNPREDICTABLE>
    4c64:	movwls	r2, #41729	; 0xa301
    4c68:	svceq	0x0000f1b9
    4c6c:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    4c70:			; <UNDEFINED> instruction: 0x377cf8df
    4c74:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4c78:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4c7c:			; <UNDEFINED> instruction: 0xf8cd447b
    4c80:			; <UNDEFINED> instruction: 0xf8cd902c
    4c84:	cdp	0, 0, cr9, cr8, cr4, {1}
    4c88:	movwcs	r3, #6672	; 0x1a10
    4c8c:	movwls	r4, #34459	; 0x869b
    4c90:	ldrb	r9, [r6, #781]!	; 0x30d
    4c94:			; <UNDEFINED> instruction: 0xf0402c00
    4c98:			; <UNDEFINED> instruction: 0xf1b98587
    4c9c:			; <UNDEFINED> instruction: 0xf0000f00
    4ca0:	movwcs	r8, #5325	; 0x14cd
    4ca4:	ldrmi	r9, [fp], r8, lsl #6
    4ca8:	movwmi	lr, #39373	; 0x99cd
    4cac:			; <UNDEFINED> instruction: 0x2322930d
    4cb0:	andcc	pc, r0, sl, lsl #17
    4cb4:			; <UNDEFINED> instruction: 0x373cf8df
    4cb8:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    4cbc:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    4cc0:	bcc	4404e8 <n_frp@@Base+0x425294>
    4cc4:	movwcs	lr, #5597	; 0x15dd
    4cc8:	stmib	sp, {r3, r8, r9, ip, pc}^
    4ccc:	andcs	r3, r0, #603979776	; 0x24000000
    4cd0:	ldrmi	r9, [r3], sp, lsl #6
    4cd4:			; <UNDEFINED> instruction: 0x3720f8df
    4cd8:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4cdc:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    4ce0:	andsls	r9, r1, #-1342177280	; 0xb0000000
    4ce4:	bcc	44050c <n_frp@@Base+0x4252b8>
    4ce8:	movwcs	lr, #1483	; 0x5cb
    4cec:	cdp	2, 0, cr2, cr8, cr1, {0}
    4cf0:			; <UNDEFINED> instruction: 0x469b3a10
    4cf4:	tstls	r0, #8, 4	; 0x80000000
    4cf8:	movwcs	lr, #43469	; 0xa9cd
    4cfc:	movwls	r9, #37649	; 0x9311
    4d00:	ldr	r9, [lr, #781]!	; 0x30d
    4d04:	strbmi	r2, [r3], r0, lsl #6
    4d08:	bcc	440530 <n_frp@@Base+0x4252dc>
    4d0c:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4d10:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    4d14:	movwcs	r3, #4873	; 0x1309
    4d18:	eorshi	pc, r4, sp, asr #17
    4d1c:	ldr	r9, [r0, #776]!	; 0x308
    4d20:	tstls	r0, #0, 6
    4d24:	movwls	r4, #46747	; 0xb69b
    4d28:	andcs	r9, r1, #1140850688	; 0x44000000
    4d2c:			; <UNDEFINED> instruction: 0xf8df930a
    4d30:			; <UNDEFINED> instruction: 0xf8cd36cc
    4d34:			; <UNDEFINED> instruction: 0xf04f8034
    4d38:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    4d3c:	andls	r9, r9, #8, 4	; 0x80000000
    4d40:	bcc	440568 <n_frp@@Base+0x425314>
    4d44:	movwcs	lr, #5533	; 0x159d
    4d48:	stmib	sp, {r3, r8, r9, ip, pc}^
    4d4c:	andcs	r3, r0, #603979776	; 0x24000000
    4d50:	ldrmi	r9, [r3], sp, lsl #6
    4d54:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    4d58:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4d5c:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    4d60:	andsls	r9, r1, #-1342177280	; 0xb0000000
    4d64:	bcc	44058c <n_frp@@Base+0x425338>
    4d68:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    4d6c:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    4d70:	ldrb	r9, [r9, -sl, lsl #8]!
    4d74:	blls	18e57c <n_frp@@Base+0x173328>
    4d78:			; <UNDEFINED> instruction: 0xf0003301
    4d7c:	blls	1a5a08 <n_frp@@Base+0x18a7b4>
    4d80:	svclt	0x00181e5a
    4d84:			; <UNDEFINED> instruction: 0xf1a82201
    4d88:	blx	fecc5998 <n_frp@@Base+0xfecaa744>
    4d8c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    4d90:	svccs	0x0000b912
    4d94:	bichi	pc, r2, r0
    4d98:	ldrb	r2, [r4, -r0, lsl #10]
    4d9c:			; <UNDEFINED> instruction: 0xf1b82600
    4da0:			; <UNDEFINED> instruction: 0xf0000f02
    4da4:	ldmib	sp, {r2, r8, r9, pc}^
    4da8:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    4dac:	bls	354e00 <n_frp@@Base+0x339bac>
    4db0:	svclt	0x00082a00
    4db4:	strtmi	r2, [r2], -r0, lsl #6
    4db8:			; <UNDEFINED> instruction: 0xf0402b00
    4dbc:	blls	2a59b4 <n_frp@@Base+0x28a760>
    4dc0:			; <UNDEFINED> instruction: 0xf0402b00
    4dc4:	blls	265f60 <n_frp@@Base+0x24ad0c>
    4dc8:	blcs	e1d0 <version_etc_copyright@@Base+0x41f8>
    4dcc:	svcge	0x0045f47f
    4dd0:	ldrbt	r9, [r9], r9, lsl #22
    4dd4:			; <UNDEFINED> instruction: 0xf1b82600
    4dd8:			; <UNDEFINED> instruction: 0xf0000f02
    4ddc:			; <UNDEFINED> instruction: 0xf1b882f7
    4de0:	tstle	ip, r5, lsl #30
    4de4:			; <UNDEFINED> instruction: 0xf0139b29
    4de8:	andle	r0, r9, r4, lsl #6
    4dec:	vldmiane	fp!, {s18-s23}
    4df0:	andle	r4, r4, #805306377	; 0x30000009
    4df4:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    4df8:			; <UNDEFINED> instruction: 0xf0002c3f
    4dfc:	movwcs	r8, #1147	; 0x47b
    4e00:			; <UNDEFINED> instruction: 0x461d243f
    4e04:			; <UNDEFINED> instruction: 0x2600e71f
    4e08:	svceq	0x0002f1b8
    4e0c:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    4e10:	strtcs	r2, [r7], #-768	; 0xfffffd00
    4e14:	svcge	0x0017f47f
    4e18:	bllt	fe0eba44 <n_frp@@Base+0xfe0d07f0>
    4e1c:	blx	feceba68 <n_frp@@Base+0xfecd0814>
    4e20:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    4e24:	svceq	0x0000f1b9
    4e28:	movwcs	fp, #3848	; 0xf08
    4e2c:			; <UNDEFINED> instruction: 0xf0402b00
    4e30:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    4e34:			; <UNDEFINED> instruction: 0x2327bf84
    4e38:	andcc	pc, fp, sl, lsl #16
    4e3c:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    4e40:	svclt	0x00844599
    4e44:			; <UNDEFINED> instruction: 0xf80a225c
    4e48:			; <UNDEFINED> instruction: 0xf10b2003
    4e4c:	ldrmi	r0, [r9, #770]	; 0x302
    4e50:	eorcs	sp, r7, #32768	; 0x8000
    4e54:	andcs	pc, r3, sl, lsl #16
    4e58:			; <UNDEFINED> instruction: 0xf10b2300
    4e5c:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    4e60:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    4e64:	rsbscs	lr, r4, #176, 12	; 0xb000000
    4e68:			; <UNDEFINED> instruction: 0xf1b89b09
    4e6c:	svclt	0x00140f02
    4e70:			; <UNDEFINED> instruction: 0xf0032300
    4e74:	blcs	5a80 <__assert_fail@plt+0x4664>
    4e78:			; <UNDEFINED> instruction: 0xf04fd0a1
    4e7c:	blls	286e8c <n_frp@@Base+0x26bc38>
    4e80:	svclt	0x00182b00
    4e84:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e88:			; <UNDEFINED> instruction: 0x46499a12
    4e8c:	ldrbmi	r9, [r0], -r9, lsr #22
    4e90:			; <UNDEFINED> instruction: 0xf8cd2400
    4e94:	andls	r8, r4, #0
    4e98:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    4e9c:	movwls	r9, #6675	; 0x1a13
    4ea0:	andls	r9, r3, #33554432	; 0x2000000
    4ea4:	bls	1ebac4 <n_frp@@Base+0x1d0870>
    4ea8:	ldc2	7, cr15, [r0], {255}	; 0xff
    4eac:			; <UNDEFINED> instruction: 0xf8df4683
    4eb0:			; <UNDEFINED> instruction: 0xf8df2554
    4eb4:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    4eb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ebc:	subsmi	r9, sl, fp, lsl fp
    4ec0:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    4ec4:	andslt	r4, sp, r8, asr r6
    4ec8:	blhi	c01c4 <n_frp@@Base+0xa4f70>
    4ecc:	svchi	0x00f0e8bd
    4ed0:			; <UNDEFINED> instruction: 0xf1a82462
    4ed4:	bls	245ae4 <n_frp@@Base+0x22a890>
    4ed8:			; <UNDEFINED> instruction: 0xf383fab3
    4edc:	bcs	7450 <__assert_fail@plt+0x6034>
    4ee0:	orrhi	pc, r5, #64	; 0x40
    4ee4:	strb	r4, [r9, #1557]	; 0x615
    4ee8:	ldrb	r2, [r2, r1, ror #8]!
    4eec:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    4ef0:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    4ef4:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    4ef8:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    4efc:	blls	1fec80 <n_frp@@Base+0x1e3a2c>
    4f00:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    4f04:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    4f08:			; <UNDEFINED> instruction: 0xf853a302
    4f0c:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    4f10:	svclt	0x00004718
    4f14:	andeq	r0, r0, pc, lsl r2
    4f18:			; <UNDEFINED> instruction: 0xfffffcf7
    4f1c:			; <UNDEFINED> instruction: 0xfffffcf7
    4f20:			; <UNDEFINED> instruction: 0xfffffcf7
    4f24:			; <UNDEFINED> instruction: 0xfffffcf7
    4f28:			; <UNDEFINED> instruction: 0xfffffcf7
    4f2c:			; <UNDEFINED> instruction: 0xfffffcf7
    4f30:	andeq	r0, r0, r3, asr r2
    4f34:	andeq	r0, r0, r7, asr #4
    4f38:			; <UNDEFINED> instruction: 0xffffff53
    4f3c:	andeq	r0, r0, pc, asr #4
    4f40:			; <UNDEFINED> instruction: 0xffffffe7
    4f44:	andeq	r0, r0, r7, lsr r2
    4f48:	andeq	r0, r0, fp, asr #4
    4f4c:			; <UNDEFINED> instruction: 0xfffffcf7
    4f50:			; <UNDEFINED> instruction: 0xfffffcf7
    4f54:			; <UNDEFINED> instruction: 0xfffffcf7
    4f58:			; <UNDEFINED> instruction: 0xfffffcf7
    4f5c:			; <UNDEFINED> instruction: 0xfffffcf7
    4f60:			; <UNDEFINED> instruction: 0xfffffcf7
    4f64:			; <UNDEFINED> instruction: 0xfffffcf7
    4f68:			; <UNDEFINED> instruction: 0xfffffcf7
    4f6c:			; <UNDEFINED> instruction: 0xfffffcf7
    4f70:			; <UNDEFINED> instruction: 0xfffffcf7
    4f74:			; <UNDEFINED> instruction: 0xfffffcf7
    4f78:			; <UNDEFINED> instruction: 0xfffffcf7
    4f7c:			; <UNDEFINED> instruction: 0xfffffcf7
    4f80:			; <UNDEFINED> instruction: 0xfffffcf7
    4f84:			; <UNDEFINED> instruction: 0xfffffcf7
    4f88:			; <UNDEFINED> instruction: 0xfffffcf7
    4f8c:			; <UNDEFINED> instruction: 0xfffffcf7
    4f90:			; <UNDEFINED> instruction: 0xfffffcf7
    4f94:	andeq	r0, r0, fp, lsr r2
    4f98:	strdeq	r0, [r0], -sp
    4f9c:	strdeq	r0, [r0], -sp
    4fa0:	andeq	r0, r0, r3, lsl r2
    4fa4:	strdeq	r0, [r0], -sp
    4fa8:			; <UNDEFINED> instruction: 0xfffffd29
    4fac:	strdeq	r0, [r0], -sp
    4fb0:			; <UNDEFINED> instruction: 0xfffffef5
    4fb4:	strdeq	r0, [r0], -sp
    4fb8:	strdeq	r0, [r0], -sp
    4fbc:	strdeq	r0, [r0], -sp
    4fc0:			; <UNDEFINED> instruction: 0xfffffd29
    4fc4:			; <UNDEFINED> instruction: 0xfffffd29
    4fc8:			; <UNDEFINED> instruction: 0xfffffd29
    4fcc:			; <UNDEFINED> instruction: 0xfffffd29
    4fd0:			; <UNDEFINED> instruction: 0xfffffd29
    4fd4:			; <UNDEFINED> instruction: 0xfffffd29
    4fd8:			; <UNDEFINED> instruction: 0xfffffd29
    4fdc:			; <UNDEFINED> instruction: 0xfffffd29
    4fe0:			; <UNDEFINED> instruction: 0xfffffd29
    4fe4:			; <UNDEFINED> instruction: 0xfffffd29
    4fe8:			; <UNDEFINED> instruction: 0xfffffd29
    4fec:			; <UNDEFINED> instruction: 0xfffffd29
    4ff0:			; <UNDEFINED> instruction: 0xfffffd29
    4ff4:			; <UNDEFINED> instruction: 0xfffffd29
    4ff8:			; <UNDEFINED> instruction: 0xfffffd29
    4ffc:			; <UNDEFINED> instruction: 0xfffffd29
    5000:	strdeq	r0, [r0], -sp
    5004:	strdeq	r0, [r0], -sp
    5008:	strdeq	r0, [r0], -sp
    500c:	strdeq	r0, [r0], -sp
    5010:			; <UNDEFINED> instruction: 0xfffffec3
    5014:			; <UNDEFINED> instruction: 0xfffffcf7
    5018:			; <UNDEFINED> instruction: 0xfffffd29
    501c:			; <UNDEFINED> instruction: 0xfffffd29
    5020:			; <UNDEFINED> instruction: 0xfffffd29
    5024:			; <UNDEFINED> instruction: 0xfffffd29
    5028:			; <UNDEFINED> instruction: 0xfffffd29
    502c:			; <UNDEFINED> instruction: 0xfffffd29
    5030:			; <UNDEFINED> instruction: 0xfffffd29
    5034:			; <UNDEFINED> instruction: 0xfffffd29
    5038:			; <UNDEFINED> instruction: 0xfffffd29
    503c:			; <UNDEFINED> instruction: 0xfffffd29
    5040:			; <UNDEFINED> instruction: 0xfffffd29
    5044:			; <UNDEFINED> instruction: 0xfffffd29
    5048:			; <UNDEFINED> instruction: 0xfffffd29
    504c:			; <UNDEFINED> instruction: 0xfffffd29
    5050:			; <UNDEFINED> instruction: 0xfffffd29
    5054:			; <UNDEFINED> instruction: 0xfffffd29
    5058:			; <UNDEFINED> instruction: 0xfffffd29
    505c:			; <UNDEFINED> instruction: 0xfffffd29
    5060:			; <UNDEFINED> instruction: 0xfffffd29
    5064:			; <UNDEFINED> instruction: 0xfffffd29
    5068:			; <UNDEFINED> instruction: 0xfffffd29
    506c:			; <UNDEFINED> instruction: 0xfffffd29
    5070:			; <UNDEFINED> instruction: 0xfffffd29
    5074:			; <UNDEFINED> instruction: 0xfffffd29
    5078:			; <UNDEFINED> instruction: 0xfffffd29
    507c:			; <UNDEFINED> instruction: 0xfffffd29
    5080:	strdeq	r0, [r0], -sp
    5084:			; <UNDEFINED> instruction: 0xfffffe8b
    5088:			; <UNDEFINED> instruction: 0xfffffd29
    508c:	strdeq	r0, [r0], -sp
    5090:			; <UNDEFINED> instruction: 0xfffffd29
    5094:	strdeq	r0, [r0], -sp
    5098:			; <UNDEFINED> instruction: 0xfffffd29
    509c:			; <UNDEFINED> instruction: 0xfffffd29
    50a0:			; <UNDEFINED> instruction: 0xfffffd29
    50a4:			; <UNDEFINED> instruction: 0xfffffd29
    50a8:			; <UNDEFINED> instruction: 0xfffffd29
    50ac:			; <UNDEFINED> instruction: 0xfffffd29
    50b0:			; <UNDEFINED> instruction: 0xfffffd29
    50b4:			; <UNDEFINED> instruction: 0xfffffd29
    50b8:			; <UNDEFINED> instruction: 0xfffffd29
    50bc:			; <UNDEFINED> instruction: 0xfffffd29
    50c0:			; <UNDEFINED> instruction: 0xfffffd29
    50c4:			; <UNDEFINED> instruction: 0xfffffd29
    50c8:			; <UNDEFINED> instruction: 0xfffffd29
    50cc:			; <UNDEFINED> instruction: 0xfffffd29
    50d0:			; <UNDEFINED> instruction: 0xfffffd29
    50d4:			; <UNDEFINED> instruction: 0xfffffd29
    50d8:			; <UNDEFINED> instruction: 0xfffffd29
    50dc:			; <UNDEFINED> instruction: 0xfffffd29
    50e0:			; <UNDEFINED> instruction: 0xfffffd29
    50e4:			; <UNDEFINED> instruction: 0xfffffd29
    50e8:			; <UNDEFINED> instruction: 0xfffffd29
    50ec:			; <UNDEFINED> instruction: 0xfffffd29
    50f0:			; <UNDEFINED> instruction: 0xfffffd29
    50f4:			; <UNDEFINED> instruction: 0xfffffd29
    50f8:			; <UNDEFINED> instruction: 0xfffffd29
    50fc:			; <UNDEFINED> instruction: 0xfffffd29
    5100:			; <UNDEFINED> instruction: 0xfffffe63
    5104:	strdeq	r0, [r0], -sp
    5108:			; <UNDEFINED> instruction: 0xfffffe63
    510c:	andeq	r0, r0, r3, lsl r2
    5110:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    5114:	blx	fecce51c <n_frp@@Base+0xfecb32c8>
    5118:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    511c:	andsmi	r9, sl, #36864	; 0x9000
    5120:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    5124:			; <UNDEFINED> instruction: 0xf1a8e6a9
    5128:	blx	fecc5d38 <n_frp@@Base+0xfecaaae4>
    512c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5130:	blls	2be9f4 <n_frp@@Base+0x2a37a0>
    5134:			; <UNDEFINED> instruction: 0xf47f2b00
    5138:	blls	a70538 <n_frp@@Base+0xa552e4>
    513c:	svclt	0x004807d9
    5140:			; <UNDEFINED> instruction: 0xf53f3701
    5144:	vmovls.32	d26[0], sl
    5148:	rsbcs	lr, r6, #63963136	; 0x3d00000
    514c:			; <UNDEFINED> instruction: 0xf1a8e637
    5150:	blx	fecc5d60 <n_frp@@Base+0xfecaab0c>
    5154:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5158:	rsbcs	lr, r2, #224, 14	; 0x3800000
    515c:	rsbscs	lr, r2, #49283072	; 0x2f00000
    5160:	rsbcs	lr, lr, #136314880	; 0x8200000
    5164:	rsbcs	lr, r1, #128, 12	; 0x8000000
    5168:	blls	33ea14 <n_frp@@Base+0x3237c0>
    516c:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    5170:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    5174:			; <UNDEFINED> instruction: 0xf853a302
    5178:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    517c:	svclt	0x00004718
    5180:			; <UNDEFINED> instruction: 0xfffff9b7
    5184:			; <UNDEFINED> instruction: 0xfffffa89
    5188:			; <UNDEFINED> instruction: 0xfffffa89
    518c:			; <UNDEFINED> instruction: 0xfffffa89
    5190:			; <UNDEFINED> instruction: 0xfffffa89
    5194:			; <UNDEFINED> instruction: 0xfffffa89
    5198:			; <UNDEFINED> instruction: 0xfffffa89
    519c:			; <UNDEFINED> instruction: 0xfffffd69
    51a0:			; <UNDEFINED> instruction: 0xfffffd51
    51a4:	andeq	r0, r0, r9, lsr #4
    51a8:			; <UNDEFINED> instruction: 0xfffffd6d
    51ac:	andeq	r0, r0, r3, lsr #4
    51b0:			; <UNDEFINED> instruction: 0xfffffd77
    51b4:			; <UNDEFINED> instruction: 0xfffffd73
    51b8:			; <UNDEFINED> instruction: 0xfffffa89
    51bc:			; <UNDEFINED> instruction: 0xfffffa89
    51c0:			; <UNDEFINED> instruction: 0xfffffa89
    51c4:			; <UNDEFINED> instruction: 0xfffffa89
    51c8:			; <UNDEFINED> instruction: 0xfffffa89
    51cc:			; <UNDEFINED> instruction: 0xfffffa89
    51d0:			; <UNDEFINED> instruction: 0xfffffa89
    51d4:			; <UNDEFINED> instruction: 0xfffffa89
    51d8:			; <UNDEFINED> instruction: 0xfffffa89
    51dc:			; <UNDEFINED> instruction: 0xfffffa89
    51e0:			; <UNDEFINED> instruction: 0xfffffa89
    51e4:			; <UNDEFINED> instruction: 0xfffffa89
    51e8:			; <UNDEFINED> instruction: 0xfffffa89
    51ec:			; <UNDEFINED> instruction: 0xfffffa89
    51f0:			; <UNDEFINED> instruction: 0xfffffa89
    51f4:			; <UNDEFINED> instruction: 0xfffffa89
    51f8:			; <UNDEFINED> instruction: 0xfffffa89
    51fc:			; <UNDEFINED> instruction: 0xfffffa89
    5200:	andeq	r0, r0, r7, lsl r2
    5204:	andeq	r0, r0, r3, lsl #4
    5208:	andeq	r0, r0, r3, lsl #4
    520c:	andeq	r0, r0, r7, lsl #4
    5210:	andeq	r0, r0, r3, lsl #4
    5214:	strdeq	r0, [r0], -sp
    5218:	andeq	r0, r0, r3, lsl #4
    521c:			; <UNDEFINED> instruction: 0xfffffc87
    5220:	andeq	r0, r0, r3, lsl #4
    5224:	andeq	r0, r0, r3, lsl #4
    5228:	andeq	r0, r0, r3, lsl #4
    522c:	strdeq	r0, [r0], -sp
    5230:	strdeq	r0, [r0], -sp
    5234:	strdeq	r0, [r0], -sp
    5238:	strdeq	r0, [r0], -sp
    523c:	strdeq	r0, [r0], -sp
    5240:	strdeq	r0, [r0], -sp
    5244:	strdeq	r0, [r0], -sp
    5248:	strdeq	r0, [r0], -sp
    524c:	strdeq	r0, [r0], -sp
    5250:	strdeq	r0, [r0], -sp
    5254:	strdeq	r0, [r0], -sp
    5258:	strdeq	r0, [r0], -sp
    525c:	strdeq	r0, [r0], -sp
    5260:	strdeq	r0, [r0], -sp
    5264:	strdeq	r0, [r0], -sp
    5268:	strdeq	r0, [r0], -sp
    526c:	andeq	r0, r0, r3, lsl #4
    5270:	andeq	r0, r0, r3, lsl #4
    5274:	andeq	r0, r0, r3, lsl #4
    5278:	andeq	r0, r0, r3, lsl #4
    527c:			; <UNDEFINED> instruction: 0xfffffc55
    5280:			; <UNDEFINED> instruction: 0xfffffa89
    5284:	strdeq	r0, [r0], -sp
    5288:	strdeq	r0, [r0], -sp
    528c:	strdeq	r0, [r0], -sp
    5290:	strdeq	r0, [r0], -sp
    5294:	strdeq	r0, [r0], -sp
    5298:	strdeq	r0, [r0], -sp
    529c:	strdeq	r0, [r0], -sp
    52a0:	strdeq	r0, [r0], -sp
    52a4:	strdeq	r0, [r0], -sp
    52a8:	strdeq	r0, [r0], -sp
    52ac:	strdeq	r0, [r0], -sp
    52b0:	strdeq	r0, [r0], -sp
    52b4:	strdeq	r0, [r0], -sp
    52b8:	strdeq	r0, [r0], -sp
    52bc:	strdeq	r0, [r0], -sp
    52c0:	strdeq	r0, [r0], -sp
    52c4:	strdeq	r0, [r0], -sp
    52c8:	strdeq	r0, [r0], -sp
    52cc:	strdeq	r0, [r0], -sp
    52d0:	strdeq	r0, [r0], -sp
    52d4:	strdeq	r0, [r0], -sp
    52d8:	strdeq	r0, [r0], -sp
    52dc:	strdeq	r0, [r0], -sp
    52e0:	strdeq	r0, [r0], -sp
    52e4:	strdeq	r0, [r0], -sp
    52e8:	strdeq	r0, [r0], -sp
    52ec:	andeq	r0, r0, r3, lsl #4
    52f0:			; <UNDEFINED> instruction: 0xfffffc1d
    52f4:	strdeq	r0, [r0], -sp
    52f8:	andeq	r0, r0, r3, lsl #4
    52fc:	strdeq	r0, [r0], -sp
    5300:	andeq	r0, r0, r3, lsl #4
    5304:	strdeq	r0, [r0], -sp
    5308:	strdeq	r0, [r0], -sp
    530c:	strdeq	r0, [r0], -sp
    5310:	strdeq	r0, [r0], -sp
    5314:	strdeq	r0, [r0], -sp
    5318:	strdeq	r0, [r0], -sp
    531c:	strdeq	r0, [r0], -sp
    5320:	strdeq	r0, [r0], -sp
    5324:	strdeq	r0, [r0], -sp
    5328:	strdeq	r0, [r0], -sp
    532c:	strdeq	r0, [r0], -sp
    5330:	strdeq	r0, [r0], -sp
    5334:	strdeq	r0, [r0], -sp
    5338:	strdeq	r0, [r0], -sp
    533c:	strdeq	r0, [r0], -sp
    5340:	strdeq	r0, [r0], -sp
    5344:	strdeq	r0, [r0], -sp
    5348:	strdeq	r0, [r0], -sp
    534c:	strdeq	r0, [r0], -sp
    5350:	strdeq	r0, [r0], -sp
    5354:	strdeq	r0, [r0], -sp
    5358:	strdeq	r0, [r0], -sp
    535c:	strdeq	r0, [r0], -sp
    5360:	strdeq	r0, [r0], -sp
    5364:	strdeq	r0, [r0], -sp
    5368:	strdeq	r0, [r0], -sp
    536c:			; <UNDEFINED> instruction: 0xfffffbf5
    5370:	andeq	r0, r0, r3, lsl #4
    5374:			; <UNDEFINED> instruction: 0xfffffbf5
    5378:	andeq	r0, r0, r7, lsl #4
    537c:			; <UNDEFINED> instruction: 0xf7ff2200
    5380:	andcs	fp, r0, #72704	; 0x11c00
    5384:	andcs	lr, r0, #1040187392	; 0x3e000000
    5388:			; <UNDEFINED> instruction: 0xf0402f00
    538c:	ldrtmi	r8, [r5], -fp, lsr #2
    5390:			; <UNDEFINED> instruction: 0x4616463b
    5394:	andcs	lr, r0, #1459617792	; 0x57000000
    5398:	movwcs	r4, #1589	; 0x635
    539c:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    53a0:			; <UNDEFINED> instruction: 0x2600e451
    53a4:	str	r2, [sl, #-630]	; 0xfffffd8a
    53a8:	rsbscs	r2, r4, #0, 12
    53ac:	blls	27e924 <n_frp@@Base+0x2636d0>
    53b0:			; <UNDEFINED> instruction: 0xf47f2b00
    53b4:	blls	2f094c <n_frp@@Base+0x2d56f8>
    53b8:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    53bc:	str	r2, [ip], #-1116	; 0xfffffba4
    53c0:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    53c4:	svclt	0x00183a00
    53c8:	ldrb	r2, [ip], #513	; 0x201
    53cc:	blcs	2bff8 <n_frp@@Base+0x10da4>
    53d0:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    53d4:	ldrtcs	r4, [pc], #-1565	; 53dc <__assert_fail@plt+0x3fc0>
    53d8:	bllt	ffdc33dc <n_frp@@Base+0xffda8188>
    53dc:			; <UNDEFINED> instruction: 0x000166b6
    53e0:	andeq	r0, r0, r0, lsl r1
    53e4:	andeq	r5, r0, r8, lsl r4
    53e8:	andeq	r5, r0, r4, lsl #8
    53ec:	andeq	r5, r0, ip, lsr #2
    53f0:	ldrdeq	r4, [r0], -ip
    53f4:	andeq	r4, r0, sl, lsl #31
    53f8:	andeq	r4, r0, r6, ror #30
    53fc:	andeq	r4, r0, lr, lsl pc
    5400:	strdeq	r4, [r0], -sl
    5404:	andeq	r5, r1, r6, ror #31
    5408:	andcs	sl, r0, #25600	; 0x6400
    540c:	andscs	lr, r9, #3358720	; 0x334000
    5410:	bcc	fe440c38 <n_frp@@Base+0xfe4259e4>
    5414:	movwcc	r9, #6918	; 0x1b06
    5418:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    541c:	svc	0x0068f7fb
    5420:			; <UNDEFINED> instruction: 0xf8cd9006
    5424:	blge	63159c <n_frp@@Base+0x616348>
    5428:	blt	fe440c90 <n_frp@@Base+0xfe425a3c>
    542c:	stmib	sp, {r9, sp}^
    5430:			; <UNDEFINED> instruction: 0x46164615
    5434:	subsls	pc, r0, sp, asr #17
    5438:	bls	196ea4 <n_frp@@Base+0x17bc50>
    543c:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    5440:	blne	496db4 <n_frp@@Base+0x47bb60>
    5444:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    5448:	cdp2	0, 14, cr15, cr12, cr1, {0}
    544c:	bicslt	r4, r8, r1, lsl #12
    5450:			; <UNDEFINED> instruction: 0xf0001c43
    5454:	stfned	f0, [r8], {70}	; 0x46
    5458:	orrhi	pc, sp, r0
    545c:			; <UNDEFINED> instruction: 0xf1b89b09
    5460:	svclt	0x00140f02
    5464:			; <UNDEFINED> instruction: 0xf0032300
    5468:	blcs	6074 <__assert_fail@plt+0x4c58>
    546c:	addshi	pc, r2, r0, asr #32
    5470:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    5474:	mrc	7, 6, APSR_nzcv, cr6, cr11, {7}
    5478:	ldrbmi	r2, [r8], -r0, lsl #16
    547c:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    5480:	mcr	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5484:	sbcsle	r2, r8, r0, lsl #16
    5488:			; <UNDEFINED> instruction: 0xf0859b0a
    548c:	ldrtmi	r0, [r1], -r1, lsl #4
    5490:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    5494:	andsmi	r6, sl, r6, lsl fp
    5498:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    549c:			; <UNDEFINED> instruction: 0xf67f2901
    54a0:	strmi	sl, [fp], -sl, asr #23
    54a4:			; <UNDEFINED> instruction: 0xf8dd443b
    54a8:	andcs	lr, r0, r0, lsr r0
    54ac:	ldrmi	r9, [r9], -ip, lsl #10
    54b0:			; <UNDEFINED> instruction: 0xf04f9d0b
    54b4:	bcs	8558 <_IO_stdin_used@@Base+0x7ac>
    54b8:			; <UNDEFINED> instruction: 0xf1a8d04c
    54bc:	stmdals	r9, {r1, r8, r9}
    54c0:			; <UNDEFINED> instruction: 0xf383fab3
    54c4:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    54c8:	adchi	pc, r2, r0, asr #32
    54cc:	andeq	pc, r1, r5, lsl #1
    54d0:	andsle	r4, r3, r3
    54d4:	andeq	pc, r1, fp, lsl #2
    54d8:	svclt	0x008845d9
    54dc:	andgt	pc, fp, sl, lsl #16
    54e0:	svclt	0x00844581
    54e4:			; <UNDEFINED> instruction: 0xf80a2524
    54e8:			; <UNDEFINED> instruction: 0xf10b5000
    54ec:			; <UNDEFINED> instruction: 0xf10b0002
    54f0:	ldrmi	r0, [sp], -r3, lsl #22
    54f4:	svclt	0x00884581
    54f8:	andgt	pc, r0, sl, lsl #16
    54fc:			; <UNDEFINED> instruction: 0xf10745d9
    5500:	svclt	0x00840701
    5504:			; <UNDEFINED> instruction: 0xf80a235c
    5508:			; <UNDEFINED> instruction: 0xf10b300b
    550c:	ldrmi	r0, [r9, #769]	; 0x301
    5510:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    5514:			; <UNDEFINED> instruction: 0xf80a3030
    5518:			; <UNDEFINED> instruction: 0xf10b0003
    551c:			; <UNDEFINED> instruction: 0xf10b0302
    5520:	ldrmi	r0, [r9, #2819]	; 0xb03
    5524:			; <UNDEFINED> instruction: 0xf3c4bf88
    5528:			; <UNDEFINED> instruction: 0xf00400c2
    552c:	svclt	0x00840407
    5530:			; <UNDEFINED> instruction: 0xf80a3030
    5534:	addmi	r0, pc, #3
    5538:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    553c:			; <UNDEFINED> instruction: 0x4610d271
    5540:	svclt	0x008845d9
    5544:	andmi	pc, fp, sl, lsl #16
    5548:	bleq	8197c <n_frp@@Base+0x66728>
    554c:	svcmi	0x0001f81e
    5550:			; <UNDEFINED> instruction: 0xd1b22a00
    5554:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    5558:	sbcslt	r4, fp, #43	; 0x2b
    555c:	ldrbmi	fp, [r9, #310]	; 0x136
    5560:	ldrbcs	fp, [ip], -r4, lsl #31
    5564:	andvs	pc, fp, sl, lsl #16
    5568:	bleq	8199c <n_frp@@Base+0x66748>
    556c:	addmi	r3, pc, #262144	; 0x40000
    5570:	blcs	39eb8 <n_frp@@Base+0x1ec64>
    5574:			; <UNDEFINED> instruction: 0xf10bd060
    5578:	strcs	r0, [r0], -r1, lsl #6
    557c:			; <UNDEFINED> instruction: 0x463545d9
    5580:			; <UNDEFINED> instruction: 0xf80abf88
    5584:	ldrmi	ip, [r9, #11]
    5588:	bleq	c19bc <n_frp@@Base+0xa6768>
    558c:			; <UNDEFINED> instruction: 0xf80abf88
    5590:	ldrb	ip, [r5, r3]
    5594:			; <UNDEFINED> instruction: 0xf43f2901
    5598:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    559c:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    55a0:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    55a4:	blcc	835f4 <n_frp@@Base+0x683a0>
    55a8:	blcs	85431c <n_frp@@Base+0x8390c8>
    55ac:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    55b0:	ldrne	pc, [r4], #-3
    55b4:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    55b8:	tstne	r1, r1, lsl r1
    55bc:	tstne	r1, r1, lsl r1
    55c0:	tstne	r1, r1, lsl r1
    55c4:	tstne	r1, r1, lsl r1
    55c8:	tstne	r1, r1, lsl r1
    55cc:	tstne	r1, r1, lsl r1
    55d0:	ldrne	r1, [r1], #-273	; 0xfffffeef
    55d4:			; <UNDEFINED> instruction: 0xd1e54294
    55d8:			; <UNDEFINED> instruction: 0xf8dde74a
    55dc:			; <UNDEFINED> instruction: 0xf04f9050
    55e0:	strb	r0, [ip], #-2050	; 0xfffff7fe
    55e4:	ldrmi	r2, [r6], -r0, lsl #10
    55e8:			; <UNDEFINED> instruction: 0xf7ff462b
    55ec:	bls	2b3e44 <n_frp@@Base+0x298bf0>
    55f0:	andls	r4, sl, #26
    55f4:	ldrbmi	lr, [r9, #1091]	; 0x443
    55f8:	blls	2f5420 <n_frp@@Base+0x2da1cc>
    55fc:	bge	ff142f00 <n_frp@@Base+0xff127cac>
    5600:			; <UNDEFINED> instruction: 0xf7ff4659
    5604:			; <UNDEFINED> instruction: 0xf8cdbac6
    5608:			; <UNDEFINED> instruction: 0xf8dd9044
    560c:	strt	r9, [r3], #-36	; 0xffffffdc
    5610:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    5614:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    5618:	blt	ff80361c <n_frp@@Base+0xff7e83c8>
    561c:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    5620:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    5624:			; <UNDEFINED> instruction: 0xf7ff9d0c
    5628:			; <UNDEFINED> instruction: 0xf10bba32
    562c:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    5630:	movwls	r2, #46128	; 0xb430
    5634:	blt	ff243638 <n_frp@@Base+0xff2283e4>
    5638:	usada8	r1, lr, r6, r4
    563c:	movwls	r2, #33537	; 0x8301
    5640:	movwls	r4, #42651	; 0xa69b
    5644:	blmi	fe36a280 <n_frp@@Base+0xfe34f02c>
    5648:	subls	pc, r4, sp, asr #17
    564c:			; <UNDEFINED> instruction: 0xf8cd447b
    5650:			; <UNDEFINED> instruction: 0xf8cd9040
    5654:	cdp	0, 0, cr9, cr8, cr12, {1}
    5658:			; <UNDEFINED> instruction: 0xf8cd3a10
    565c:			; <UNDEFINED> instruction: 0xf7ff9024
    5660:	movwcs	fp, #2320	; 0x910
    5664:			; <UNDEFINED> instruction: 0x469b9310
    5668:	tstls	r1, #738197504	; 0x2c000000
    566c:	movwls	r2, #41473	; 0xa201
    5670:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5674:	andls	r4, r8, #133120	; 0x20800
    5678:	andls	r4, r9, #2063597568	; 0x7b000000
    567c:	cdp	2, 0, cr9, cr8, cr13, {0}
    5680:			; <UNDEFINED> instruction: 0xf7ff3a10
    5684:			; <UNDEFINED> instruction: 0x462bb8fe
    5688:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    568c:	blt	fe743690 <n_frp@@Base+0xfe72843c>
    5690:	strt	r4, [ip], #-1556	; 0xfffff9ec
    5694:			; <UNDEFINED> instruction: 0xf04f45d9
    5698:	svclt	0x00840430
    569c:			; <UNDEFINED> instruction: 0xf80a2330
    56a0:	stcne	0, cr3, [fp], {11}
    56a4:	bleq	101ab0 <n_frp@@Base+0xe685c>
    56a8:	svclt	0x00844599
    56ac:			; <UNDEFINED> instruction: 0xf80a2030
    56b0:			; <UNDEFINED> instruction: 0xf7ff0003
    56b4:			; <UNDEFINED> instruction: 0x4632ba7f
    56b8:	ldrtmi	lr, [r2], -r6, ror #12
    56bc:	bls	4ff074 <n_frp@@Base+0x4e3e20>
    56c0:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    56c4:			; <UNDEFINED> instruction: 0xf43f2b00
    56c8:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    56cc:			; <UNDEFINED> instruction: 0xf80abf88
    56d0:			; <UNDEFINED> instruction: 0xf812300b
    56d4:			; <UNDEFINED> instruction: 0xf10b3f01
    56d8:	blcs	82e4 <_IO_stdin_used@@Base+0x538>
    56dc:			; <UNDEFINED> instruction: 0xf7ffd1f5
    56e0:	ldrtmi	fp, [r1], -r2, asr #17
    56e4:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    56e8:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    56ec:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    56f0:	ldrb	r9, [r3], sl, lsl #20
    56f4:	vldmiapl	r1, {s19-s25}
    56f8:	eoreq	pc, r1, #1073741864	; 0x40000028
    56fc:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    5700:			; <UNDEFINED> instruction: 0xf002e8df
    5704:	svceq	0x000f0f13
    5708:	tstne	r3, #15, 30	; 0x3c
    570c:	svceq	0x000f0f13
    5710:	svceq	0x00130f13
    5714:	svceq	0x000f0f0f
    5718:	svceq	0x000f0f0f
    571c:	movwne	r0, #65295	; 0xff0f
    5720:	movwcs	r1, #787	; 0x313
    5724:			; <UNDEFINED> instruction: 0xf7ff461d
    5728:	bls	274168 <n_frp@@Base+0x258f14>
    572c:			; <UNDEFINED> instruction: 0xf47f2a00
    5730:	ldrbmi	sl, [r9, #2987]	; 0xbab
    5734:	ldrmi	r4, [pc], -ip, lsl #12
    5738:	eorscs	fp, pc, #132, 30	; 0x210
    573c:	andcs	pc, fp, sl, lsl #16
    5740:	andeq	pc, r1, #-1073741822	; 0xc0000002
    5744:	svclt	0x00844591
    5748:			; <UNDEFINED> instruction: 0xf80a2022
    574c:			; <UNDEFINED> instruction: 0xf10b0002
    5750:	ldrmi	r0, [r1, #514]	; 0x202
    5754:	eorcs	fp, r2, r4, lsl #31
    5758:	andeq	pc, r2, sl, lsl #16
    575c:	andeq	pc, r3, #-1073741822	; 0xc0000002
    5760:	bleq	141b94 <n_frp@@Base+0x126940>
    5764:	svclt	0x00844591
    5768:			; <UNDEFINED> instruction: 0xf80a203f
    576c:	andcs	r0, r0, #2
    5770:			; <UNDEFINED> instruction: 0xf7ff4615
    5774:	bls	1b3ff8 <n_frp@@Base+0x198da4>
    5778:	ldrtmi	r4, [r1], -r3, lsr #12
    577c:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5780:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    5784:			; <UNDEFINED> instruction: 0xf8dd4615
    5788:	eorsle	r9, ip, #80	; 0x50
    578c:	ldmib	sp, {r1, r3, r9, sl, lr}^
    5790:	and	r0, r3, r6, lsl #2
    5794:	ldmne	fp!, {r0, r9, ip, sp}
    5798:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    579c:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    57a0:			; <UNDEFINED> instruction: 0x4611d1f8
    57a4:	ldrbt	r9, [r9], -sl, lsl #20
    57a8:	movwls	r2, #33537	; 0x8301
    57ac:	movwcc	lr, #39373	; 0x99cd
    57b0:	movwls	r2, #53760	; 0xd200
    57b4:	blmi	cd7208 <n_frp@@Base+0xcbbfb4>
    57b8:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    57bc:	andsls	r9, r1, #-1342177280	; 0xb0000000
    57c0:	bcc	440fe8 <n_frp@@Base+0x425d94>
    57c4:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57c8:	mrc	6, 0, r4, cr8, cr10, {0}
    57cc:	blcs	14014 <version_etc_copyright@@Base+0xa03c>
    57d0:	andcs	fp, r0, #12, 30	; 0x30
    57d4:	andeq	pc, r1, #2
    57d8:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    57dc:	bcs	441044 <n_frp@@Base+0x425df0>
    57e0:	ldrbmi	fp, [r9, #331]	; 0x14b
    57e4:			; <UNDEFINED> instruction: 0xf80abf88
    57e8:			; <UNDEFINED> instruction: 0xf812300b
    57ec:			; <UNDEFINED> instruction: 0xf10b3f01
    57f0:	blcs	83fc <_IO_stdin_used@@Base+0x650>
    57f4:	ldrbmi	sp, [r9, #501]	; 0x1f5
    57f8:	movwcs	fp, #3972	; 0xf84
    57fc:	andcc	pc, fp, sl, lsl #16
    5800:	bllt	1583804 <n_frp@@Base+0x15685b0>
    5804:	bls	297050 <n_frp@@Base+0x27bdfc>
    5808:	strb	r2, [r7], -r0, lsl #10
    580c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    5810:			; <UNDEFINED> instruction: 0xf383fab3
    5814:	movwls	r0, #43355	; 0xa95b
    5818:	bllt	c8381c <n_frp@@Base+0xc685c8>
    581c:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    5820:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    5824:	movwls	r9, #18473	; 0x4829
    5828:	tstls	r2, r3, lsl #4
    582c:	ldrbmi	r9, [r0], -r1
    5830:	bls	1ec450 <n_frp@@Base+0x1d11fc>
    5834:	strls	r9, [r0], #-2321	; 0xfffff6ef
    5838:			; <UNDEFINED> instruction: 0xffc8f7fe
    583c:			; <UNDEFINED> instruction: 0xf7ff4683
    5840:	movwcs	fp, #2870	; 0xb36
    5844:	ldrmi	r2, [sl], -r1, lsl #2
    5848:			; <UNDEFINED> instruction: 0xf8cd930b
    584c:	tstls	r8, r4, asr #32
    5850:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5854:	tstls	r0, #0, 6
    5858:	movwls	r4, #46747	; 0xb69b
    585c:	andcs	r9, r1, #1140850688	; 0x44000000
    5860:	blmi	26a490 <n_frp@@Base+0x24f23c>
    5864:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    5868:	andls	r9, sp, #-1879048192	; 0x90000000
    586c:	bcc	441094 <n_frp@@Base+0x425e40>
    5870:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5874:	stcl	7, cr15, [r4], {251}	; 0xfb
    5878:	ldc	7, cr15, [lr, #1004]!	; 0x3ec
    587c:	strdeq	r4, [r0], -r8
    5880:	andeq	r4, r0, r0, ror #11
    5884:	andeq	r4, r0, sl, lsl #9
    5888:	strdeq	r4, [r0], -r2
    588c:	svcmi	0x00f0e92d
    5890:	strmi	fp, [r5], -sp, lsl #1
    5894:	pkhbtmi	r4, r9, ip, lsl #12
    5898:			; <UNDEFINED> instruction: 0xf7fb4692
    589c:	svcmi	0x0043ed36
    58a0:	ldrbtmi	r2, [pc], #-3328	; 58a8 <__assert_fail@plt+0x448c>
    58a4:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    58a8:	blle	1f2a4d4 <n_frp@@Base+0x1f0f280>
    58ac:	strmi	r4, [r0], r0, asr #22
    58b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    58b4:	lfmle	f4, 4, [ip], {171}	; 0xab
    58b8:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    58bc:	ble	1c16338 <n_frp@@Base+0x1bfb0e4>
    58c0:			; <UNDEFINED> instruction: 0xf1051d3b
    58c4:	addsmi	r0, lr, #1024	; 0x400
    58c8:	biceq	lr, fp, pc, asr #20
    58cc:			; <UNDEFINED> instruction: 0x4630d05d
    58d0:	ldc2l	0, cr15, [sl, #-0]
    58d4:	eorsvs	r4, r8, r6, lsl #12
    58d8:	tstcs	r0, r6, lsr pc
    58dc:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    58e0:	andeq	lr, r0, #175104	; 0x2ac00
    58e4:	sbceq	lr, r0, r6, lsl #22
    58e8:			; <UNDEFINED> instruction: 0xf7fb00d2
    58ec:			; <UNDEFINED> instruction: 0xf8c7ed1e
    58f0:	bvs	ff9f18f8 <n_frp@@Base+0xff9d66a4>
    58f4:	biceq	lr, r5, #6144	; 0x1800
    58f8:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    58fc:	andeq	pc, r8, #4, 2
    5900:			; <UNDEFINED> instruction: 0xf8d46858
    5904:			; <UNDEFINED> instruction: 0xf8d4b004
    5908:	strls	ip, [r4, -r8, lsr #32]
    590c:	bleq	81a40 <n_frp@@Base+0x667ec>
    5910:	andls	r6, r8, #2555904	; 0x270000
    5914:	movwls	r4, #46666	; 0xb64a
    5918:	smlsdls	r0, r3, r6, r4
    591c:			; <UNDEFINED> instruction: 0xf8cd9f08
    5920:			; <UNDEFINED> instruction: 0xf8cdc00c
    5924:	strls	fp, [r2, -r4]
    5928:	andls	r9, r7, sl, lsl #2
    592c:			; <UNDEFINED> instruction: 0xff4ef7fe
    5930:	addmi	r9, r1, #163840	; 0x28000
    5934:	blmi	83b9c4 <n_frp@@Base+0x820770>
    5938:	stmdals	r7, {r0, r6, sl, fp, ip}
    593c:			; <UNDEFINED> instruction: 0xf846447b
    5940:	addsmi	r1, r8, #53	; 0x35
    5944:	tstls	r7, r3
    5948:	stc	7, cr15, [r8], #-1004	; 0xfffffc14
    594c:	strmi	r9, [r8], -r7, lsl #18
    5950:			; <UNDEFINED> instruction: 0xf0009107
    5954:	svcls	0x000bfcf5
    5958:	ldrbmi	r6, [r3], -r6, ror #21
    595c:	strbmi	r6, [sl], -r5, lsr #21
    5960:	ldrdgt	pc, [r0], -r4
    5964:	rsbsvs	r9, r8, r7, lsl #18
    5968:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    596c:			; <UNDEFINED> instruction: 0xf8cd5603
    5970:	stmib	sp, {lr, pc}^
    5974:	andls	fp, r7, r1, lsl #14
    5978:			; <UNDEFINED> instruction: 0xff28f7fe
    597c:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    5980:	andcc	pc, r0, r8, asr #17
    5984:	pop	{r0, r2, r3, ip, sp, pc}
    5988:	strdcs	r8, [r0], -r0
    598c:			; <UNDEFINED> instruction: 0xf0009307
    5990:	blls	204d84 <n_frp@@Base+0x1e9b30>
    5994:	ldm	r3, {r1, r2, r9, sl, lr}
    5998:	eorsvs	r0, lr, r3
    599c:	andeq	lr, r3, r6, lsl #17
    59a0:			; <UNDEFINED> instruction: 0xf000e79a
    59a4:			; <UNDEFINED> instruction: 0xf7fbfda5
    59a8:	svclt	0x0000ed28
    59ac:	andeq	r5, r1, r6, lsl #16
    59b0:	andeq	r5, r1, r4, asr #15
    59b4:	muleq	r1, r8, r7
    59b8:	andeq	r5, r1, r0, ror #15
    59bc:			; <UNDEFINED> instruction: 0x4604b570
    59c0:	stc	7, cr15, [r2], #1004	; 0x3ec
    59c4:	strmi	r6, [r5], -r6, lsl #16
    59c8:	strtmi	fp, [r0], -ip, lsr #2
    59cc:			; <UNDEFINED> instruction: 0xf0002130
    59d0:	eorvs	pc, lr, r5, ror sp	; <UNPREDICTABLE>
    59d4:	stcmi	13, cr11, [r5], {112}	; 0x70
    59d8:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    59dc:	strvc	pc, [r0], #1284	; 0x504
    59e0:			; <UNDEFINED> instruction: 0xf0004620
    59e4:	eorvs	pc, lr, fp, ror #26
    59e8:	svclt	0x0000bd70
    59ec:	andeq	r5, r1, r2, asr #14
    59f0:	stmdavs	r0, {r3, r8, ip, sp, pc}
    59f4:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    59f8:			; <UNDEFINED> instruction: 0xf5004478
    59fc:	stmdavs	r0, {r7, ip, sp, lr}
    5a00:	svclt	0x00004770
    5a04:	andeq	r5, r1, r4, lsr #14
    5a08:	andvs	fp, r1, r8, lsl #2
    5a0c:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    5a10:			; <UNDEFINED> instruction: 0xf5004478
    5a14:	andvs	r7, r1, r0, lsl #1
    5a18:	svclt	0x00004770
    5a1c:	andeq	r5, r1, ip, lsl #14
    5a20:	orrslt	fp, r8, r0, lsr r4
    5a24:			; <UNDEFINED> instruction: 0xf100094c
    5a28:			; <UNDEFINED> instruction: 0xf0010308
    5a2c:			; <UNDEFINED> instruction: 0xf853011f
    5a30:	blx	959ac8 <n_frp@@Base+0x93e874>
    5a34:	submi	pc, r2, r1
    5a38:	andeq	pc, r1, r0
    5a3c:	andeq	pc, r1, #2
    5a40:	rsbmi	r4, sl, sl, lsl #1
    5a44:	eorcs	pc, r4, r3, asr #16
    5a48:			; <UNDEFINED> instruction: 0x4770bc30
    5a4c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    5a50:	addvc	pc, r0, r0, lsl #10
    5a54:	svclt	0x0000e7e6
    5a58:	andeq	r5, r1, lr, asr #13
    5a5c:	tstlt	r0, r3, lsl #12
    5a60:	subsvs	r6, r9, r8, asr r8
    5a64:	blmi	d782c <n_frp@@Base+0xbc5d8>
    5a68:			; <UNDEFINED> instruction: 0xf503447b
    5a6c:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    5a70:			; <UNDEFINED> instruction: 0x47706059
    5a74:			; <UNDEFINED> instruction: 0x000156b4
    5a78:	cmplt	r8, r8, lsl #10
    5a7c:	svclt	0x00182a00
    5a80:			; <UNDEFINED> instruction: 0xf04f2900
    5a84:	andvs	r0, r3, sl, lsl #6
    5a88:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    5a8c:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    5a90:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    5a94:	addvc	pc, r0, r0, lsl #10
    5a98:			; <UNDEFINED> instruction: 0xf7fbe7f0
    5a9c:	svclt	0x0000ecae
    5aa0:	andeq	r5, r1, sl, lsl #13
    5aa4:	mvnsmi	lr, sp, lsr #18
    5aa8:	strmi	fp, [r6], -sl, lsl #1
    5aac:	mvnlt	r9, r0, lsl ip
    5ab0:	movwcs	lr, #35277	; 0x89cd
    5ab4:			; <UNDEFINED> instruction: 0xf7fb9107
    5ab8:	bvs	ffa00b60 <n_frp@@Base+0xff9e590c>
    5abc:	movwcs	lr, #35293	; 0x89dd
    5ac0:			; <UNDEFINED> instruction: 0xf8d09907
    5ac4:	strmi	r8, [r5], -r0
    5ac8:	ldrtmi	r9, [r0], -r4, lsl #14
    5acc:			; <UNDEFINED> instruction: 0xf1046aa6
    5ad0:	stmib	sp, {r3, r8, r9, sl}^
    5ad4:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    5ad8:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    5adc:			; <UNDEFINED> instruction: 0xf7fe9400
    5ae0:			; <UNDEFINED> instruction: 0xf8c5fe75
    5ae4:	andlt	r8, sl, r0
    5ae8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5aec:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    5af0:	strvc	pc, [r0], #1284	; 0x504
    5af4:	svclt	0x0000e7dc
    5af8:	andeq	r5, r1, lr, lsr #12
    5afc:	svcmi	0x00f0e92d
    5b00:	addlt	r4, fp, ip, lsl r6
    5b04:	strmi	r4, [fp], -r3, lsl #13
    5b08:	stccs	6, cr4, [r0], {21}
    5b0c:	movwls	sp, #28731	; 0x703b
    5b10:	bl	ffec3b04 <n_frp@@Base+0xffea88b0>
    5b14:	smlattcs	r0, r7, sl, r6
    5b18:			; <UNDEFINED> instruction: 0xf1046862
    5b1c:	blls	1c7f44 <n_frp@@Base+0x1accf0>
    5b20:	svclt	0x0014428d
    5b24:			; <UNDEFINED> instruction: 0xf0424690
    5b28:	ldrbmi	r0, [sl], -r1, lsl #16
    5b2c:			; <UNDEFINED> instruction: 0xf8d09308
    5b30:	strmi	sl, [r6], -r0
    5b34:	strmi	r9, [r8], -r4, lsl #14
    5b38:			; <UNDEFINED> instruction: 0xf8cd6aa7
    5b3c:			; <UNDEFINED> instruction: 0xf8cd9008
    5b40:	strls	r8, [r3, -r4]
    5b44:	strls	r6, [r0, -r7, lsr #16]
    5b48:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    5b4c:	andls	r1, r9, r1, asr #24
    5b50:	strmi	r9, [r8], -r7, lsl #2
    5b54:	blx	ffd41b5e <n_frp@@Base+0xffd2690a>
    5b58:	ldrbmi	r6, [sl], -r7, ror #21
    5b5c:	movwne	lr, #31197	; 0x79dd
    5b60:	bvs	fe9eb778 <n_frp@@Base+0xfe9d0524>
    5b64:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5b68:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    5b6c:	strmi	r9, [r3], r0, lsl #8
    5b70:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5b74:	andge	pc, r0, r6, asr #17
    5b78:	blls	271fb4 <n_frp@@Base+0x256d60>
    5b7c:	ldrbmi	r6, [r8], -fp, lsr #32
    5b80:	pop	{r0, r1, r3, ip, sp, pc}
    5b84:	stcmi	15, cr8, [r2], {240}	; 0xf0
    5b88:			; <UNDEFINED> instruction: 0xf504447c
    5b8c:	ldr	r7, [lr, r0, lsl #9]!
    5b90:	muleq	r1, r4, r5
    5b94:	andcs	r4, r0, #19922944	; 0x1300000
    5b98:	svclt	0x00b0f7ff
    5b9c:	blmi	618400 <n_frp@@Base+0x5fd1ac>
    5ba0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    5ba4:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    5ba8:	ldmdavs	lr, {r0, r9, fp, sp}
    5bac:			; <UNDEFINED> instruction: 0xf1a6dd0a
    5bb0:	ldrtmi	r0, [r4], -r8, lsl #10
    5bb4:	strbeq	lr, [r2, #2821]	; 0xb05
    5bb8:	strcc	r6, [r8], #-2272	; 0xfffff720
    5bbc:	b	ffbc3bb0 <n_frp@@Base+0xffba895c>
    5bc0:	mvnsle	r4, ip, lsr #5
    5bc4:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    5bc8:	adcmi	r4, r0, #124, 8	; 0x7c000000
    5bcc:			; <UNDEFINED> instruction: 0xf7fbd007
    5bd0:	blmi	380770 <n_frp@@Base+0x36551c>
    5bd4:	addvc	pc, r0, #1325400064	; 0x4f000000
    5bd8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5bdc:	cfstrsmi	mvf2, [fp], {1}
    5be0:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    5be4:	andle	r4, r3, lr, lsr #5
    5be8:			; <UNDEFINED> instruction: 0xf7fb4630
    5bec:	ldrdvs	lr, [r5], -r8	; <UNPREDICTABLE>
    5bf0:	andcs	r4, r1, #7168	; 0x1c00
    5bf4:	andsvs	r4, sl, fp, ror r4
    5bf8:	svclt	0x0000bd70
    5bfc:	ldrdeq	r5, [r1], -r4
    5c00:	andeq	r5, r1, r6, lsl #10
    5c04:	andeq	r5, r1, r4, asr r5
    5c08:	ldrdeq	r5, [r1], -r0
    5c0c:	andeq	r5, r1, r8, asr #9
    5c10:	andeq	r5, r1, r0, lsl #9
    5c14:			; <UNDEFINED> instruction: 0xf04f4b03
    5c18:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    5c1c:	orrvc	pc, r0, #12582912	; 0xc00000
    5c20:	svclt	0x0000e634
    5c24:	andeq	r5, r1, r2, lsl #10
    5c28:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    5c2c:	orrvc	pc, r0, #12582912	; 0xc00000
    5c30:	svclt	0x0000e62c
    5c34:	strdeq	r5, [r1], -r2
    5c38:	strmi	r4, [r1], -r4, lsl #22
    5c3c:	rscscc	pc, pc, #79	; 0x4f
    5c40:	ldrbtmi	r2, [fp], #-0
    5c44:	orrvc	pc, r0, #12582912	; 0xc00000
    5c48:	svclt	0x0000e620
    5c4c:	ldrdeq	r5, [r1], -sl
    5c50:	strmi	r4, [sl], -r5, lsl #22
    5c54:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    5c58:			; <UNDEFINED> instruction: 0xf5034604
    5c5c:	strtmi	r7, [r1], -r0, lsl #7
    5c60:			; <UNDEFINED> instruction: 0xf85d2000
    5c64:	ldr	r4, [r1], -r4, lsl #22
    5c68:	andeq	r5, r1, r6, asr #9
    5c6c:	addslt	fp, r1, r0, lsr r5
    5c70:	ldrmi	sl, [r5], -r3, lsl #22
    5c74:	strmi	r4, [r4], -pc, lsl #20
    5c78:	ldrmi	r9, [r8], -r1, lsl #6
    5c7c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    5c80:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c84:			; <UNDEFINED> instruction: 0xf04f930f
    5c88:			; <UNDEFINED> instruction: 0xf7fe0300
    5c8c:	blls	85140 <n_frp@@Base+0x69eec>
    5c90:	rscscc	pc, pc, #79	; 0x4f
    5c94:	strtmi	r4, [r0], -r9, lsr #12
    5c98:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    5c9c:	blmi	1984c0 <n_frp@@Base+0x17d26c>
    5ca0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ca4:	blls	3dfd14 <n_frp@@Base+0x3c4ac0>
    5ca8:	qaddle	r4, sl, r1
    5cac:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    5cb0:	b	fe9c3ca4 <n_frp@@Base+0xfe9a8a50>
    5cb4:	andeq	r5, r1, lr, lsl r2
    5cb8:	andeq	r0, r0, r0, lsl r1
    5cbc:	strdeq	r5, [r1], -ip
    5cc0:	addslt	fp, r1, r0, lsr r5
    5cc4:	movwls	r4, #5636	; 0x1604
    5cc8:	andls	sl, r0, #3072	; 0xc00
    5ccc:	ldrmi	r4, [r8], -pc, lsl #20
    5cd0:	movwls	r9, #3328	; 0xd00
    5cd4:	blmi	396ec4 <n_frp@@Base+0x37bc70>
    5cd8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cdc:			; <UNDEFINED> instruction: 0xf04f930f
    5ce0:			; <UNDEFINED> instruction: 0xf7fe0300
    5ce4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    5ce8:	strtmi	r3, [r9], -r0, lsl #4
    5cec:			; <UNDEFINED> instruction: 0xf7ff4620
    5cf0:	bmi	24542c <n_frp@@Base+0x22a1d8>
    5cf4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    5cf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cfc:	subsmi	r9, sl, pc, lsl #22
    5d00:	andslt	sp, r1, r1, lsl #2
    5d04:			; <UNDEFINED> instruction: 0xf7fbbd30
    5d08:	svclt	0x0000ea7c
    5d0c:	andeq	r5, r1, r8, asr #3
    5d10:	andeq	r0, r0, r0, lsl r1
    5d14:	andeq	r5, r1, r6, lsr #3
    5d18:	strmi	r4, [r1], -sl, lsl #12
    5d1c:			; <UNDEFINED> instruction: 0xf7ff2000
    5d20:	svclt	0x0000bfa5
    5d24:			; <UNDEFINED> instruction: 0x460cb410
    5d28:			; <UNDEFINED> instruction: 0x46014613
    5d2c:	andcs	r4, r0, r2, lsr #12
    5d30:	blmi	143eac <n_frp@@Base+0x128c58>
    5d34:	svclt	0x00c4f7ff
    5d38:	mvnsmi	lr, sp, lsr #18
    5d3c:	bmi	75759c <n_frp@@Base+0x73c348>
    5d40:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    5d44:	blmi	757764 <n_frp@@Base+0x73c510>
    5d48:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5d4c:			; <UNDEFINED> instruction: 0xf5044688
    5d50:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    5d54:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    5d58:	stfeqd	f7, [ip], {13}
    5d5c:	ldreq	pc, [pc], -r6
    5d60:	movwls	r6, #55323	; 0xd81b
    5d64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d68:	strgt	ip, [pc, #-3087]	; 5161 <__assert_fail@plt+0x3d45>
    5d6c:	strgt	ip, [pc, #-3087]	; 5165 <__assert_fail@plt+0x3d49>
    5d70:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    5d74:	andeq	lr, pc, r5, lsl #17
    5d78:			; <UNDEFINED> instruction: 0xf85cab01
    5d7c:	strbmi	r5, [r2], -r7, lsr #32
    5d80:	andcs	r4, r0, r1, ror r6
    5d84:	vst1.8	{d15-d16}, [r6 :128], r5
    5d88:			; <UNDEFINED> instruction: 0xf00443e4
    5d8c:	adcsmi	r0, r4, r1, lsl #8
    5d90:			; <UNDEFINED> instruction: 0xf84c406c
    5d94:			; <UNDEFINED> instruction: 0xf7ff4027
    5d98:	bmi	285384 <n_frp@@Base+0x26a130>
    5d9c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5da0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5da4:	subsmi	r9, sl, sp, lsl #22
    5da8:	andlt	sp, lr, r2, lsl #2
    5dac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5db0:	b	9c3da4 <n_frp@@Base+0x9a8b50>
    5db4:	andeq	r5, r1, r4, asr r1
    5db8:	ldrdeq	r5, [r1], -r2
    5dbc:	andeq	r0, r0, r0, lsl r1
    5dc0:	strdeq	r5, [r1], -lr
    5dc4:			; <UNDEFINED> instruction: 0xf04f460a
    5dc8:			; <UNDEFINED> instruction: 0xf7ff31ff
    5dcc:	svclt	0x0000bfb5
    5dd0:			; <UNDEFINED> instruction: 0xf04f223a
    5dd4:			; <UNDEFINED> instruction: 0xf7ff31ff
    5dd8:	svclt	0x0000bfaf
    5ddc:			; <UNDEFINED> instruction: 0xf7ff223a
    5de0:	svclt	0x0000bfab
    5de4:	mvnsmi	lr, sp, lsr #18
    5de8:	bmi	697830 <n_frp@@Base+0x67c5dc>
    5dec:	blmi	6b205c <n_frp@@Base+0x696e08>
    5df0:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    5df4:	strtmi	r4, [r0], -ip, ror #12
    5df8:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    5dfc:	tstls	r9, #1769472	; 0x1b0000
    5e00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5e04:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    5e08:	strgt	ip, [pc, #-3087]	; 5201 <__assert_fail@plt+0x3de5>
    5e0c:			; <UNDEFINED> instruction: 0xf8ddcc0f
    5e10:	strgt	ip, [pc, #-64]	; 5dd8 <__assert_fail@plt+0x49bc>
    5e14:	streq	lr, [ip], -pc, ror #20
    5e18:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    5e1c:	strvs	pc, [r0], #6
    5e20:	streq	lr, [ip], #-2692	; 0xfffff57c
    5e24:	stm	r5, {r4, sl, ip, pc}
    5e28:	blge	345e6c <n_frp@@Base+0x32ac18>
    5e2c:	rscscc	pc, pc, #79	; 0x4f
    5e30:	ldrtmi	r4, [r8], -r1, asr #12
    5e34:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    5e38:	blmi	1d8660 <n_frp@@Base+0x1bd40c>
    5e3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e40:	blls	65feb0 <n_frp@@Base+0x644c5c>
    5e44:	qaddle	r4, sl, r2
    5e48:	pop	{r1, r3, r4, ip, sp, pc}
    5e4c:			; <UNDEFINED> instruction: 0xf7fb81f0
    5e50:	svclt	0x0000e9d8
    5e54:	andeq	r5, r1, sl, lsr #1
    5e58:	andeq	r0, r0, r0, lsl r1
    5e5c:	andeq	r5, r1, r0, rrx
    5e60:	mvnsmi	lr, sp, lsr #18
    5e64:	ldcmi	0, cr11, [lr], {144}	; 0x90
    5e68:			; <UNDEFINED> instruction: 0xf8df460f
    5e6c:			; <UNDEFINED> instruction: 0x4616c078
    5e70:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    5e74:	strvc	pc, [r0], #1284	; 0x504
    5e78:	ldrbtmi	r9, [ip], #1
    5e7c:	stcgt	6, cr4, [pc], {158}	; 0x9e
    5e80:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    5e84:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    5e88:	svclt	0x00182e00
    5e8c:			; <UNDEFINED> instruction: 0xf8dd2f00
    5e90:	stmdavs	sp!, {r2, lr, pc}
    5e94:			; <UNDEFINED> instruction: 0xf04f950f
    5e98:	strbmi	r0, [r5], -r0, lsl #10
    5e9c:	cfstr32gt	mvfx12, [pc], {15}
    5ea0:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    5ea4:			; <UNDEFINED> instruction: 0xf04f000f
    5ea8:	strls	r0, [r3], #-1034	; 0xfffffbf6
    5eac:	andeq	lr, pc, r5, lsl #17
    5eb0:	bls	5b9f08 <n_frp@@Base+0x59ecb4>
    5eb4:	ldrbtmi	r4, [r1], -r3, asr #12
    5eb8:	stmib	sp, {r5, r6, r9, sl, lr}^
    5ebc:			; <UNDEFINED> instruction: 0xf7ff760d
    5ec0:	bmi	2c525c <n_frp@@Base+0x2aa008>
    5ec4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5ec8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ecc:	subsmi	r9, sl, pc, lsl #22
    5ed0:	andslt	sp, r0, r2, lsl #2
    5ed4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5ed8:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5edc:	b	fe343ed0 <n_frp@@Base+0xfe328c7c>
    5ee0:	andeq	r5, r1, ip, lsr #5
    5ee4:	andeq	r5, r1, r2, lsr #32
    5ee8:	andeq	r0, r0, r0, lsl r1
    5eec:	ldrdeq	r4, [r1], -r6
    5ef0:	addlt	fp, r2, r0, lsl r5
    5ef4:	ldrbtcc	pc, [pc], #79	; 5efc <__assert_fail@plt+0x4ae0>	; <UNPREDICTABLE>
    5ef8:			; <UNDEFINED> instruction: 0xf7ff9400
    5efc:			; <UNDEFINED> instruction: 0xb002ffb1
    5f00:	svclt	0x0000bd10
    5f04:	addlt	fp, r2, r0, lsl r5
    5f08:	ldrmi	r4, [r3], -ip, lsl #12
    5f0c:	strtmi	r4, [r2], -r1, lsl #12
    5f10:			; <UNDEFINED> instruction: 0xf04f2000
    5f14:	strls	r3, [r0], #-1279	; 0xfffffb01
    5f18:			; <UNDEFINED> instruction: 0xffa2f7ff
    5f1c:	ldclt	0, cr11, [r0, #-8]
    5f20:	addlt	fp, r3, r0, lsr r5
    5f24:	ldrmi	r4, [r4], -sp, lsl #12
    5f28:	movwls	r4, #1537	; 0x601
    5f2c:	strtmi	r4, [r3], -sl, lsr #12
    5f30:			; <UNDEFINED> instruction: 0xf7ff2000
    5f34:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    5f38:	svclt	0x0000bd30
    5f3c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    5f40:	strt	r3, [r3], #772	; 0x304
    5f44:	andeq	r5, r1, r6, lsr r1
    5f48:	strmi	r4, [sl], -r5, lsl #22
    5f4c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    5f50:	movwcc	r4, #17924	; 0x4604
    5f54:	andcs	r4, r0, r1, lsr #12
    5f58:	blmi	1440d4 <n_frp@@Base+0x128e80>
    5f5c:	svclt	0x0000e496
    5f60:	andeq	r5, r1, r6, lsr #2
    5f64:			; <UNDEFINED> instruction: 0xf04f4b02
    5f68:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    5f6c:	str	r3, [sp], #772	; 0x304
    5f70:	andeq	r5, r1, sl, lsl #2
    5f74:	strmi	r4, [r1], -r3, lsl #22
    5f78:	rscscc	pc, pc, #79	; 0x4f
    5f7c:	ldrbtmi	r2, [fp], #-0
    5f80:	str	r3, [r3], #772	; 0x304
    5f84:	strdeq	r5, [r1], -r6
    5f88:	strdlt	fp, [r9], r0
    5f8c:	strmi	r4, [r4], -r6, lsl #31
    5f90:			; <UNDEFINED> instruction: 0x560ee9dd
    5f94:	orrlt	r4, r1, #2130706432	; 0x7f000000
    5f98:	bmi	fe12a7a0 <n_frp@@Base+0xfe10f54c>
    5f9c:	strmi	r9, [fp], -r1, lsl #6
    5fa0:	tstcs	r1, sl, ror r4
    5fa4:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fa8:	andcs	r4, r5, #2113536	; 0x204000
    5fac:	ldrbtmi	r2, [r9], #-0
    5fb0:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5fb4:	vpmin.s8	q10, q0, <illegal reg q15.5>
    5fb8:	smlattcs	r1, r2, ip, r7
    5fbc:			; <UNDEFINED> instruction: 0xf8cd58ba
    5fc0:	strmi	ip, [r3], -r0
    5fc4:			; <UNDEFINED> instruction: 0xf7fb4620
    5fc8:	ldmdbmi	fp!, {r2, r6, r7, r8, fp, sp, lr, pc}^
    5fcc:	andcs	r2, r0, r5, lsl #4
    5fd0:			; <UNDEFINED> instruction: 0xf7fb4479
    5fd4:			; <UNDEFINED> instruction: 0x4621e910
    5fd8:	stmia	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5fdc:	vceq.f32	d2, d0, d9
    5fe0:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    5fe4:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    5fe8:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    5fec:	rsbeq	r0, r3, r0, asr r0
    5ff0:	addeq	r0, sp, r7, ror r0
    5ff4:	adcseq	r0, pc, r5, lsr #1
    5ff8:	movwls	r0, #18
    5ffc:	bmi	1bd7850 <n_frp@@Base+0x1bbc5fc>
    6000:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6004:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6008:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    600c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6010:			; <UNDEFINED> instruction: 0xf7fb2000
    6014:	ldmib	r5, {r4, r5, r6, r7, fp, sp, lr, pc}^
    6018:	strmi	r1, [r2], -r7, lsl #12
    601c:	ldmib	r5, {r5, r9, sl, lr}^
    6020:	strls	r3, [r7], -r5, lsl #8
    6024:	tstls	r6, lr, lsr #18
    6028:	strls	r6, [r5], #-2281	; 0xfffff717
    602c:	movwls	r6, #18604	; 0x48ac
    6030:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    6034:	tstcs	r1, r2, lsl #12
    6038:	strcc	lr, [r0], #-2509	; 0xfffff633
    603c:			; <UNDEFINED> instruction: 0xf7fb682b
    6040:	andlt	lr, r9, r8, lsl #19
    6044:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    6048:	andcs	r2, r0, r5, lsl #4
    604c:			; <UNDEFINED> instruction: 0xf7fb4479
    6050:	stmdavs	fp!, {r1, r4, r6, r7, fp, sp, lr, pc}
    6054:	strmi	r2, [r2], -r1, lsl #2
    6058:	andlt	r4, r9, r0, lsr #12
    605c:	ldrhtmi	lr, [r0], #141	; 0x8d
    6060:	ldmdblt	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6064:	andcs	r4, r5, #88, 18	; 0x160000
    6068:	ldrbtmi	r2, [r9], #-0
    606c:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6070:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    6074:	strls	r2, [lr], -r1, lsl #2
    6078:	strtmi	r4, [r0], -r2, lsl #12
    607c:	pop	{r0, r3, ip, sp, pc}
    6080:			; <UNDEFINED> instruction: 0xf7fb40f0
    6084:	ldmdbmi	r1, {r0, r1, r5, r6, r8, fp, ip, sp, pc}^
    6088:	andcs	r2, r0, r5, lsl #4
    608c:			; <UNDEFINED> instruction: 0xf7fb4479
    6090:	ldmib	r5, {r1, r4, r5, r7, fp, sp, lr, pc}^
    6094:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    6098:	stmib	sp, {r0, r8, sp}^
    609c:	strmi	r6, [r2], -lr, lsl #14
    60a0:	andlt	r4, r9, r0, lsr #12
    60a4:	ldrhtmi	lr, [r0], #141	; 0x8d
    60a8:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60ac:	andcs	r4, r5, #72, 18	; 0x120000
    60b0:	ldrbtmi	r2, [r9], #-0
    60b4:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60b8:	ldrdvs	lr, [r2, -r5]
    60bc:	tstls	r2, fp, ror #16
    60c0:	stmib	sp, {r0, r8, sp}^
    60c4:	stmdavs	fp!, {r9, sl, ip, sp}
    60c8:	strtmi	r4, [r0], -r2, lsl #12
    60cc:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60d0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    60d4:	andcs	r4, r5, #1032192	; 0xfc000
    60d8:	ldrbtmi	r2, [r9], #-0
    60dc:	stm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60e0:			; <UNDEFINED> instruction: 0x1603e9d5
    60e4:	strtmi	r4, [r0], -r2, lsl #12
    60e8:	strcc	lr, [r1], #-2517	; 0xfffff62b
    60ec:	strne	lr, [r2], -sp, asr #19
    60f0:	stmib	sp, {r0, r8, sp}^
    60f4:	stmdavs	fp!, {sl, ip, sp}
    60f8:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60fc:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6100:	andcs	r4, r5, #868352	; 0xd4000
    6104:	ldrbtmi	r2, [r9], #-0
    6108:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    610c:	movwvs	lr, #18901	; 0x49d5
    6110:	strtmi	r4, [r0], -r2, lsl #12
    6114:	ldrdmi	lr, [r2, -r5]
    6118:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    611c:	strne	lr, [r2], -sp, asr #19
    6120:	stmib	sp, {r0, r8, sp}^
    6124:	stmdavs	fp!, {sl, ip, sp}
    6128:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    612c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6130:	andcs	r4, r5, #688128	; 0xa8000
    6134:	ldrbtmi	r2, [r9], #-0
    6138:	ldmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    613c:			; <UNDEFINED> instruction: 0x3705e9d5
    6140:			; <UNDEFINED> instruction: 0x1603e9d5
    6144:	strmi	r9, [r2], -r5, lsl #14
    6148:	stmiavs	ip!, {r5, r9, sl, lr}
    614c:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    6150:	strne	lr, [r2], -sp, asr #19
    6154:	stmib	sp, {r0, r8, sp}^
    6158:	stmdavs	fp!, {sl, ip, sp}
    615c:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6160:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6164:	andcs	r4, r5, #491520	; 0x78000
    6168:	ldrbtmi	r2, [r9], #-0
    616c:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6170:	ldrdvc	lr, [r6, -r5]
    6174:	movwvs	lr, #18901	; 0x49d5
    6178:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    617c:	strmi	r9, [r2], -r5, lsl #14
    6180:	stmiavs	ip!, {r5, r9, sl, lr}
    6184:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    6188:	strne	lr, [r2], -sp, asr #19
    618c:	stmib	sp, {r0, r8, sp}^
    6190:	stmdavs	fp!, {sl, ip, sp}
    6194:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6198:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    619c:	andcs	r4, r5, #278528	; 0x44000
    61a0:			; <UNDEFINED> instruction: 0xe7354479
    61a4:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61a8:	andeq	r4, r1, r8, lsl #30
    61ac:	andeq	r3, r0, ip, asr #26
    61b0:	andeq	r3, r0, r2, asr sp
    61b4:	andeq	r0, r0, ip, asr #2
    61b8:	andeq	r3, r0, r4, lsr sp
    61bc:	strdeq	r3, [r0], -r6
    61c0:	andeq	r3, r0, lr, asr #29
    61c4:	andeq	r3, r0, r4, lsl #27
    61c8:	andeq	r3, r0, r6, ror sp
    61cc:	andeq	r3, r0, ip, ror #26
    61d0:	andeq	r3, r0, r2, ror #26
    61d4:	andeq	r3, r0, sl, asr sp
    61d8:	andeq	r3, r0, r2, asr sp
    61dc:	andeq	r3, r0, sl, asr #26
    61e0:	andeq	r3, r0, r2, asr #26
    61e4:	andeq	r3, r0, r0, ror sp
    61e8:	strdlt	fp, [r3], r0
    61ec:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    61f0:			; <UNDEFINED> instruction: 0x463db134
    61f4:			; <UNDEFINED> instruction: 0xf8552400
    61f8:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    61fc:	mvnsle	r2, r0, lsl #28
    6200:	strvc	lr, [r0], #-2509	; 0xfffff633
    6204:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    6208:	ldcllt	0, cr11, [r0, #12]!
    620c:	strdlt	fp, [pc], r0
    6210:	mcrge	13, 0, r4, cr2, cr1, {0}
    6214:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    6218:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    621c:	strls	r6, [sp], #-2084	; 0xfffff7dc
    6220:	streq	pc, [r0], #-79	; 0xffffffb1
    6224:			; <UNDEFINED> instruction: 0xf8572400
    6228:			; <UNDEFINED> instruction: 0xf8465b04
    622c:	tstlt	r5, r4, lsl #30
    6230:	cfstrscs	mvf3, [sl], {1}
    6234:	strls	sp, [r1], #-503	; 0xfffffe09
    6238:	strls	sl, [r0], #-3075	; 0xfffff3fd
    623c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    6240:	blmi	198a64 <n_frp@@Base+0x17d810>
    6244:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6248:	blls	3602b8 <n_frp@@Base+0x345064>
    624c:	qaddle	r4, sl, r1
    6250:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    6254:	svc	0x00d4f7fa
    6258:	andeq	r4, r1, r6, lsl #25
    625c:	andeq	r0, r0, r0, lsl r1
    6260:	andeq	r4, r1, r8, asr ip
    6264:	ldrblt	fp, [r0, #1032]!	; 0x408
    6268:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    626c:	ldcmi	14, cr10, [r5], {19}
    6270:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    6274:	blcc	1443d4 <n_frp@@Base+0x129180>
    6278:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    627c:			; <UNDEFINED> instruction: 0xf04f940d
    6280:	strcs	r0, [r0], #-1024	; 0xfffffc00
    6284:			; <UNDEFINED> instruction: 0xf8569602
    6288:			; <UNDEFINED> instruction: 0xf8475b04
    628c:	tstlt	r5, r4, lsl #30
    6290:	cfstrscs	mvf3, [sl], {1}
    6294:	strls	sp, [r1], #-503	; 0xfffffe09
    6298:	strls	sl, [r0], #-3075	; 0xfffff3fd
    629c:	mrc2	7, 3, pc, cr4, cr15, {7}
    62a0:	blmi	218acc <n_frp@@Base+0x1fd878>
    62a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    62a8:	blls	360318 <n_frp@@Base+0x3450c4>
    62ac:	qaddle	r4, sl, r4
    62b0:	pop	{r1, r2, r3, ip, sp, pc}
    62b4:	strdlt	r4, [r1], -r0
    62b8:			; <UNDEFINED> instruction: 0xf7fa4770
    62bc:	svclt	0x0000efa2
    62c0:	andeq	r4, r1, sl, lsr #24
    62c4:	andeq	r0, r0, r0, lsl r1
    62c8:	strdeq	r4, [r1], -r8
    62cc:	andcs	r4, r5, #20, 18	; 0x50000
    62d0:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    62d4:	ldcmi	0, cr2, [r3], {-0}
    62d8:	svc	0x008cf7fa
    62dc:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    62e0:			; <UNDEFINED> instruction: 0x4601447a
    62e4:			; <UNDEFINED> instruction: 0xf7fb2001
    62e8:	ldmdbmi	r0, {r1, r2, r5, fp, sp, lr, pc}
    62ec:	andcs	r2, r0, r5, lsl #4
    62f0:			; <UNDEFINED> instruction: 0xf7fa4479
    62f4:	blmi	3c20fc <n_frp@@Base+0x3a6ea8>
    62f8:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    62fc:			; <UNDEFINED> instruction: 0x4601447a
    6300:			; <UNDEFINED> instruction: 0xf7fb2001
    6304:	stmdbmi	ip, {r3, r4, fp, sp, lr, pc}
    6308:	andcs	r2, r0, r5, lsl #4
    630c:			; <UNDEFINED> instruction: 0xf7fa4479
    6310:	blmi	2c20e0 <n_frp@@Base+0x2a6e8c>
    6314:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    6318:	ldmdavs	r9, {r4, lr}
    631c:	svclt	0x0004f7fa
    6320:	andeq	r3, r0, sl, ror ip
    6324:			; <UNDEFINED> instruction: 0x00014bbe
    6328:	andeq	r3, r0, r4, lsl #25
    632c:	andeq	r3, r0, ip, lsl #25
    6330:	strdeq	r3, [r0], -r6
    6334:	andeq	r3, r0, ip, lsl r1
    6338:	andeq	r3, r0, r4, lsl #25
    633c:	andeq	r0, r0, r8, lsr r1
    6340:			; <UNDEFINED> instruction: 0x4604b510
    6344:	svc	0x00a4f7fa
    6348:	svclt	0x00183c00
    634c:	stmdacs	r0, {r0, sl, sp}
    6350:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    6354:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    6358:			; <UNDEFINED> instruction: 0xf8caf000
    635c:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    6360:			; <UNDEFINED> instruction: 0xbc01fba0
    6364:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    6368:	movwcs	fp, #7960	; 0x1f18
    636c:	svceq	0x0000f1bb
    6370:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    6374:			; <UNDEFINED> instruction: 0xf000fb01
    6378:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    637c:	svclt	0x00e0f7ff
    6380:			; <UNDEFINED> instruction: 0xf8b6f000
    6384:	svclt	0x00dcf7ff
    6388:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    638c:	movwcs	fp, #7960	; 0x1f18
    6390:	svclt	0x00182900
    6394:	ldmdblt	r3, {r8, r9, sp}^
    6398:			; <UNDEFINED> instruction: 0xf7fa460c
    639c:	mcrne	15, 1, lr, cr1, cr8, {1}
    63a0:	tstcs	r1, r8, lsl pc
    63a4:	svclt	0x00182800
    63a8:	stmdblt	r1!, {r8, sp}
    63ac:			; <UNDEFINED> instruction: 0xf7fabd10
    63b0:	strdcs	lr, [r0], -r6
    63b4:			; <UNDEFINED> instruction: 0xf000bd10
    63b8:	svclt	0x0000f89b
    63bc:	blx	fe8738a6 <n_frp@@Base+0xfe858652>
    63c0:	cfsh64ne	mvdx4, mvdx11, #2
    63c4:	movwcs	fp, #7960	; 0x1f18
    63c8:	blle	1913d0 <n_frp@@Base+0x17617c>
    63cc:	blx	b4882 <n_frp@@Base+0x9962e>
    63d0:	pop	{r0, r8, ip, sp, lr, pc}
    63d4:			; <UNDEFINED> instruction: 0xf7ff4038
    63d8:			; <UNDEFINED> instruction: 0xf000bfd7
    63dc:	svclt	0x0000f889
    63e0:			; <UNDEFINED> instruction: 0x460fb5f8
    63e4:	ldrmi	r6, [r5], -ip, lsl #16
    63e8:	orrslt	r4, r8, r6, lsl #12
    63ec:	subspl	pc, r4, r5, asr #4
    63f0:	vmov.i32	d20, #1358954496	; 0x51000000
    63f4:			; <UNDEFINED> instruction: 0xf0015055
    63f8:	adcmi	pc, r0, #1769472	; 0x1b0000
    63fc:			; <UNDEFINED> instruction: 0x1c63d914
    6400:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    6404:			; <UNDEFINED> instruction: 0xf104fb05
    6408:	eorsvs	r4, ip, r0, lsr r6
    640c:	ldrhtmi	lr, [r8], #141	; 0x8d
    6410:	svclt	0x00baf7ff
    6414:	blx	fe93296e <n_frp@@Base+0xfe91771a>
    6418:	cdpne	2, 1, cr1, cr3, cr5, {0}
    641c:	movwcs	fp, #7960	; 0x1f18
    6420:	blle	50828 <n_frp@@Base+0x355d4>
    6424:	rscle	r2, sp, r0, lsl #22
    6428:			; <UNDEFINED> instruction: 0xf862f000
    642c:	subcs	r4, r0, r1, lsl r6
    6430:			; <UNDEFINED> instruction: 0xfffef000
    6434:	svclt	0x00942d40
    6438:	mcrrne	6, 0, r4, r4, cr4
    643c:	svclt	0x0000e7eb
    6440:	strmi	fp, [fp], -r8, lsl #10
    6444:	cmnlt	r8, r9, lsl #16
    6448:	subspl	pc, r4, #1342177284	; 0x50000004
    644c:	subspl	pc, r5, #1342177292	; 0x5000000c
    6450:	andsle	r4, r0, #268435465	; 0x10000009
    6454:	bl	8d584 <n_frp@@Base+0x72330>
    6458:	andsvs	r0, r9, r1, asr r1
    645c:			; <UNDEFINED> instruction: 0x4008e8bd
    6460:	svclt	0x0092f7ff
    6464:	tstle	r5, r0, lsl #18
    6468:	andsvs	r2, r9, r0, asr #2
    646c:			; <UNDEFINED> instruction: 0x4008e8bd
    6470:	svclt	0x008af7ff
    6474:			; <UNDEFINED> instruction: 0xf000daf1
    6478:	svclt	0x0000f83b
    647c:	addlt	fp, r3, r0, lsl #10
    6480:			; <UNDEFINED> instruction: 0xf7ff9001
    6484:	bls	86200 <n_frp@@Base+0x6afac>
    6488:	andlt	r2, r3, r0, lsl #2
    648c:	bl	144608 <n_frp@@Base+0x1293b4>
    6490:	svclt	0x0048f7fa
    6494:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    6498:			; <UNDEFINED> instruction: 0xbc01fba0
    649c:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    64a0:	movwcs	fp, #7960	; 0x1f18
    64a4:	svceq	0x0000f1bb
    64a8:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    64ac:	mrc	7, 1, APSR_nzcv, cr6, cr10, {7}
    64b0:	pop	{r3, r8, ip, sp, pc}
    64b4:			; <UNDEFINED> instruction: 0xf0008800
    64b8:	svclt	0x0000f81b
    64bc:	addlt	fp, r3, r0, lsl #10
    64c0:	strmi	r9, [r8], -r1
    64c4:			; <UNDEFINED> instruction: 0xf7ff9100
    64c8:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    64cc:	andlt	r2, r3, r0, lsl #2
    64d0:	bl	14464c <n_frp@@Base+0x1293f8>
    64d4:	mrclt	7, 3, APSR_nzcv, cr4, cr10, {7}
    64d8:			; <UNDEFINED> instruction: 0x4604b510
    64dc:	svc	0x0008f7fa
    64e0:	strtmi	r4, [r0], -r1, lsl #12
    64e4:	pop	{r0, r8, ip, sp}
    64e8:			; <UNDEFINED> instruction: 0xf7ff4010
    64ec:	svclt	0x0000bfe7
    64f0:	andcs	fp, r5, #8, 10	; 0x2000000
    64f4:	andcs	r4, r0, r9, lsl #22
    64f8:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    64fc:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    6500:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    6504:	mrc	7, 3, APSR_nzcv, cr6, cr10, {7}
    6508:	tstcs	r0, r7, lsl #20
    650c:			; <UNDEFINED> instruction: 0x4603447a
    6510:			; <UNDEFINED> instruction: 0xf7fa4620
    6514:			; <UNDEFINED> instruction: 0xf7faeeb8
    6518:	svclt	0x0000ef70
    651c:	andeq	r4, r1, r2, lsr #19
    6520:	andeq	r0, r0, r0, asr #2
    6524:	andeq	r3, r0, r4, lsl #22
    6528:	muleq	r0, r8, r9
    652c:			; <UNDEFINED> instruction: 0xf7fab508
    6530:	tstlt	r0, ip, lsr lr
    6534:			; <UNDEFINED> instruction: 0xf7ffbd08
    6538:	svclt	0x0000ffdb
    653c:	svcmi	0x00f0e92d
    6540:	ldrmi	fp, [r4], -r5, lsl #1
    6544:	ldrcs	pc, [r4, #2271]!	; 0x8df
    6548:	stccs	3, cr9, [r4], #-0
    654c:	ldrcc	pc, [r0, #2271]!	; 0x8df
    6550:	cfstrsls	mvf4, [lr, #-488]	; 0xfffffe18
    6554:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6558:			; <UNDEFINED> instruction: 0xf04f9303
    655c:	vcgt.s8	d0, d0, d0
    6560:	strmi	r8, [r3], r3, asr #5
    6564:	stmdbcs	r0, {r3, r7, r9, sl, lr}
    6568:	adcshi	pc, ip, r0
    656c:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6570:	strtmi	r2, [r2], -r0, lsl #14
    6574:	andvs	r4, r7, r1, asr #12
    6578:	ldrbmi	r4, [r8], -r1, lsl #13
    657c:	ldcl	7, cr15, [r4, #1000]!	; 0x3e8
    6580:	ldrdge	pc, [r0], -r8
    6584:			; <UNDEFINED> instruction: 0x460645da
    6588:			; <UNDEFINED> instruction: 0xf8d9d01e
    658c:	tstlt	pc, r0
    6590:			; <UNDEFINED> instruction: 0xf0402f22
    6594:	strcs	r8, [r1, -r6, lsl #1]
    6598:			; <UNDEFINED> instruction: 0xf89ab12d
    659c:			; <UNDEFINED> instruction: 0xf1bbb000
    65a0:			; <UNDEFINED> instruction: 0xf0400f00
    65a4:	blls	26bf0 <n_frp@@Base+0xb99c>
    65a8:			; <UNDEFINED> instruction: 0xf8df601e
    65ac:			; <UNDEFINED> instruction: 0xf8df2558
    65b0:	ldrbtmi	r3, [sl], #-1360	; 0xfffffab0
    65b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    65b8:	subsmi	r9, sl, r3, lsl #22
    65bc:	addshi	pc, r2, #64	; 0x40
    65c0:	andlt	r4, r5, r8, lsr r6
    65c4:	svchi	0x00f0e8bd
    65c8:	rsble	r2, sl, r0, lsl #26
    65cc:	mullt	r0, fp, r8
    65d0:	svceq	0x0000f1bb
    65d4:	ldrbmi	sp, [r9], -r5, rrx
    65d8:			; <UNDEFINED> instruction: 0xf7fa4628
    65dc:			; <UNDEFINED> instruction: 0x2601ee90
    65e0:	subsle	r2, lr, r0, lsl #16
    65e4:	strbeq	pc, [r5], #-427	; 0xfffffe55	; <UNPREDICTABLE>
    65e8:	ldmdale	r9, {r0, r1, r2, r3, r5, sl, fp, sp}
    65ec:			; <UNDEFINED> instruction: 0xf004e8df
    65f0:	ldmdane	sp!, {r0, r2, r3, r4, r5, r6, fp, ip}^
    65f4:	ldmdane	sp!, {r3, r4, fp, ip}^
    65f8:	ldcvc	8, cr1, [r8, #-500]	; 0xfffffe0c
    65fc:	ldcvc	8, cr1, [r8, #-96]	; 0xffffffa0
    6600:	ldmdane	r8, {r3, r4, fp, ip}
    6604:	ldmdane	r8, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr}
    6608:	ldmdane	r8, {r3, r4, fp, ip}
    660c:	ldmdane	r8, {r3, r4, fp, ip}
    6610:	ldmdane	sp!, {r3, r4, fp, ip}^
    6614:	ldmdane	sp!, {r3, r4, fp, ip}^
    6618:	ldmdane	r8, {r0, r2, r3, r4, r5, r6, fp, ip}
    661c:	ldcvc	8, cr1, [r8, #-96]	; 0xffffffa0
    6620:	vst3.8	{d18-d20}, [pc], r1
    6624:			; <UNDEFINED> instruction: 0xf1ab6580
    6628:			; <UNDEFINED> instruction: 0xf1bb0b42
    662c:	vrecps.f32	d0, d0, d21
    6630:	ldm	pc, {r1, r4, r6, r8, pc}^	; <UNPREDICTABLE>
    6634:	andeq	pc, r6, #27
    6638:	cmpeq	r0, r0, asr r1
    663c:	cmpeq	r0, lr, lsl r2
    6640:	cmpeq	r0, r1, ror #3
    6644:	cmpeq	r0, r0, asr r1
    6648:	cmpeq	r0, r8, ror #3
    664c:	cmpeq	r0, lr, ror #3
    6650:	eoreq	r0, r5, #80, 2
    6654:	cmpeq	r0, r0, asr r1
    6658:	mvnseq	r0, r0, asr r1
    665c:	cmpeq	r0, r0, asr r1
    6660:	cmpeq	r0, r0, asr r1
    6664:	andseq	r0, r7, #16, 4
    6668:	cmpeq	r0, r0, asr r1
    666c:	cmpeq	r0, r0, asr r1
    6670:	cmpeq	r0, r0, asr r1
    6674:	sbcseq	r0, r4, r0, asr r1
    6678:	cmpeq	r0, fp, asr #32
    667c:	cmpeq	r0, r0, asr r1
    6680:	cmpeq	r0, r1, ror #3
    6684:	cmpeq	r0, r0, asr r1
    6688:	cmpeq	r0, r8, ror #3
    668c:	cmpeq	r0, lr, ror #3
    6690:	cmpeq	r0, r0, asr r1
    6694:	cmpeq	r0, r0, asr r1
    6698:	mvnseq	r0, r0, asr r1
    669c:	cmpeq	r0, r0, asr r1
    66a0:			; <UNDEFINED> instruction: 0x270401fc
    66a4:	andcs	lr, r0, r1, lsl #15
    66a8:	rscvc	pc, r0, pc, asr #13
    66ac:	vst3.8	{d18-d20}, [pc], r1
    66b0:	addmi	r6, r6, #128, 10	; 0x20000000
    66b4:	orrshi	pc, r0, r0, asr #5
    66b8:			; <UNDEFINED> instruction: 0xf06f4629
    66bc:			; <UNDEFINED> instruction: 0xf0004000
    66c0:	addmi	pc, r6, #972	; 0x3cc
    66c4:	addshi	pc, r5, r0, lsl #6
    66c8:			; <UNDEFINED> instruction: 0xf606fb05
    66cc:	movweq	lr, #19210	; 0x4b0a
    66d0:	andcc	pc, r0, r8, asr #17
    66d4:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    66d8:			; <UNDEFINED> instruction: 0xf43f2b00
    66dc:			; <UNDEFINED> instruction: 0xf047af64
    66e0:	strb	r0, [r0, -r2, lsl #14]!
    66e4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    66e8:	strtmi	lr, [r8], -r0, asr #14
    66ec:			; <UNDEFINED> instruction: 0xf7fa2130
    66f0:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    66f4:			; <UNDEFINED> instruction: 0xf89ad094
    66f8:	blcs	1112704 <n_frp@@Base+0x10f74b0>
    66fc:	mvnhi	pc, r0
    6700:			; <UNDEFINED> instruction: 0xf0002b69
    6704:	blcs	10a6ea4 <n_frp@@Base+0x108bc50>
    6708:	bicshi	pc, pc, r0
    670c:			; <UNDEFINED> instruction: 0xf2002c2f
    6710:	movwge	r8, #8418	; 0x20e2
    6714:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    6718:			; <UNDEFINED> instruction: 0x47184413
    671c:	andeq	r0, r0, r1, lsr #2
    6720:			; <UNDEFINED> instruction: 0x000001bb
    6724:	andeq	r0, r0, sp, asr #2
    6728:			; <UNDEFINED> instruction: 0x000001bb
    672c:			; <UNDEFINED> instruction: 0x000001bb
    6730:			; <UNDEFINED> instruction: 0x000001bb
    6734:			; <UNDEFINED> instruction: 0xffffff8b
    6738:			; <UNDEFINED> instruction: 0x000001bb
    673c:	andeq	r0, r0, r3, ror #2
    6740:			; <UNDEFINED> instruction: 0x000001bb
    6744:			; <UNDEFINED> instruction: 0x000001bb
    6748:	andeq	r0, r0, fp, lsl #2
    674c:			; <UNDEFINED> instruction: 0x000001bb
    6750:			; <UNDEFINED> instruction: 0x000001bb
    6754:			; <UNDEFINED> instruction: 0x000001bb
    6758:	andeq	r0, r0, r7, lsr r1
    675c:			; <UNDEFINED> instruction: 0x000001bb
    6760:			; <UNDEFINED> instruction: 0x000001bb
    6764:			; <UNDEFINED> instruction: 0x000001bb
    6768:			; <UNDEFINED> instruction: 0x000001bb
    676c:	strdeq	r0, [r0], -r5
    6770:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6774:			; <UNDEFINED> instruction: 0x000001bb
    6778:			; <UNDEFINED> instruction: 0x000001bb
    677c:			; <UNDEFINED> instruction: 0x000001bb
    6780:			; <UNDEFINED> instruction: 0x000001bb
    6784:			; <UNDEFINED> instruction: 0x000001bb
    6788:			; <UNDEFINED> instruction: 0x000001bb
    678c:			; <UNDEFINED> instruction: 0x000001bb
    6790:	andeq	r0, r0, r1, asr #1
    6794:	muleq	r0, r7, r1
    6798:			; <UNDEFINED> instruction: 0x000001bb
    679c:			; <UNDEFINED> instruction: 0x000001bb
    67a0:			; <UNDEFINED> instruction: 0x000001bb
    67a4:	andeq	r0, r0, sp, asr #2
    67a8:			; <UNDEFINED> instruction: 0x000001bb
    67ac:			; <UNDEFINED> instruction: 0x000001bb
    67b0:			; <UNDEFINED> instruction: 0x000001bb
    67b4:			; <UNDEFINED> instruction: 0xffffff8b
    67b8:			; <UNDEFINED> instruction: 0x000001bb
    67bc:	andeq	r0, r0, r3, ror #2
    67c0:			; <UNDEFINED> instruction: 0x000001bb
    67c4:			; <UNDEFINED> instruction: 0x000001bb
    67c8:			; <UNDEFINED> instruction: 0x000001bb
    67cc:			; <UNDEFINED> instruction: 0x000001bb
    67d0:			; <UNDEFINED> instruction: 0x000001bb
    67d4:			; <UNDEFINED> instruction: 0x000001bb
    67d8:	andeq	r0, r0, r7, lsr r1
    67dc:			; <UNDEFINED> instruction: 0xf5162401
    67e0:			; <UNDEFINED> instruction: 0xf2c00f80
    67e4:			; <UNDEFINED> instruction: 0xf5b680f9
    67e8:	svclt	0x00b80f80
    67ec:			; <UNDEFINED> instruction: 0xf6ff0276
    67f0:	strcs	sl, [r1, -sp, ror #30]
    67f4:	strmi	pc, [r0], -pc, rrx
    67f8:			; <UNDEFINED> instruction: 0xf04fe768
    67fc:			; <UNDEFINED> instruction: 0xf6cf0b00
    6800:	strcs	r7, [r1], #-3040	; 0xfffff420
    6804:	strvs	pc, [r0, #1103]	; 0x44f
    6808:			; <UNDEFINED> instruction: 0xf04f2207
    680c:	adcs	r0, r4, r0, lsl #18
    6810:	bleq	42954 <n_frp@@Base+0x27700>
    6814:	blvc	ff844358 <n_frp@@Base+0xff829104>
    6818:	vst3.8	{d18-d20}, [pc], r1
    681c:	andcs	r6, r8, #128, 10	; 0x20000000
    6820:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6824:			; <UNDEFINED> instruction: 0xf04fe07f
    6828:			; <UNDEFINED> instruction: 0xf6cf0b00
    682c:	strcs	r7, [r1], #-3040	; 0xfffff420
    6830:	strvs	pc, [r0, #1103]	; 0x44f
    6834:			; <UNDEFINED> instruction: 0xf04f2205
    6838:	subs	r0, pc, r0, lsl #18
    683c:	bleq	42980 <n_frp@@Base+0x2772c>
    6840:	blvc	ff844384 <n_frp@@Base+0xff829130>
    6844:	vst3.8	{d18-d20}, [pc], r1
    6848:	andcs	r6, r6, #128, 10	; 0x20000000
    684c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6850:			; <UNDEFINED> instruction: 0xf04fe0bb
    6854:			; <UNDEFINED> instruction: 0xf6cf0b00
    6858:	strcs	r7, [r1], #-3040	; 0xfffff420
    685c:	strvs	pc, [r0, #1103]	; 0x44f
    6860:			; <UNDEFINED> instruction: 0xf04f2204
    6864:	rsbs	r0, r3, r0, lsl #18
    6868:	bleq	429ac <n_frp@@Base+0x27758>
    686c:	blvc	ff8443b0 <n_frp@@Base+0xff82915c>
    6870:	vst3.8	{d18-d20}, [pc], r1
    6874:	andcs	r6, r3, #128, 10	; 0x20000000
    6878:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    687c:			; <UNDEFINED> instruction: 0xf04fe091
    6880:			; <UNDEFINED> instruction: 0xf6cf0b00
    6884:	strcs	r7, [r1], #-3040	; 0xfffff420
    6888:	strvs	pc, [r0, #1103]	; 0x44f
    688c:	vorr.i32	q10, #917504	; 0x000e0000
    6890:	strtmi	r8, [r9], -r3, lsr #1
    6894:	andmi	pc, r0, pc, rrx
    6898:			; <UNDEFINED> instruction: 0xff06f000
    689c:	sfmle	f4, 4, [r8], #536	; 0x218
    68a0:			; <UNDEFINED> instruction: 0xf606fb05
    68a4:	vorr.i32	q10, #917504	; 0x000e0000
    68a8:	adcsmi	r8, r0, #151	; 0x97
    68ac:	svcge	0x000cf6bf
    68b0:	strcs	lr, [r1], #-1951	; 0xfffff861
    68b4:	movweq	lr, #19210	; 0x4b0a
    68b8:	andcc	pc, r0, r8, asr #17
    68bc:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    68c0:			; <UNDEFINED> instruction: 0xf43f2b00
    68c4:	smlsdx	sl, r0, lr, sl
    68c8:			; <UNDEFINED> instruction: 0x46284659
    68cc:	ldc	7, cr15, [r6, #-1000]	; 0xfffffc18
    68d0:			; <UNDEFINED> instruction: 0xf47f2800
    68d4:	blls	322f8 <n_frp@@Base+0x170a4>
    68d8:	streq	pc, [r2, -r7, asr #32]
    68dc:			; <UNDEFINED> instruction: 0xe664601e
    68e0:			; <UNDEFINED> instruction: 0xf06f4629
    68e4:	andls	r4, r1, #0
    68e8:	cdp2	0, 13, cr15, cr14, cr0, {0}
    68ec:	adcsmi	r9, r0, #4096	; 0x1000
    68f0:	rschi	pc, r6, r0, asr #5
    68f4:			; <UNDEFINED> instruction: 0xf606fb05
    68f8:	rsbsle	r3, r1, r1, lsl #20
    68fc:	cfstr64le	mvdx4, [pc, #716]!	; 6bd0 <__assert_fail@plt+0x57b4>
    6900:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6904:	strmi	pc, [r0], -pc, asr #32
    6908:			; <UNDEFINED> instruction: 0x4629e7f6
    690c:	andmi	pc, r0, pc, rrx
    6910:			; <UNDEFINED> instruction: 0xf0009201
    6914:	bls	86440 <n_frp@@Base+0x6b1ec>
    6918:	vrshr.s64	d20, d16, #64
    691c:	blx	166c56 <n_frp@@Base+0x14ba02>
    6920:	bcc	84140 <n_frp@@Base+0x68eec>
    6924:	ldrbmi	sp, [lr, #-92]	; 0xffffffa4
    6928:			; <UNDEFINED> instruction: 0xf04fdaef
    692c:			; <UNDEFINED> instruction: 0xf04f0901
    6930:	ldrb	r4, [r6, r0, lsl #12]!
    6934:			; <UNDEFINED> instruction: 0xf06f4629
    6938:	andls	r4, r1, #0
    693c:	cdp2	0, 11, cr15, cr4, cr0, {0}
    6940:	adcsmi	r9, r0, #4096	; 0x1000
    6944:	adcshi	pc, r2, r0, asr #5
    6948:			; <UNDEFINED> instruction: 0xf606fb05
    694c:	suble	r3, r7, r1, lsl #20
    6950:	ble	ffbd7ed0 <n_frp@@Base+0xffbbcc7c>
    6954:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6958:	strmi	pc, [r0], -pc, asr #32
    695c:			; <UNDEFINED> instruction: 0x4629e7f6
    6960:	andmi	pc, r0, pc, rrx
    6964:			; <UNDEFINED> instruction: 0xf0009201
    6968:	bls	863ec <n_frp@@Base+0x6b198>
    696c:	vrshr.s64	d20, d16, #64
    6970:	blx	166bda <n_frp@@Base+0x14b986>
    6974:	bcc	84194 <n_frp@@Base+0x68f40>
    6978:	ldrbmi	sp, [lr, #-50]	; 0xffffffce
    697c:			; <UNDEFINED> instruction: 0xf04fdaef
    6980:			; <UNDEFINED> instruction: 0xf04f0901
    6984:	ldrb	r4, [r6, r0, lsl #12]!
    6988:			; <UNDEFINED> instruction: 0xf06f4629
    698c:	andls	r4, r1, #0
    6990:	cdp2	0, 8, cr15, cr10, cr0, {0}
    6994:	adcsmi	r9, r0, #4096	; 0x1000
    6998:	blx	17d79a <n_frp@@Base+0x162546>
    699c:	bcc	841bc <n_frp@@Base+0x68f68>
    69a0:	ldrmi	sp, [r3, #30]!
    69a4:			; <UNDEFINED> instruction: 0xf04fddf0
    69a8:			; <UNDEFINED> instruction: 0xf04f0901
    69ac:	ldrb	r4, [r6, r0, lsl #12]!
    69b0:			; <UNDEFINED> instruction: 0xf06f4629
    69b4:	andls	r4, r1, #0
    69b8:	cdp2	0, 7, cr15, cr6, cr0, {0}
    69bc:	adcsmi	r9, r0, #4096	; 0x1000
    69c0:	blx	17d75e <n_frp@@Base+0x16250a>
    69c4:	bcc	841e4 <n_frp@@Base+0x68f90>
    69c8:	ldrmi	sp, [r3, #10]!
    69cc:			; <UNDEFINED> instruction: 0xf04fddf0
    69d0:			; <UNDEFINED> instruction: 0xf04f0901
    69d4:	ldrb	r4, [r6, r0, lsl #12]!
    69d8:			; <UNDEFINED> instruction: 0xf04f2701
    69dc:	ldrbt	r4, [r5], -r0, lsl #12
    69e0:	movweq	lr, #19210	; 0x4b0a
    69e4:	andcc	pc, r0, r8, asr #17
    69e8:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    69ec:	streq	lr, [r9, -r7, asr #20]
    69f0:			; <UNDEFINED> instruction: 0xf43f2b00
    69f4:			; <UNDEFINED> instruction: 0xe672add8
    69f8:			; <UNDEFINED> instruction: 0xf04f4629
    69fc:			; <UNDEFINED> instruction: 0xf0004000
    6a00:	pkhtbmi	pc, r3, r3, asr #28	; <UNPREDICTABLE>
    6a04:			; <UNDEFINED> instruction: 0x4629e737
    6a08:	andmi	pc, r0, pc, asr #32
    6a0c:	cdp2	0, 4, cr15, cr12, cr0, {0}
    6a10:	strtmi	lr, [r9], -pc, asr #12
    6a14:	andmi	pc, r0, pc, asr #32
    6a18:	cdp2	0, 4, cr15, cr6, cr0, {0}
    6a1c:	ldr	r4, [r5, -r3, lsl #13]!
    6a20:			; <UNDEFINED> instruction: 0xf04f4629
    6a24:			; <UNDEFINED> instruction: 0xf0004000
    6a28:			; <UNDEFINED> instruction: 0x4683fe3f
    6a2c:			; <UNDEFINED> instruction: 0xf1b6e718
    6a30:	blle	ff45a738 <n_frp@@Base+0xff43f4e4>
    6a34:	svcmi	0x0080f1b6
    6a38:	ldrhteq	fp, [r6], #-248	; 0xffffff08
    6a3c:	mcrge	6, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    6a40:			; <UNDEFINED> instruction: 0xf516e6d7
    6a44:	blle	ff1ce64c <n_frp@@Base+0xff1b33f8>
    6a48:	svcne	0x0000f5b6
    6a4c:	adcseq	fp, r6, #184, 30	; 0x2e0
    6a50:	mrcge	6, 1, APSR_nzcv, cr12, cr15, {7}
    6a54:	strtmi	lr, [r9], -sp, asr #13
    6a58:	andmi	pc, r0, pc, asr #32
    6a5c:	cdp2	0, 2, cr15, cr4, cr0, {0}
    6a60:	ldrb	r4, [ip], r3, lsl #13
    6a64:			; <UNDEFINED> instruction: 0xf04f4629
    6a68:			; <UNDEFINED> instruction: 0xf0004000
    6a6c:	pkhbtmi	pc, r3, sp, lsl #28	; <UNPREDICTABLE>
    6a70:	strtmi	lr, [r9], -sl, asr #13
    6a74:	andmi	pc, r0, pc, asr #32
    6a78:	cdp2	0, 1, cr15, cr6, cr0, {0}
    6a7c:	strbt	r4, [r4], r3, lsl #13
    6a80:			; <UNDEFINED> instruction: 0xf04f4629
    6a84:			; <UNDEFINED> instruction: 0xf0004000
    6a88:	strmi	pc, [r3], pc, lsl #28
    6a8c:			; <UNDEFINED> instruction: 0xf04fe6d2
    6a90:			; <UNDEFINED> instruction: 0xf06f0901
    6a94:	ldr	r4, [r6, r0, lsl #12]
    6a98:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6a9c:	strmi	pc, [r0], -pc, rrx
    6aa0:			; <UNDEFINED> instruction: 0xf04fe77d
    6aa4:			; <UNDEFINED> instruction: 0xf06f0901
    6aa8:	strb	r4, [r4, -r0, lsl #12]!
    6aac:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ab0:	strmi	pc, [r0], -pc, rrx
    6ab4:			; <UNDEFINED> instruction: 0xf04fe74a
    6ab8:			; <UNDEFINED> instruction: 0xf06f0901
    6abc:	ldr	r4, [r0, -r0, lsl #12]!
    6ac0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ac4:	strmi	pc, [r0], -pc, rrx
    6ac8:	strcs	lr, [r2], #-1814	; 0xfffff8ea
    6acc:	ldrbvc	pc, [sl, #-1103]!	; 0xfffffbb1	; <UNPREDICTABLE>
    6ad0:			; <UNDEFINED> instruction: 0xf89ae5a9
    6ad4:	vst4.8	{d19-d22}, [pc], r2
    6ad8:	blcs	10a00e0 <n_frp@@Base+0x1084e8c>
    6adc:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    6ae0:	str	r2, [r0, #1027]!	; 0x403
    6ae4:	bl	fe344ad4 <n_frp@@Base+0xfe329880>
    6ae8:	rsbcs	r4, r0, #7168	; 0x1c00
    6aec:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    6af0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6af4:			; <UNDEFINED> instruction: 0xf7fa4478
    6af8:	svclt	0x0000ec92
    6afc:	andeq	r4, r1, ip, asr #18
    6b00:	andeq	r0, r0, r0, lsl r1
    6b04:	andeq	r4, r1, sl, ror #17
    6b08:	andeq	r3, r0, r0, ror #10
    6b0c:	andeq	r3, r0, r6, lsr #10
    6b10:	andeq	r3, r0, r4, lsr r5
    6b14:	svcmi	0x00f0e92d
    6b18:			; <UNDEFINED> instruction: 0xf8df4691
    6b1c:			; <UNDEFINED> instruction: 0x469b26f0
    6b20:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    6b24:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    6b28:	svceq	0x0024f1b9
    6b2c:	ldmpl	r3, {r1, r4, r8, r9, sl, fp, ip, pc}^
    6b30:	movwls	r6, #30747	; 0x781b
    6b34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b38:	cmphi	sp, #0, 4	; <UNPREDICTABLE>
    6b3c:	strmi	r4, [ip], -r6, lsl #12
    6b40:	suble	r2, r2, r0, lsl #18
    6b44:	bl	ff844b34 <n_frp@@Base+0xff8298e0>
    6b48:	andvs	r2, r3, r0, lsl #6
    6b4c:			; <UNDEFINED> instruction: 0xf7fa4680
    6b50:	ldmdavc	r3!, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    6b54:	stmdavs	r0, {r0, r4, r5, r9, sl, lr}
    6b58:			; <UNDEFINED> instruction: 0xf811e001
    6b5c:			; <UNDEFINED> instruction: 0xf8303f01
    6b60:			; <UNDEFINED> instruction: 0xf4155013
    6b64:	mvnsle	r5, r0, lsl #10
    6b68:	eorle	r2, ip, sp, lsr #22
    6b6c:	strtmi	r4, [fp], -sl, asr #12
    6b70:	ldrtmi	r4, [r0], -r1, lsr #12
    6b74:	bl	b44b64 <n_frp@@Base+0xb29910>
    6b78:	adcsmi	r6, r3, #2293760	; 0x230000
    6b7c:	strmi	r9, [r1], r3, lsl #6
    6b80:	andsle	r4, sp, sl, lsl #13
    6b84:	ldrdpl	pc, [r0], -r8
    6b88:			; <UNDEFINED> instruction: 0xb127b9b5
    6b8c:	ldmdavc	lr, {r0, r1, r8, r9, fp, ip, pc}
    6b90:			; <UNDEFINED> instruction: 0xf0402e00
    6b94:	stmib	fp, {r0, r1, r3, r6, r7, pc}^
    6b98:			; <UNDEFINED> instruction: 0xf8df9a00
    6b9c:			; <UNDEFINED> instruction: 0xf8df2678
    6ba0:	ldrbtmi	r3, [sl], #-1648	; 0xfffff990
    6ba4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ba8:	subsmi	r9, sl, r7, lsl #22
    6bac:	msrhi	CPSR_fs, #64	; 0x40
    6bb0:	andlt	r4, r9, r8, lsr #12
    6bb4:	svchi	0x00f0e8bd
    6bb8:	tstle	r4, r2, lsr #26
    6bbc:	strb	r2, [r4, r1, lsl #10]!
    6bc0:	ldmdavc	r6!, {r0, r1, r2, r3, r8, ip, sp, pc}
    6bc4:	strcs	fp, [r4, #-2334]	; 0xfffff6e2
    6bc8:	stcge	7, cr14, [r6], {231}	; 0xe7
    6bcc:			; <UNDEFINED> instruction: 0x4631e7ba
    6bd0:			; <UNDEFINED> instruction: 0xf7fa4638
    6bd4:			; <UNDEFINED> instruction: 0xf04feb94
    6bd8:			; <UNDEFINED> instruction: 0xf04f0901
    6bdc:	stmdacs	r0, {r9, fp}
    6be0:			; <UNDEFINED> instruction: 0xf1a6d0f1
    6be4:			; <UNDEFINED> instruction: 0xf1b80845
    6be8:	ldmdale	r9, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
    6bec:			; <UNDEFINED> instruction: 0xf008e8df
    6bf0:	ldmdane	r8, {r3, r4, r6, fp, ip}^
    6bf4:	ldmdane	r8, {r3, r4, fp, ip}^
    6bf8:	ldmdapl	r8, {r3, r4, r6, fp, ip}
    6bfc:	ldmdapl	r8, {r3, r4, fp, ip}
    6c00:	ldmdane	r8, {r3, r4, fp, ip}
    6c04:	ldmdane	r8, {r3, r4, r6, fp, ip, lr}
    6c08:	ldmdane	r8, {r3, r4, fp, ip}
    6c0c:	ldmdane	r8, {r3, r4, fp, ip}
    6c10:	ldmdane	r8, {r3, r4, fp, ip}^
    6c14:	ldmdane	r8, {r3, r4, fp, ip}^
    6c18:	ldmdane	r8, {r3, r4, r6, fp, ip}
    6c1c:	ldmdapl	r8, {r3, r4, fp, ip}
    6c20:	stceq	0, cr15, [r1], {79}	; 0x4f
    6c24:	addvs	pc, r0, #1325400064	; 0x4f000000
    6c28:	cdpcs	14, 3, cr3, cr5, cr2, {2}
    6c2c:	addhi	pc, r5, r0, lsl #4
    6c30:			; <UNDEFINED> instruction: 0xf016e8df
    6c34:	addeq	r0, r3, pc, asr #4
    6c38:	subseq	r0, ip, #131	; 0x83
    6c3c:	subeq	r0, sl, #131	; 0x83
    6c40:	addeq	r0, r3, r3, lsl #1
    6c44:	subeq	r0, r5, #131	; 0x83
    6c48:	subeq	r0, r0, #131	; 0x83
    6c4c:	addeq	r0, r3, r3, lsl #1
    6c50:	addeq	r0, r3, r2, ror #4
    6c54:	addeq	r0, r3, r3, lsl #1
    6c58:	addeq	r0, r3, lr, lsr r2
    6c5c:	addeq	r0, r3, r3, lsl #1
    6c60:	rsbeq	r0, r0, #131	; 0x83
    6c64:	addeq	r0, r3, lr, asr r2
    6c68:	addeq	r0, r3, r3, lsl #1
    6c6c:	addeq	r0, r3, r3, lsl #1
    6c70:	addeq	r0, r3, r3, lsl #1
    6c74:	tsteq	r3, sl, lsl #1
    6c78:	addeq	r0, r3, r3, lsl #1
    6c7c:	subeq	r0, sl, #131	; 0x83
    6c80:	addeq	r0, r3, r3, lsl #1
    6c84:	subeq	r0, r5, #131	; 0x83
    6c88:	subeq	r0, r0, #131	; 0x83
    6c8c:	addeq	r0, r3, r3, lsl #1
    6c90:	addeq	r0, r3, r3, lsl #1
    6c94:	addeq	r0, r3, r3, lsl #1
    6c98:	addeq	r0, r3, lr, lsr r2
    6c9c:	andseq	r0, pc, #131	; 0x83
    6ca0:	teqcs	r0, r8, lsr r6
    6ca4:	bl	ac4c94 <n_frp@@Base+0xaa9a40>
    6ca8:	adcsle	r2, r9, r0, lsl #16
    6cac:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}^
    6cb0:			; <UNDEFINED> instruction: 0xf0002b44
    6cb4:	blcs	1a675d0 <n_frp@@Base+0x1a4c37c>
    6cb8:	mvnhi	pc, r0
    6cbc:			; <UNDEFINED> instruction: 0xf0002b42
    6cc0:			; <UNDEFINED> instruction: 0xf1b8823f
    6cc4:	ldmdale	r8!, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
    6cc8:			; <UNDEFINED> instruction: 0xf018e8df
    6ccc:	eorseq	r0, r7, r9, lsl r1
    6cd0:	ldrsbteq	r0, [r7], -r3
    6cd4:	eorseq	r0, r7, r7, lsr r0
    6cd8:	eorseq	r0, r7, sp, lsr #1
    6cdc:	eorseq	r0, r7, ip, ror r0
    6ce0:	rsbeq	r0, r4, r7, lsr r0
    6ce4:	eorseq	r0, r7, r7, lsr r0
    6ce8:	rsbseq	r0, r0, r7, lsr r0
    6cec:	eorseq	r0, r7, r7, lsr r0
    6cf0:	eorseq	r0, r7, r7, lsr r0
    6cf4:	subeq	r0, ip, r8, asr r0
    6cf8:	eorseq	r0, r7, r7, lsr r0
    6cfc:	eorseq	r0, r7, r7, lsr r0
    6d00:	eorseq	r0, r7, r7, lsr r0
    6d04:	eorseq	r0, ip, r7, lsr r0
    6d08:	eorseq	r0, r7, r5, lsr #2
    6d0c:	eorseq	r0, r7, r7, lsr r0
    6d10:	ldrsbteq	r0, [r7], -r3
    6d14:	eorseq	r0, r7, r7, lsr r0
    6d18:	eorseq	r0, r7, sp, lsr #1
    6d1c:	eorseq	r0, r7, ip, ror r0
    6d20:	eorseq	r0, r7, r7, lsr r0
    6d24:	eorseq	r0, r7, r7, lsr r0
    6d28:	rsbseq	r0, r0, r7, lsr r0
    6d2c:			; <UNDEFINED> instruction: 0x46384631
    6d30:	b	ff944d20 <n_frp@@Base+0xff929acc>
    6d34:			; <UNDEFINED> instruction: 0xf47f2800
    6d38:			; <UNDEFINED> instruction: 0xf045af54
    6d3c:	stmib	fp, {r1, r8, sl}^
    6d40:	str	r9, [sl, -r0, lsl #20]!
    6d44:	stceq	0, cr15, [r1], {79}	; 0x4f
    6d48:	bicspl	lr, sl, #323584	; 0x4f000
    6d4c:			; <UNDEFINED> instruction: 0xf0402b00
    6d50:	b	13e73bc <n_frp@@Base+0x13cc168>
    6d54:	b	13cfa84 <n_frp@@Base+0x13b4830>
    6d58:	b	10cf684 <n_frp@@Base+0x10b4430>
    6d5c:			; <UNDEFINED> instruction: 0x469153d9
    6d60:			; <UNDEFINED> instruction: 0xe07a469a
    6d64:	addvs	pc, r0, #1325400064	; 0x4f000000
    6d68:			; <UNDEFINED> instruction: 0xf04f2300
    6d6c:			; <UNDEFINED> instruction: 0xf04f0c01
    6d70:			; <UNDEFINED> instruction: 0xf04f0e07
    6d74:	strls	r0, [r0, #-2048]	; 0xfffff800
    6d78:	tst	lr, r4, lsl #8
    6d7c:	addvs	pc, r0, #1325400064	; 0x4f000000
    6d80:			; <UNDEFINED> instruction: 0xf04f2300
    6d84:			; <UNDEFINED> instruction: 0xf04f0c01
    6d88:			; <UNDEFINED> instruction: 0xf04f0e08
    6d8c:	strls	r0, [r0, #-2048]	; 0xfffff800
    6d90:			; <UNDEFINED> instruction: 0xe1249404
    6d94:	addvs	pc, r0, #1325400064	; 0x4f000000
    6d98:			; <UNDEFINED> instruction: 0xf04f2300
    6d9c:			; <UNDEFINED> instruction: 0xf04f0c01
    6da0:			; <UNDEFINED> instruction: 0xf04f0e05
    6da4:	strls	r0, [r0, #-2048]	; 0xfffff800
    6da8:	cmp	ip, r4, lsl #8
    6dac:	addvs	pc, r0, #1325400064	; 0x4f000000
    6db0:			; <UNDEFINED> instruction: 0xf04f2300
    6db4:			; <UNDEFINED> instruction: 0xf04f0c01
    6db8:			; <UNDEFINED> instruction: 0xf04f0e04
    6dbc:	strls	r0, [r0, #-2048]	; 0xfffff800
    6dc0:			; <UNDEFINED> instruction: 0xe12e9404
    6dc4:	stceq	0, cr15, [r1], {79}	; 0x4f
    6dc8:	addvs	pc, r0, #1325400064	; 0x4f000000
    6dcc:	stmib	sp, {r8, r9, sp}^
    6dd0:	strcs	r2, [r0], -r0, lsl #6
    6dd4:			; <UNDEFINED> instruction: 0xf1ba2700
    6dd8:			; <UNDEFINED> instruction: 0xf0400f00
    6ddc:	b	15a7420 <n_frp@@Base+0x158c1cc>
    6de0:			; <UNDEFINED> instruction: 0xf0400307
    6de4:	ldmib	sp, {r0, r1, r2, r3, r6, r8, pc}^
    6de8:	stmib	sp, {r9, ip}^
    6dec:	blx	260a06 <n_frp@@Base+0x2457b2>
    6df0:	blx	fea86602 <n_frp@@Base+0xfea6b3ae>
    6df4:	blx	60a02 <n_frp@@Base+0x457ae>
    6df8:	ldrtmi	lr, [lr], #3594	; 0xe0a
    6dfc:			; <UNDEFINED> instruction: 0xf1be4677
    6e00:			; <UNDEFINED> instruction: 0xf0400f00
    6e04:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, r8, pc}^
    6e08:	tstmi	r3, #4, 6	; 0x10000000
    6e0c:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    6e10:	ldrdeq	lr, [r0, -sp]
    6e14:	blx	19864a <n_frp@@Base+0x17d3f6>
    6e18:	blx	fe9c3a2e <n_frp@@Base+0xfe9a87da>
    6e1c:	blx	2d626 <n_frp@@Base+0x123d2>
    6e20:	ldrmi	r3, [sl], #775	; 0x307
    6e24:			; <UNDEFINED> instruction: 0xf04fe019
    6e28:			; <UNDEFINED> instruction: 0xf44f0c01
    6e2c:	movwcs	r6, #640	; 0x280
    6e30:	movwcs	lr, #2509	; 0x9cd
    6e34:	strcs	r2, [r0, -r0, lsl #12]
    6e38:	svceq	0x0000f1ba
    6e3c:	orrhi	pc, r5, r0, asr #32
    6e40:	movweq	lr, #31318	; 0x7a56
    6e44:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    6e48:	ldrdeq	lr, [r0, -sp]
    6e4c:	vqrdmulh.s<illegal width 8>	d15, d1, d9
    6e50:	movwcc	pc, #43776	; 0xab00	; <UNPREDICTABLE>
    6e54:	bls	45d00 <n_frp@@Base+0x2aaac>
    6e58:	bls	d80c8 <n_frp@@Base+0xbce74>
    6e5c:	strbtmi	r4, [r3], #-1555	; 0xfffff9ed
    6e60:			; <UNDEFINED> instruction: 0xf8126023
    6e64:	blcs	12e9c <version_etc_copyright@@Base+0x8ec4>
    6e68:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    6e6c:	streq	pc, [r2, #-69]	; 0xffffffbb
    6e70:			; <UNDEFINED> instruction: 0xf04fe691
    6e74:			; <UNDEFINED> instruction: 0xf44f0c01
    6e78:	movwcs	r6, #640	; 0x280
    6e7c:	movwcs	lr, #2509	; 0x9cd
    6e80:	strcs	r2, [r0, -r0, lsl #12]
    6e84:	svceq	0x0000f1ba
    6e88:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    6e8c:	movweq	lr, #31318	; 0x7a56
    6e90:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
    6e94:	andne	lr, r0, #3620864	; 0x374000
    6e98:	strvs	lr, [r4, -sp, asr #19]
    6e9c:	vseleq.f64	d15, d2, d9
    6ea0:	strvs	pc, [r1, -r9, lsr #23]
    6ea4:	vmla.f64	d15, d10, d1
    6ea8:			; <UNDEFINED> instruction: 0x467744be
    6eac:	svceq	0x0000f1be
    6eb0:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    6eb4:	movwcs	lr, #18909	; 0x49dd
    6eb8:	tsteq	r3, r2, asr sl
    6ebc:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    6ec0:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    6ec4:	vseleq.f64	d15, d9, d6
    6ec8:	vmla.f64	d15, d7, d8
    6ecc:	strvs	pc, [r8, -r6, lsr #23]
    6ed0:			; <UNDEFINED> instruction: 0x467744be
    6ed4:	svceq	0x0000f1be
    6ed8:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    6edc:	movwcs	lr, #18909	; 0x49dd
    6ee0:			; <UNDEFINED> instruction: 0xf0404313
    6ee4:	ldmib	sp, {r1, r7, r8, pc}^
    6ee8:	movwcs	r8, #2304	; 0x900
    6eec:			; <UNDEFINED> instruction: 0xf109fb06
    6ef0:	tstne	r7, r8, lsl #22	; <UNPREDICTABLE>
    6ef4:	bls	245d94 <n_frp@@Base+0x22ab40>
    6ef8:	tstmi	sp, #-1979711488	; 0x8a000000
    6efc:	vst1.32	{d30}, [pc :128]!
    6f00:	movwcs	r6, #640	; 0x280
    6f04:	stceq	0, cr15, [r1], {79}	; 0x4f
    6f08:	cdpeq	0, 0, cr15, cr6, cr15, {2}
    6f0c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6f10:	strls	r9, [r4], #-1280	; 0xfffffb00
    6f14:			; <UNDEFINED> instruction: 0xf04fe01f
    6f18:	ldr	r0, [lr, r1, lsl #24]
    6f1c:	strvs	pc, [r2, -r9, lsr #23]
    6f20:	ldrtmi	r2, [ip], -r0, lsl #10
    6f24:	strmi	pc, [r2, #-3050]	; 0xfffff416
    6f28:	andcs	fp, r1, sp, lsl #2
    6f2c:	movwmi	r2, #4352	; 0x1100
    6f30:	blx	276b66 <n_frp@@Base+0x25b912>
    6f34:			; <UNDEFINED> instruction: 0xf04ff103
    6f38:	blx	9573e <n_frp@@Base+0x7a4ea>
    6f3c:			; <UNDEFINED> instruction: 0xf04f110a
    6f40:	svclt	0x000a3aff
    6f44:	bls	c5df0 <n_frp@@Base+0xaab9c>
    6f48:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6f4c:			; <UNDEFINED> instruction: 0xf1be448a
    6f50:			; <UNDEFINED> instruction: 0xf0000e01
    6f54:	mulcs	r0, sp, r0
    6f58:			; <UNDEFINED> instruction: 0xf1ba2100
    6f5c:	rscle	r0, r6, r0, lsl #30
    6f60:	blx	fea80eda <n_frp@@Base+0xfea65c86>
    6f64:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    6f68:	blx	ffa98862 <n_frp@@Base+0xffa7d60e>
    6f6c:	tstlt	sp, r2, lsl #10
    6f70:	tstcs	r0, r1
    6f74:	svclt	0x000b4301
    6f78:			; <UNDEFINED> instruction: 0xf103fb09
    6f7c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6f80:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    6f84:	bcc	30c8 <__assert_fail@plt+0x1cac>
    6f88:	blx	fea76bba <n_frp@@Base+0xfea5b966>
    6f8c:			; <UNDEFINED> instruction: 0xf04f9a02
    6f90:	strmi	r0, [sl], #2049	; 0x801
    6f94:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    6f98:	andcs	sp, r0, sl, ror r0
    6f9c:			; <UNDEFINED> instruction: 0xf1ba2100
    6fa0:	rscle	r0, r7, r0, lsl #30
    6fa4:	blx	fea80f22 <n_frp@@Base+0xfea65cce>
    6fa8:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    6fac:	blx	ffa988a6 <n_frp@@Base+0xffa7d652>
    6fb0:	tstlt	sp, r2, lsl #10
    6fb4:	tstcs	r0, r1
    6fb8:	svclt	0x000b4301
    6fbc:			; <UNDEFINED> instruction: 0xf103fb09
    6fc0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6fc4:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    6fc8:	bcc	310c <__assert_fail@plt+0x1cf0>
    6fcc:	blx	fea76bfe <n_frp@@Base+0xfea5b9aa>
    6fd0:			; <UNDEFINED> instruction: 0xf04f9a02
    6fd4:	strmi	r0, [sl], #2049	; 0x801
    6fd8:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    6fdc:	andcs	sp, r0, r8, asr r0
    6fe0:			; <UNDEFINED> instruction: 0xf1ba2100
    6fe4:	rscle	r0, r7, r0, lsl #30
    6fe8:	blx	fea80f66 <n_frp@@Base+0xfea65d12>
    6fec:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    6ff0:	blx	ffa988ea <n_frp@@Base+0xffa7d696>
    6ff4:	tstlt	sp, r2, lsl #10
    6ff8:	tstcs	r0, r1
    6ffc:	svclt	0x000b4301
    7000:			; <UNDEFINED> instruction: 0xf103fb09
    7004:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7008:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    700c:	bcc	3150 <__assert_fail@plt+0x1d34>
    7010:	blx	fea76c42 <n_frp@@Base+0xfea5b9ee>
    7014:			; <UNDEFINED> instruction: 0xf04f9a02
    7018:	strmi	r0, [sl], #2049	; 0x801
    701c:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    7020:	andcs	sp, r0, r6, lsr r0
    7024:			; <UNDEFINED> instruction: 0xf1ba2100
    7028:	rscle	r0, r7, r0, lsl #30
    702c:	blx	fea80faa <n_frp@@Base+0xfea65d56>
    7030:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    7034:	blx	ffa9892e <n_frp@@Base+0xffa7d6da>
    7038:	tstlt	sp, r2, lsl #10
    703c:	tstcs	r0, r1
    7040:	svclt	0x000b4301
    7044:			; <UNDEFINED> instruction: 0xf103fb09
    7048:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    704c:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    7050:	bcc	3194 <__assert_fail@plt+0x1d78>
    7054:	blx	fea76c86 <n_frp@@Base+0xfea5ba32>
    7058:			; <UNDEFINED> instruction: 0xf04f9a02
    705c:	strmi	r0, [sl], #2049	; 0x801
    7060:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    7064:	andcs	sp, r0, r4, lsl r0
    7068:			; <UNDEFINED> instruction: 0xf1ba2100
    706c:	rscle	r0, r7, r0, lsl #30
    7070:	b	1400fec <n_frp@@Base+0x13e5d98>
    7074:	bl	663fe4 <n_frp@@Base+0x648d90>
    7078:	bl	12894a4 <n_frp@@Base+0x126e250>
    707c:	blcs	98ac <_IO_stdin_used@@Base+0x1b00>
    7080:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    7084:			; <UNDEFINED> instruction: 0xf04f2501
    7088:			; <UNDEFINED> instruction: 0xf04f39ff
    708c:			; <UNDEFINED> instruction: 0xe6e43aff
    7090:	stcls	13, cr9, [r4], {-0}
    7094:	streq	lr, [r8, #-2629]	; 0xfffff5bb
    7098:	blls	100c1c <n_frp@@Base+0xe59c8>
    709c:	addvs	pc, r0, #1325400064	; 0x4f000000
    70a0:	blcs	10a5314 <n_frp@@Base+0x108a0c0>
    70a4:			; <UNDEFINED> instruction: 0xf04fbf14
    70a8:			; <UNDEFINED> instruction: 0xf04f0c01
    70ac:	ldr	r0, [fp, #3075]!	; 0xc03
    70b0:	pkhtb	r1, r0, r3, asr #15
    70b4:			; <UNDEFINED> instruction: 0x461017d1
    70b8:	smlabteq	r0, sp, r9, lr
    70bc:	ldrbne	lr, [r1, r9, lsl #13]
    70c0:	stmib	sp, {r4, r9, sl, lr}^
    70c4:	ldrt	r0, [r5], r0, lsl #2
    70c8:			; <UNDEFINED> instruction: 0x461017d1
    70cc:	smlabteq	r0, sp, r9, lr
    70d0:	b	1400c30 <n_frp@@Base+0x13e59dc>
    70d4:	blcs	1bf44 <n_frp@@Base+0xcf0>
    70d8:	b	13fb600 <n_frp@@Base+0x13e03ac>
    70dc:	b	13cff0c <n_frp@@Base+0x13b4cb8>
    70e0:	b	10cfb0c <n_frp@@Base+0x10b48b8>
    70e4:			; <UNDEFINED> instruction: 0x46915399
    70e8:	ssat	r4, #23, sl, lsl #13
    70ec:			; <UNDEFINED> instruction: 0xe70b17d3
    70f0:			; <UNDEFINED> instruction: 0xe63c17d3
    70f4:			; <UNDEFINED> instruction: 0xe64617d3
    70f8:			; <UNDEFINED> instruction: 0xe65017d3
    70fc:	blx	fea6dd06 <n_frp@@Base+0xfea52ab2>
    7100:	movwcs	r0, #259	; 0x103
    7104:	blls	2bd20 <n_frp@@Base+0x10acc>
    7108:	ldmib	sp, {r2, r8, ip, pc}^
    710c:	blx	ffa87526 <n_frp@@Base+0xffa6c2d2>
    7110:	stmdbcs	r0, {r0, r1, r8}
    7114:	mcrge	4, 3, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    7118:	strcs	r2, [r0, -r1, lsl #12]
    711c:	blls	40aa0 <n_frp@@Base+0x2584c>
    7120:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
    7124:	movwls	r2, #21248	; 0x5300
    7128:	tstls	r4, r0, lsl #22
    712c:	ldrdeq	lr, [r4, -sp]
    7130:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
    7134:			; <UNDEFINED> instruction: 0xf43f2900
    7138:	strcs	sl, [r1], -r9, lsr #29
    713c:	strt	r2, [r5], r0, lsl #14
    7140:	stceq	0, cr15, [r2], {79}	; 0x4f
    7144:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    7148:	blls	40708 <n_frp@@Base+0x254b4>
    714c:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
    7150:	movwls	r2, #21248	; 0x5300
    7154:	tstls	r4, r0, lsl #22
    7158:	ldrdeq	lr, [r4, -sp]
    715c:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
    7160:			; <UNDEFINED> instruction: 0xf43f2900
    7164:	strcs	sl, [r1], -sp, ror #28
    7168:	strbt	r2, [r9], -r0, lsl #14
    716c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7170:	bcc	32b4 <__assert_fail@plt+0x1e98>
    7174:	ldrbt	r2, [r0], -r1, lsl #10
    7178:			; <UNDEFINED> instruction: 0xf04f2301
    717c:			; <UNDEFINED> instruction: 0xf04f39ff
    7180:			; <UNDEFINED> instruction: 0xe6ba3aff
    7184:			; <UNDEFINED> instruction: 0xf04f9b00
    7188:	blx	fe989592 <n_frp@@Base+0xfe96e33e>
    718c:	strmi	r0, [r8], -r3, lsl #2
    7190:	blx	ffb98abe <n_frp@@Base+0xffb7d86a>
    7194:	stmdbcs	r0, {r0, r1, r8}
    7198:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {1}
    719c:	movwcs	r2, #513	; 0x201
    71a0:	movwcs	lr, #18893	; 0x49cd
    71a4:	blls	40a68 <n_frp@@Base+0x25814>
    71a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    71ac:	smlatbeq	r3, r6, fp, pc	; <UNPREDICTABLE>
    71b0:	strbmi	r4, [r9], -r8, lsl #12
    71b4:	smlatteq	r3, lr, fp, pc	; <UNPREDICTABLE>
    71b8:			; <UNDEFINED> instruction: 0xf43f2900
    71bc:	andcs	sl, r1, #1968	; 0x7b0
    71c0:	stmib	sp, {r8, r9, sp}^
    71c4:	ldrbt	r2, [r5], -r4, lsl #6
    71c8:			; <UNDEFINED> instruction: 0xf04f9b00
    71cc:	blx	fe9895d6 <n_frp@@Base+0xfe96e382>
    71d0:	strmi	r0, [r8], -r3, lsl #2
    71d4:	blx	ffb98b02 <n_frp@@Base+0xffb7d8ae>
    71d8:	stmdbcs	r0, {r0, r1, r8}
    71dc:	mrcge	4, 3, APSR_nzcv, cr14, cr15, {1}
    71e0:	movwcs	r2, #513	; 0x201
    71e4:	movwcs	lr, #18893	; 0x49cd
    71e8:			; <UNDEFINED> instruction: 0xf04fe678
    71ec:			; <UNDEFINED> instruction: 0xf04f39ff
    71f0:	movwcs	r3, #6911	; 0x1aff
    71f4:	blmi	240c00 <n_frp@@Base+0x2259ac>
    71f8:	stmdbmi	r8, {r5, r6, r9, sp}
    71fc:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    7200:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7204:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7208:	svc	0x00faf7f9
    720c:	andeq	r4, r1, r6, ror r3
    7210:	andeq	r0, r0, r0, lsl r1
    7214:	strdeq	r4, [r1], -sl
    7218:	andeq	r2, r0, sl, asr lr
    721c:	andeq	r2, r0, r8, lsl lr
    7220:	andeq	r2, r0, r6, lsr #28
    7224:			; <UNDEFINED> instruction: 0x460fb5f0
    7228:			; <UNDEFINED> instruction: 0x46164916
    722c:	addlt	r4, r3, r6, lsl sl
    7230:			; <UNDEFINED> instruction: 0x466c4479
    7234:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    7238:			; <UNDEFINED> instruction: 0xf04f9201
    723c:	mrslt	r0, R8_usr
    7240:	ldrtmi	r4, [r2], -r4, lsl #12
    7244:			; <UNDEFINED> instruction: 0x46204639
    7248:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    724c:	svclt	0x00182e00
    7250:	svceq	0x0003f110
    7254:	stmdale	sl, {r0, r2, r9, sl, lr}
    7258:	blmi	2d9a90 <n_frp@@Base+0x2be83c>
    725c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7260:	blls	612d0 <n_frp@@Base+0x4607c>
    7264:	qaddle	r4, sl, fp
    7268:	andlt	r4, r3, r8, lsr #12
    726c:	strdcs	fp, [r0], -r0
    7270:			; <UNDEFINED> instruction: 0xf830f000
    7274:	mvnle	r2, r0, lsl #16
    7278:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    727c:	strb	r6, [fp, r3, lsr #32]!
    7280:	svc	0x00bef7f9
    7284:	andeq	r3, r1, ip, ror #24
    7288:	andeq	r0, r0, r0, lsl r1
    728c:	andeq	r3, r1, r0, asr #24
    7290:			; <UNDEFINED> instruction: 0x4604b570
    7294:	svc	0x00e4f7f9
    7298:			; <UNDEFINED> instruction: 0xf0056825
    729c:	strmi	r0, [r6], -r0, lsr #10
    72a0:			; <UNDEFINED> instruction: 0xf0004620
    72a4:	strmi	pc, [r4], -r1, asr #16
    72a8:	teqlt	r8, r5, asr r9
    72ac:			; <UNDEFINED> instruction: 0xf7fab97e
    72b0:	stmdavs	r4, {r2, r3, r5, fp, sp, lr, pc}
    72b4:	svclt	0x00183c09
    72b8:	ldrbtcc	pc, [pc], #79	; 72c0 <__assert_fail@plt+0x5ea4>	; <UNPREDICTABLE>
    72bc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    72c0:			; <UNDEFINED> instruction: 0xf7fab928
    72c4:	andvs	lr, r4, r2, lsr #16
    72c8:	ldrbtcc	pc, [pc], #79	; 72d0 <__assert_fail@plt+0x5eb4>	; <UNPREDICTABLE>
    72cc:			; <UNDEFINED> instruction: 0xf04fe7f6
    72d0:	udf	#13135	; 0x334f
    72d4:	tstcs	r0, r8, lsl #10
    72d8:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72dc:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    72e0:	tstle	r3, r3, asr #22
    72e4:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    72e8:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    72ec:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    72f0:	svc	0x002ef7f9
    72f4:	svclt	0x00183800
    72f8:	stclt	0, cr2, [r8, #-4]
    72fc:	stclt	0, cr2, [r8, #-4]
    7300:	andeq	r2, r0, r6, ror sp
    7304:	andcs	fp, lr, r8, lsl #10
    7308:	ldmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    730c:	stmdavc	r3, {r4, r8, ip, sp, pc}
    7310:	stfltd	f3, [r8, #-108]	; 0xffffff94
    7314:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    7318:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    731c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7320:	andeq	r2, r0, r6, asr sp
    7324:	andeq	r2, r0, r0, asr sp
    7328:	addlt	fp, r3, r0, lsr r5
    732c:			; <UNDEFINED> instruction: 0xf7fa4604
    7330:	stmdacs	r0, {r3, fp, sp, lr, pc}
    7334:	blle	7d8bbc <n_frp@@Base+0x7bd968>
    7338:	svc	0x00b6f7f9
    733c:	strtmi	fp, [r0], -r8, ror #18
    7340:			; <UNDEFINED> instruction: 0xf824f000
    7344:			; <UNDEFINED> instruction: 0xf7f9b1b8
    7348:	strmi	lr, [r5], -r0, ror #31
    734c:	stmdavs	ip!, {r5, r9, sl, lr}
    7350:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7354:	andlt	fp, r3, ip, lsr #19
    7358:			; <UNDEFINED> instruction: 0x4620bd30
    735c:	svc	0x00f0f7f9
    7360:	andcs	r2, r0, #1073741824	; 0x40000000
    7364:	mrsls	r2, LR_irq
    7368:	svc	0x0068f7f9
    736c:	svclt	0x00083101
    7370:	svccc	0x00fff1b0
    7374:	strtmi	sp, [r0], -r3, ror #3
    7378:	pop	{r0, r1, ip, sp, pc}
    737c:			; <UNDEFINED> instruction: 0xf7f94030
    7380:			; <UNDEFINED> instruction: 0xf04fbfed
    7384:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    7388:	svclt	0x0000e7e5
    738c:			; <UNDEFINED> instruction: 0x4604b510
    7390:	smlawblt	r8, r2, r0, fp
    7394:	svc	0x0088f7f9
    7398:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    739c:	strle	r0, [r5], #-1499	; 0xfffffa25
    73a0:	andlt	r4, r2, r0, lsr #12
    73a4:			; <UNDEFINED> instruction: 0x4010e8bd
    73a8:	mcrlt	7, 7, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    73ac:	andcs	r2, r0, #1073741824	; 0x40000000
    73b0:	strtmi	r2, [r0], -r0, lsl #6
    73b4:			; <UNDEFINED> instruction: 0xf0009100
    73b8:	strtmi	pc, [r0], -r7, lsl #16
    73bc:	pop	{r1, ip, sp, pc}
    73c0:			; <UNDEFINED> instruction: 0xf7f94010
    73c4:	svclt	0x0000bed7
    73c8:	addlt	fp, r4, r0, ror r5
    73cc:	strne	lr, [r1, #-2512]	; 0xfffff630
    73d0:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    73d4:	andle	r4, r6, sp, lsl #5
    73d8:	strls	r4, [r8], -r0, lsr #12
    73dc:	pop	{r2, ip, sp, pc}
    73e0:			; <UNDEFINED> instruction: 0xf7f94070
    73e4:	ldmib	r0, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    73e8:	addmi	r1, sp, #4, 10	; 0x1000000
    73ec:	bvs	117bbc4 <n_frp@@Base+0x1160970>
    73f0:	mvnsle	r2, r0, lsl #26
    73f4:	movwcs	lr, #10701	; 0x29cd
    73f8:	svc	0x00a2f7f9
    73fc:	movwcs	lr, #10717	; 0x29dd
    7400:			; <UNDEFINED> instruction: 0xf7f99600
    7404:			; <UNDEFINED> instruction: 0x460bef1c
    7408:			; <UNDEFINED> instruction: 0x46021c59
    740c:			; <UNDEFINED> instruction: 0xf1b2bf08
    7410:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    7414:	strtmi	r6, [r8], -r1, lsr #16
    7418:	tstcs	r4, #196, 18	; 0x310000
    741c:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    7420:	andlt	r6, r4, r1, lsr #32
    7424:			; <UNDEFINED> instruction: 0xf04fbd70
    7428:	udf	#41743	; 0xa30f
    742c:	andeq	r0, r0, r0
    7430:	svclt	0x00081e4a
    7434:			; <UNDEFINED> instruction: 0xf0c04770
    7438:	addmi	r8, r8, #36, 2
    743c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    7440:			; <UNDEFINED> instruction: 0xf0004211
    7444:	blx	fec278a8 <n_frp@@Base+0xfec0c654>
    7448:	blx	fec84250 <n_frp@@Base+0xfec68ffc>
    744c:	bl	fe8c3e58 <n_frp@@Base+0xfe8a8c04>
    7450:			; <UNDEFINED> instruction: 0xf1c30303
    7454:	andge	r0, r4, #2080374784	; 0x7c000000
    7458:	movwne	lr, #15106	; 0x3b02
    745c:	andeq	pc, r0, #79	; 0x4f
    7460:	svclt	0x0000469f
    7464:	andhi	pc, r0, pc, lsr #7
    7468:	svcvc	0x00c1ebb0
    746c:	bl	10b7074 <n_frp@@Base+0x109be20>
    7470:	svclt	0x00280202
    7474:	sbcvc	lr, r1, r0, lsr #23
    7478:	svcvc	0x0081ebb0
    747c:	bl	10b7084 <n_frp@@Base+0x109be30>
    7480:	svclt	0x00280202
    7484:	addvc	lr, r1, r0, lsr #23
    7488:	svcvc	0x0041ebb0
    748c:	bl	10b7094 <n_frp@@Base+0x109be40>
    7490:	svclt	0x00280202
    7494:	subvc	lr, r1, r0, lsr #23
    7498:	svcvc	0x0001ebb0
    749c:	bl	10b70a4 <n_frp@@Base+0x109be50>
    74a0:	svclt	0x00280202
    74a4:	andvc	lr, r1, r0, lsr #23
    74a8:	svcvs	0x00c1ebb0
    74ac:	bl	10b70b4 <n_frp@@Base+0x109be60>
    74b0:	svclt	0x00280202
    74b4:	sbcvs	lr, r1, r0, lsr #23
    74b8:	svcvs	0x0081ebb0
    74bc:	bl	10b70c4 <n_frp@@Base+0x109be70>
    74c0:	svclt	0x00280202
    74c4:	addvs	lr, r1, r0, lsr #23
    74c8:	svcvs	0x0041ebb0
    74cc:	bl	10b70d4 <n_frp@@Base+0x109be80>
    74d0:	svclt	0x00280202
    74d4:	subvs	lr, r1, r0, lsr #23
    74d8:	svcvs	0x0001ebb0
    74dc:	bl	10b70e4 <n_frp@@Base+0x109be90>
    74e0:	svclt	0x00280202
    74e4:	andvs	lr, r1, r0, lsr #23
    74e8:	svcpl	0x00c1ebb0
    74ec:	bl	10b70f4 <n_frp@@Base+0x109bea0>
    74f0:	svclt	0x00280202
    74f4:	sbcpl	lr, r1, r0, lsr #23
    74f8:	svcpl	0x0081ebb0
    74fc:	bl	10b7104 <n_frp@@Base+0x109beb0>
    7500:	svclt	0x00280202
    7504:	addpl	lr, r1, r0, lsr #23
    7508:	svcpl	0x0041ebb0
    750c:	bl	10b7114 <n_frp@@Base+0x109bec0>
    7510:	svclt	0x00280202
    7514:	subpl	lr, r1, r0, lsr #23
    7518:	svcpl	0x0001ebb0
    751c:	bl	10b7124 <n_frp@@Base+0x109bed0>
    7520:	svclt	0x00280202
    7524:	andpl	lr, r1, r0, lsr #23
    7528:	svcmi	0x00c1ebb0
    752c:	bl	10b7134 <n_frp@@Base+0x109bee0>
    7530:	svclt	0x00280202
    7534:	sbcmi	lr, r1, r0, lsr #23
    7538:	svcmi	0x0081ebb0
    753c:	bl	10b7144 <n_frp@@Base+0x109bef0>
    7540:	svclt	0x00280202
    7544:	addmi	lr, r1, r0, lsr #23
    7548:	svcmi	0x0041ebb0
    754c:	bl	10b7154 <n_frp@@Base+0x109bf00>
    7550:	svclt	0x00280202
    7554:	submi	lr, r1, r0, lsr #23
    7558:	svcmi	0x0001ebb0
    755c:	bl	10b7164 <n_frp@@Base+0x109bf10>
    7560:	svclt	0x00280202
    7564:	andmi	lr, r1, r0, lsr #23
    7568:	svccc	0x00c1ebb0
    756c:	bl	10b7174 <n_frp@@Base+0x109bf20>
    7570:	svclt	0x00280202
    7574:	sbccc	lr, r1, r0, lsr #23
    7578:	svccc	0x0081ebb0
    757c:	bl	10b7184 <n_frp@@Base+0x109bf30>
    7580:	svclt	0x00280202
    7584:	addcc	lr, r1, r0, lsr #23
    7588:	svccc	0x0041ebb0
    758c:	bl	10b7194 <n_frp@@Base+0x109bf40>
    7590:	svclt	0x00280202
    7594:	subcc	lr, r1, r0, lsr #23
    7598:	svccc	0x0001ebb0
    759c:	bl	10b71a4 <n_frp@@Base+0x109bf50>
    75a0:	svclt	0x00280202
    75a4:	andcc	lr, r1, r0, lsr #23
    75a8:	svccs	0x00c1ebb0
    75ac:	bl	10b71b4 <n_frp@@Base+0x109bf60>
    75b0:	svclt	0x00280202
    75b4:	sbccs	lr, r1, r0, lsr #23
    75b8:	svccs	0x0081ebb0
    75bc:	bl	10b71c4 <n_frp@@Base+0x109bf70>
    75c0:	svclt	0x00280202
    75c4:	addcs	lr, r1, r0, lsr #23
    75c8:	svccs	0x0041ebb0
    75cc:	bl	10b71d4 <n_frp@@Base+0x109bf80>
    75d0:	svclt	0x00280202
    75d4:	subcs	lr, r1, r0, lsr #23
    75d8:	svccs	0x0001ebb0
    75dc:	bl	10b71e4 <n_frp@@Base+0x109bf90>
    75e0:	svclt	0x00280202
    75e4:	andcs	lr, r1, r0, lsr #23
    75e8:	svcne	0x00c1ebb0
    75ec:	bl	10b71f4 <n_frp@@Base+0x109bfa0>
    75f0:	svclt	0x00280202
    75f4:	sbcne	lr, r1, r0, lsr #23
    75f8:	svcne	0x0081ebb0
    75fc:	bl	10b7204 <n_frp@@Base+0x109bfb0>
    7600:	svclt	0x00280202
    7604:	addne	lr, r1, r0, lsr #23
    7608:	svcne	0x0041ebb0
    760c:	bl	10b7214 <n_frp@@Base+0x109bfc0>
    7610:	svclt	0x00280202
    7614:	subne	lr, r1, r0, lsr #23
    7618:	svcne	0x0001ebb0
    761c:	bl	10b7224 <n_frp@@Base+0x109bfd0>
    7620:	svclt	0x00280202
    7624:	andne	lr, r1, r0, lsr #23
    7628:	svceq	0x00c1ebb0
    762c:	bl	10b7234 <n_frp@@Base+0x109bfe0>
    7630:	svclt	0x00280202
    7634:	sbceq	lr, r1, r0, lsr #23
    7638:	svceq	0x0081ebb0
    763c:	bl	10b7244 <n_frp@@Base+0x109bff0>
    7640:	svclt	0x00280202
    7644:	addeq	lr, r1, r0, lsr #23
    7648:	svceq	0x0041ebb0
    764c:	bl	10b7254 <n_frp@@Base+0x109c000>
    7650:	svclt	0x00280202
    7654:	subeq	lr, r1, r0, lsr #23
    7658:	svceq	0x0001ebb0
    765c:	bl	10b7264 <n_frp@@Base+0x109c010>
    7660:	svclt	0x00280202
    7664:	andeq	lr, r1, r0, lsr #23
    7668:			; <UNDEFINED> instruction: 0x47704610
    766c:	andcs	fp, r1, ip, lsl #30
    7670:	ldrbmi	r2, [r0, -r0]!
    7674:			; <UNDEFINED> instruction: 0xf281fab1
    7678:	andseq	pc, pc, #-2147483600	; 0x80000030
    767c:			; <UNDEFINED> instruction: 0xf002fa20
    7680:	tstlt	r8, r0, ror r7
    7684:	rscscc	pc, pc, pc, asr #32
    7688:	bllt	8c3690 <n_frp@@Base+0x8a843c>
    768c:	rscsle	r2, r8, r0, lsl #18
    7690:	andmi	lr, r3, sp, lsr #18
    7694:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    7698:			; <UNDEFINED> instruction: 0x4006e8bd
    769c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    76a0:	smlatbeq	r3, r1, fp, lr
    76a4:	svclt	0x00004770
    76a8:			; <UNDEFINED> instruction: 0xf0002900
    76ac:	b	fe027bac <n_frp@@Base+0xfe00c958>
    76b0:	svclt	0x00480c01
    76b4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    76b8:	tsthi	pc, r0	; <UNPREDICTABLE>
    76bc:	svclt	0x00480003
    76c0:	addmi	r4, fp, #805306372	; 0x30000004
    76c4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    76c8:			; <UNDEFINED> instruction: 0xf0004211
    76cc:	blx	fece7b60 <n_frp@@Base+0xfeccc90c>
    76d0:	blx	fec840e4 <n_frp@@Base+0xfec68e90>
    76d4:	bl	fe8438e0 <n_frp@@Base+0xfe82868c>
    76d8:			; <UNDEFINED> instruction: 0xf1c20202
    76dc:	andge	r0, r4, pc, lsl r2
    76e0:	andne	lr, r2, #0, 22
    76e4:	andeq	pc, r0, pc, asr #32
    76e8:	svclt	0x00004697
    76ec:	andhi	pc, r0, pc, lsr #7
    76f0:	svcvc	0x00c1ebb3
    76f4:	bl	10372fc <n_frp@@Base+0x101c0a8>
    76f8:	svclt	0x00280000
    76fc:	bicvc	lr, r1, #166912	; 0x28c00
    7700:	svcvc	0x0081ebb3
    7704:	bl	103730c <n_frp@@Base+0x101c0b8>
    7708:	svclt	0x00280000
    770c:	orrvc	lr, r1, #166912	; 0x28c00
    7710:	svcvc	0x0041ebb3
    7714:	bl	103731c <n_frp@@Base+0x101c0c8>
    7718:	svclt	0x00280000
    771c:	movtvc	lr, #7075	; 0x1ba3
    7720:	svcvc	0x0001ebb3
    7724:	bl	103732c <n_frp@@Base+0x101c0d8>
    7728:	svclt	0x00280000
    772c:	movwvc	lr, #7075	; 0x1ba3
    7730:	svcvs	0x00c1ebb3
    7734:	bl	103733c <n_frp@@Base+0x101c0e8>
    7738:	svclt	0x00280000
    773c:	bicvs	lr, r1, #166912	; 0x28c00
    7740:	svcvs	0x0081ebb3
    7744:	bl	103734c <n_frp@@Base+0x101c0f8>
    7748:	svclt	0x00280000
    774c:	orrvs	lr, r1, #166912	; 0x28c00
    7750:	svcvs	0x0041ebb3
    7754:	bl	103735c <n_frp@@Base+0x101c108>
    7758:	svclt	0x00280000
    775c:	movtvs	lr, #7075	; 0x1ba3
    7760:	svcvs	0x0001ebb3
    7764:	bl	103736c <n_frp@@Base+0x101c118>
    7768:	svclt	0x00280000
    776c:	movwvs	lr, #7075	; 0x1ba3
    7770:	svcpl	0x00c1ebb3
    7774:	bl	103737c <n_frp@@Base+0x101c128>
    7778:	svclt	0x00280000
    777c:	bicpl	lr, r1, #166912	; 0x28c00
    7780:	svcpl	0x0081ebb3
    7784:	bl	103738c <n_frp@@Base+0x101c138>
    7788:	svclt	0x00280000
    778c:	orrpl	lr, r1, #166912	; 0x28c00
    7790:	svcpl	0x0041ebb3
    7794:	bl	103739c <n_frp@@Base+0x101c148>
    7798:	svclt	0x00280000
    779c:	movtpl	lr, #7075	; 0x1ba3
    77a0:	svcpl	0x0001ebb3
    77a4:	bl	10373ac <n_frp@@Base+0x101c158>
    77a8:	svclt	0x00280000
    77ac:	movwpl	lr, #7075	; 0x1ba3
    77b0:	svcmi	0x00c1ebb3
    77b4:	bl	10373bc <n_frp@@Base+0x101c168>
    77b8:	svclt	0x00280000
    77bc:	bicmi	lr, r1, #166912	; 0x28c00
    77c0:	svcmi	0x0081ebb3
    77c4:	bl	10373cc <n_frp@@Base+0x101c178>
    77c8:	svclt	0x00280000
    77cc:	orrmi	lr, r1, #166912	; 0x28c00
    77d0:	svcmi	0x0041ebb3
    77d4:	bl	10373dc <n_frp@@Base+0x101c188>
    77d8:	svclt	0x00280000
    77dc:	movtmi	lr, #7075	; 0x1ba3
    77e0:	svcmi	0x0001ebb3
    77e4:	bl	10373ec <n_frp@@Base+0x101c198>
    77e8:	svclt	0x00280000
    77ec:	movwmi	lr, #7075	; 0x1ba3
    77f0:	svccc	0x00c1ebb3
    77f4:	bl	10373fc <n_frp@@Base+0x101c1a8>
    77f8:	svclt	0x00280000
    77fc:	biccc	lr, r1, #166912	; 0x28c00
    7800:	svccc	0x0081ebb3
    7804:	bl	103740c <n_frp@@Base+0x101c1b8>
    7808:	svclt	0x00280000
    780c:	orrcc	lr, r1, #166912	; 0x28c00
    7810:	svccc	0x0041ebb3
    7814:	bl	103741c <n_frp@@Base+0x101c1c8>
    7818:	svclt	0x00280000
    781c:	movtcc	lr, #7075	; 0x1ba3
    7820:	svccc	0x0001ebb3
    7824:	bl	103742c <n_frp@@Base+0x101c1d8>
    7828:	svclt	0x00280000
    782c:	movwcc	lr, #7075	; 0x1ba3
    7830:	svccs	0x00c1ebb3
    7834:	bl	103743c <n_frp@@Base+0x101c1e8>
    7838:	svclt	0x00280000
    783c:	biccs	lr, r1, #166912	; 0x28c00
    7840:	svccs	0x0081ebb3
    7844:	bl	103744c <n_frp@@Base+0x101c1f8>
    7848:	svclt	0x00280000
    784c:	orrcs	lr, r1, #166912	; 0x28c00
    7850:	svccs	0x0041ebb3
    7854:	bl	103745c <n_frp@@Base+0x101c208>
    7858:	svclt	0x00280000
    785c:	movtcs	lr, #7075	; 0x1ba3
    7860:	svccs	0x0001ebb3
    7864:	bl	103746c <n_frp@@Base+0x101c218>
    7868:	svclt	0x00280000
    786c:	movwcs	lr, #7075	; 0x1ba3
    7870:	svcne	0x00c1ebb3
    7874:	bl	103747c <n_frp@@Base+0x101c228>
    7878:	svclt	0x00280000
    787c:	bicne	lr, r1, #166912	; 0x28c00
    7880:	svcne	0x0081ebb3
    7884:	bl	103748c <n_frp@@Base+0x101c238>
    7888:	svclt	0x00280000
    788c:	orrne	lr, r1, #166912	; 0x28c00
    7890:	svcne	0x0041ebb3
    7894:	bl	103749c <n_frp@@Base+0x101c248>
    7898:	svclt	0x00280000
    789c:	movtne	lr, #7075	; 0x1ba3
    78a0:	svcne	0x0001ebb3
    78a4:	bl	10374ac <n_frp@@Base+0x101c258>
    78a8:	svclt	0x00280000
    78ac:	movwne	lr, #7075	; 0x1ba3
    78b0:	svceq	0x00c1ebb3
    78b4:	bl	10374bc <n_frp@@Base+0x101c268>
    78b8:	svclt	0x00280000
    78bc:	biceq	lr, r1, #166912	; 0x28c00
    78c0:	svceq	0x0081ebb3
    78c4:	bl	10374cc <n_frp@@Base+0x101c278>
    78c8:	svclt	0x00280000
    78cc:	orreq	lr, r1, #166912	; 0x28c00
    78d0:	svceq	0x0041ebb3
    78d4:	bl	10374dc <n_frp@@Base+0x101c288>
    78d8:	svclt	0x00280000
    78dc:	movteq	lr, #7075	; 0x1ba3
    78e0:	svceq	0x0001ebb3
    78e4:	bl	10374ec <n_frp@@Base+0x101c298>
    78e8:	svclt	0x00280000
    78ec:	movweq	lr, #7075	; 0x1ba3
    78f0:	svceq	0x0000f1bc
    78f4:	submi	fp, r0, #72, 30	; 0x120
    78f8:	b	fe7196c0 <n_frp@@Base+0xfe6fe46c>
    78fc:	svclt	0x00480f00
    7900:	ldrbmi	r4, [r0, -r0, asr #4]!
    7904:	andcs	fp, r0, r8, lsr pc
    7908:	b	13f7520 <n_frp@@Base+0x13dc2cc>
    790c:			; <UNDEFINED> instruction: 0xf04070ec
    7910:	ldrbmi	r0, [r0, -r1]!
    7914:			; <UNDEFINED> instruction: 0xf281fab1
    7918:	andseq	pc, pc, #-2147483600	; 0x80000030
    791c:	svceq	0x0000f1bc
    7920:			; <UNDEFINED> instruction: 0xf002fa23
    7924:	submi	fp, r0, #72, 30	; 0x120
    7928:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    792c:			; <UNDEFINED> instruction: 0xf06fbfc8
    7930:	svclt	0x00b84000
    7934:	andmi	pc, r0, pc, asr #32
    7938:	stmiblt	sl, {ip, sp, lr, pc}^
    793c:	rscsle	r2, r4, r0, lsl #18
    7940:	andmi	lr, r3, sp, lsr #18
    7944:	mrc2	7, 5, pc, cr3, cr15, {7}
    7948:			; <UNDEFINED> instruction: 0x4006e8bd
    794c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    7950:	smlatbeq	r3, r1, fp, lr
    7954:	svclt	0x00004770
    7958:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    795c:	svclt	0x0000e002
    7960:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    7964:	b	13f4e2c <n_frp@@Base+0x13d9bd8>
    7968:	b	13c8a74 <n_frp@@Base+0x13ad820>
    796c:	b	fe508e80 <n_frp@@Base+0xfe4edc2c>
    7970:	svclt	0x00080f05
    7974:	svceq	0x0002ea90
    7978:	b	15375fc <n_frp@@Base+0x151c3a8>
    797c:	b	154a984 <n_frp@@Base+0x152f730>
    7980:	b	1fca990 <n_frp@@Base+0x1faf73c>
    7984:	b	1fdeb1c <n_frp@@Base+0x1fc38c8>
    7988:			; <UNDEFINED> instruction: 0xf0005c65
    798c:	b	13e7d1c <n_frp@@Base+0x13ccac8>
    7990:	bl	ff51cae8 <n_frp@@Base+0xff501894>
    7994:	svclt	0x00b85555
    7998:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    799c:	b	fe018a54 <n_frp@@Base+0xfdffd800>
    79a0:	b	fe0481b0 <n_frp@@Base+0xfe02cf5c>
    79a4:	b	fe0885b8 <n_frp@@Base+0xfe06d364>
    79a8:	b	fe0c79b0 <n_frp@@Base+0xfe0ac75c>
    79ac:	b	fe007db8 <n_frp@@Base+0xfdfecb64>
    79b0:	b	fe0481c0 <n_frp@@Base+0xfe02cf6c>
    79b4:	ldccs	3, cr0, [r6, #-12]!
    79b8:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    79bc:	svcmi	0x0000f011
    79c0:	tstcc	r1, pc, asr #20
    79c4:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    79c8:	tstcc	r1, ip, asr #20
    79cc:	submi	sp, r0, #2
    79d0:	cmpeq	r1, r1, ror #22
    79d4:	svcmi	0x0000f013
    79d8:	movwcc	lr, #14927	; 0x3a4f
    79dc:	tstcc	r3, #76, 20	; 0x4c000
    79e0:	subsmi	sp, r2, #2
    79e4:	movteq	lr, #15203	; 0x3b63
    79e8:	svceq	0x0005ea94
    79ec:	adchi	pc, r7, r0
    79f0:	streq	pc, [r1], #-420	; 0xfffffe5c
    79f4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    79f8:	blx	be634 <n_frp@@Base+0xa33e0>
    79fc:	blx	8c6a3c <n_frp@@Base+0x8ab7e8>
    7a00:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    7a04:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    7a08:	vpmax.s8	d15, d14, d3
    7a0c:	blx	10cdc14 <n_frp@@Base+0x10b29c0>
    7a10:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    7a14:			; <UNDEFINED> instruction: 0xf1a5e00e
    7a18:			; <UNDEFINED> instruction: 0xf10e0520
    7a1c:	bcs	4b2a4 <n_frp@@Base+0x30050>
    7a20:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    7a24:			; <UNDEFINED> instruction: 0xf04cbf28
    7a28:	blx	10caa38 <n_frp@@Base+0x10af7e4>
    7a2c:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    7a30:	mvnvc	lr, r1, asr fp
    7a34:	strmi	pc, [r0, #-1]
    7a38:			; <UNDEFINED> instruction: 0xf04fd507
    7a3c:			; <UNDEFINED> instruction: 0xf1dc0e00
    7a40:	bl	1f8aa48 <n_frp@@Base+0x1f6f7f4>
    7a44:	bl	1b87a4c <n_frp@@Base+0x1b6c7f8>
    7a48:			; <UNDEFINED> instruction: 0xf5b10101
    7a4c:	tstle	fp, #128, 30	; 0x200
    7a50:	svcne	0x0000f5b1
    7a54:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    7a58:	eorseq	lr, r0, pc, asr sl
    7a5c:			; <UNDEFINED> instruction: 0x0c3cea4f
    7a60:	streq	pc, [r1], #-260	; 0xfffffefc
    7a64:	subpl	lr, r4, #323584	; 0x4f000
    7a68:	svceq	0x0080f512
    7a6c:	addshi	pc, sl, r0, lsl #1
    7a70:	svcmi	0x0000f1bc
    7a74:	b	17f769c <n_frp@@Base+0x17dc448>
    7a78:			; <UNDEFINED> instruction: 0xf1500c50
    7a7c:	bl	1047a84 <n_frp@@Base+0x102c830>
    7a80:	b	105be98 <n_frp@@Base+0x1040c44>
    7a84:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    7a88:	mcrreq	10, 5, lr, ip, cr15
    7a8c:	bl	1057f94 <n_frp@@Base+0x103cd40>
    7a90:	stfccs	f0, [r1], {1}
    7a94:			; <UNDEFINED> instruction: 0xf5b1bf28
    7a98:	rscle	r1, r9, #128, 30	; 0x200
    7a9c:	svceq	0x0000f091
    7aa0:	strmi	fp, [r1], -r4, lsl #30
    7aa4:	blx	fec4faac <n_frp@@Base+0xfec34858>
    7aa8:	svclt	0x0008f381
    7aac:			; <UNDEFINED> instruction: 0xf1a33320
    7ab0:			; <UNDEFINED> instruction: 0xf1b3030b
    7ab4:	ble	30833c <n_frp@@Base+0x2ed0e8>
    7ab8:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    7abc:	ldfeqd	f7, [r4], {2}
    7ac0:	andeq	pc, ip, #-2147483600	; 0x80000030
    7ac4:			; <UNDEFINED> instruction: 0xf00cfa01
    7ac8:			; <UNDEFINED> instruction: 0xf102fa21
    7acc:			; <UNDEFINED> instruction: 0xf102e00c
    7ad0:	svclt	0x00d80214
    7ad4:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    7ad8:			; <UNDEFINED> instruction: 0xf102fa01
    7adc:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    7ae0:	b	1077a58 <n_frp@@Base+0x105c804>
    7ae4:	addsmi	r0, r0, ip, lsl #2
    7ae8:	svclt	0x00a21ae4
    7aec:	tstpl	r4, r1, lsl #22
    7af0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    7af4:	streq	lr, [r4], #-2671	; 0xfffff591
    7af8:	ble	716b7c <n_frp@@Base+0x6fb928>
    7afc:	cfstrsle	mvf3, [lr], {12}
    7b00:	ldreq	pc, [r4], #-260	; 0xfffffefc
    7b04:	eoreq	pc, r0, #196, 2	; 0x31
    7b08:			; <UNDEFINED> instruction: 0xf004fa20
    7b0c:	vpmax.u8	d15, d2, d1
    7b10:	andeq	lr, r3, r0, asr #20
    7b14:	vpmax.u8	d15, d4, d17
    7b18:	tsteq	r3, r5, asr #20
    7b1c:			; <UNDEFINED> instruction: 0xf1c4bd30
    7b20:			; <UNDEFINED> instruction: 0xf1c4040c
    7b24:	blx	8083ac <n_frp@@Base+0x7ed158>
    7b28:	blx	83b38 <n_frp@@Base+0x688e4>
    7b2c:	b	1044744 <n_frp@@Base+0x10294f0>
    7b30:	strtmi	r0, [r9], -r3
    7b34:	blx	876ffc <n_frp@@Base+0x85bda8>
    7b38:	strtmi	pc, [r9], -r4
    7b3c:			; <UNDEFINED> instruction: 0xf094bd30
    7b40:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    7b44:	svclt	0x00061380
    7b48:	orrne	pc, r0, r1, lsl #9
    7b4c:	cfstrscc	mvf3, [r1, #-4]
    7b50:	b	2001890 <n_frp@@Base+0x1fe663c>
    7b54:	svclt	0x00185c64
    7b58:			; <UNDEFINED> instruction: 0x5c65ea7f
    7b5c:	b	fe53bc08 <n_frp@@Base+0xfe5209b4>
    7b60:	svclt	0x00080f05
    7b64:	svceq	0x0002ea90
    7b68:	b	153bb84 <n_frp@@Base+0x1520930>
    7b6c:	svclt	0x00040c00
    7b70:			; <UNDEFINED> instruction: 0x46104619
    7b74:	b	fe47703c <n_frp@@Base+0xfe45bde8>
    7b78:	svclt	0x001e0f03
    7b7c:	andcs	r2, r0, r0, lsl #2
    7b80:	b	17f7048 <n_frp@@Base+0x17dbdf4>
    7b84:	tstle	r5, r4, asr ip
    7b88:	cmpmi	r9, r0, asr #32
    7b8c:			; <UNDEFINED> instruction: 0xf041bf28
    7b90:	ldflts	f4, [r0, #-0]
    7b94:	streq	pc, [r0], #1300	; 0x514
    7b98:			; <UNDEFINED> instruction: 0xf501bf3c
    7b9c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    7ba0:	strmi	pc, [r0, #-1]
    7ba4:	mvnsmi	pc, r5, asr #32
    7ba8:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    7bac:	andeq	pc, r0, pc, asr #32
    7bb0:	b	1ff7078 <n_frp@@Base+0x1fdbe24>
    7bb4:	svclt	0x001a5c64
    7bb8:			; <UNDEFINED> instruction: 0x46104619
    7bbc:			; <UNDEFINED> instruction: 0x5c65ea7f
    7bc0:			; <UNDEFINED> instruction: 0x460bbf1c
    7bc4:	b	14193d4 <n_frp@@Base+0x13fe180>
    7bc8:	svclt	0x00063401
    7bcc:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    7bd0:	svceq	0x0003ea91
    7bd4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    7bd8:	svclt	0x0000bd30
    7bdc:	svceq	0x0000f090
    7be0:	tstcs	r0, r4, lsl #30
    7be4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    7be8:	strvs	pc, [r0], #1103	; 0x44f
    7bec:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    7bf0:	streq	pc, [r0, #-79]	; 0xffffffb1
    7bf4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7bf8:	svclt	0x0000e750
    7bfc:	svceq	0x0000f090
    7c00:	tstcs	r0, r4, lsl #30
    7c04:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    7c08:	strvs	pc, [r0], #1103	; 0x44f
    7c0c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    7c10:	strmi	pc, [r0, #-16]
    7c14:	submi	fp, r0, #72, 30	; 0x120
    7c18:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7c1c:	svclt	0x0000e73e
    7c20:	b	13c7d30 <n_frp@@Base+0x13acadc>
    7c24:	b	13c83b4 <n_frp@@Base+0x13ad160>
    7c28:	b	13c80f4 <n_frp@@Base+0x13acea0>
    7c2c:	svclt	0x001f7002
    7c30:	cmnmi	pc, #18	; <UNPREDICTABLE>
    7c34:	svcmi	0x007ff093
    7c38:	msrpl	SPSR_, r1, lsl #1
    7c3c:			; <UNDEFINED> instruction: 0xf0324770
    7c40:	svclt	0x0008427f
    7c44:			; <UNDEFINED> instruction: 0xf0934770
    7c48:	svclt	0x00044f7f
    7c4c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    7c50:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    7c54:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    7c58:	strmi	pc, [r0, #-1]
    7c5c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    7c60:	svclt	0x0000e71c
    7c64:	andeq	lr, r1, #80, 20	; 0x50000
    7c68:	ldrbmi	fp, [r0, -r8, lsl #30]!
    7c6c:			; <UNDEFINED> instruction: 0xf04fb530
    7c70:	and	r0, sl, r0, lsl #10
    7c74:	andeq	lr, r1, #80, 20	; 0x50000
    7c78:	ldrbmi	fp, [r0, -r8, lsl #30]!
    7c7c:			; <UNDEFINED> instruction: 0xf011b530
    7c80:	strle	r4, [r2, #-1280]	; 0xfffffb00
    7c84:	bl	185858c <n_frp@@Base+0x183d338>
    7c88:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    7c8c:			; <UNDEFINED> instruction: 0xf1046480
    7c90:	b	17c8d60 <n_frp@@Base+0x17adb0c>
    7c94:			; <UNDEFINED> instruction: 0xf43f5c91
    7c98:			; <UNDEFINED> instruction: 0xf04faed8
    7c9c:	b	17c84b0 <n_frp@@Base+0x17ad25c>
    7ca0:	svclt	0x00180cdc
    7ca4:	b	17d44b8 <n_frp@@Base+0x17b9264>
    7ca8:	svclt	0x00180cdc
    7cac:	bl	944c0 <n_frp@@Base+0x7926c>
    7cb0:			; <UNDEFINED> instruction: 0xf1c202dc
    7cb4:	blx	893c <_IO_stdin_used@@Base+0xb90>
    7cb8:	blx	846ccc <n_frp@@Base+0x82ba78>
    7cbc:	blx	83ccc <n_frp@@Base+0x68a78>
    7cc0:	b	10474d4 <n_frp@@Base+0x102c280>
    7cc4:	blx	847d04 <n_frp@@Base+0x82cab0>
    7cc8:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    7ccc:	svclt	0x0000e6bd
    7cd0:			; <UNDEFINED> instruction: 0xf04fb502
    7cd4:			; <UNDEFINED> instruction: 0xf7f90008
    7cd8:	vstrlt	s28, [r2, #-192]	; 0xffffff40
    7cdc:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
    7ce0:	mcrr	6, 0, r4, r3, cr11
    7ce4:	vmov.32	r2, d5[1]
    7ce8:	vsqrt.f64	d23, d0
    7cec:	strle	pc, [r3], #-2576	; 0xfffff5f0
    7cf0:			; <UNDEFINED> instruction: 0x4008e8bd
    7cf4:	stmdalt	ip, {ip, sp, lr, pc}
    7cf8:	blvc	12037c4 <n_frp@@Base+0x11e8570>
    7cfc:	bleq	602e48 <n_frp@@Base+0x5e7bf4>
    7d00:			; <UNDEFINED> instruction: 0xf806f000
    7d04:	bl	185860c <n_frp@@Base+0x183d3b8>
    7d08:	stflts	f0, [r8, #-260]	; 0xfffffefc
    7d0c:	andeq	r0, r0, r0
    7d10:	blvs	303394 <n_frp@@Base+0x2e8140>
    7d14:	bleq	602e20 <n_frp@@Base+0x5e7bcc>
    7d18:	blvs	1c35bc <n_frp@@Base+0x1a8368>
    7d1c:	blpl	2c33a0 <n_frp@@Base+0x2a814c>
    7d20:	blvs	ff1c3818 <n_frp@@Base+0xff1a85c4>
    7d24:	blmi	11c380c <n_frp@@Base+0x11a85b8>
    7d28:	bne	443588 <n_frp@@Base+0x428334>
    7d2c:	blvc	1183544 <n_frp@@Base+0x11682f0>
    7d30:	blvc	ff203928 <n_frp@@Base+0xff1e86d4>
    7d34:	beq	fe443598 <n_frp@@Base+0xfe428344>
    7d38:	svclt	0x00004770
    7d3c:	andhi	pc, r0, pc, lsr #7
    7d40:	andeq	r0, r0, r0
    7d44:	ldclcc	0, cr0, [r0]
    7d48:	andeq	r0, r0, r0
    7d4c:	mvnsmi	r0, r0
    7d50:	mvnsmi	lr, #737280	; 0xb4000
    7d54:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    7d58:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    7d5c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    7d60:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d64:	blne	1d98f60 <n_frp@@Base+0x1d7dd0c>
    7d68:	strhle	r1, [sl], -r6
    7d6c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    7d70:	svccc	0x0004f855
    7d74:	strbmi	r3, [sl], -r1, lsl #8
    7d78:	ldrtmi	r4, [r8], -r1, asr #12
    7d7c:	adcmi	r4, r6, #152, 14	; 0x2600000
    7d80:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7d84:	svclt	0x000083f8
    7d88:	andeq	r2, r1, r6, lsl #29
    7d8c:	andeq	r2, r1, ip, ror lr
    7d90:	svclt	0x00004770
    7d94:	tstcs	r0, r2, lsl #22
    7d98:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    7d9c:	blt	feec5d88 <n_frp@@Base+0xfeeaab34>
    7da0:	andeq	r3, r1, r8, ror #4

Disassembly of section .fini:

00007da4 <.fini>:
    7da4:	push	{r3, lr}
    7da8:	pop	{r3, pc}
