
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.345888                       # Number of seconds simulated
sim_ticks                                3345888387000                       # Number of ticks simulated
final_tick                               3345888387000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 830473                       # Simulator instruction rate (inst/s)
host_op_rate                                  1036286                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2971616531                       # Simulator tick rate (ticks/s)
host_mem_usage                                 910368                       # Number of bytes of host memory used
host_seconds                                  1125.95                       # Real time elapsed on the host
sim_insts                                   935069892                       # Number of instructions simulated
sim_ops                                    1166805593                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu0.inst               20                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu1.inst               32                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                   52                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu1.inst           32                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total              52                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu0.inst                 5                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu1.inst                 8                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    13                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu0.inst                   6                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu1.inst                  10                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                      16                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu0.inst              6                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu1.inst             10                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                 16                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu0.inst                  6                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu1.inst                 10                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                     16                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.dtb.walker       118656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker       104448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        9223908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       58356324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.ide       256000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68059336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      9223908                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9223908                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     53832128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        17524                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53849652                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst          152577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          912337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.ide         4000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1072400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        841127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             845508                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        35463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        31217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           2756789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          17441205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.ide          76512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20341185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      2756789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2756789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16089039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16094276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16089039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        35463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        31217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          2756789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         17446442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide         76512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36435462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1284821140800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1284821140800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 3345888387000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1284821140800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1284821140800                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 3345888387000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      1                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      414720                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           349                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2164                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9772544                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2899                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                   431343                       # Table walker walks requested
system.cpu0.dtb.walker.walksShort              431343                       # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walkWaitTime::samples       431343                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0         431343    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total       431343                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples      6705500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0        6705500    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total      6705500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K       343600     84.61%     84.61% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M        62476     15.39%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total       406076                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       431343                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       431343                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       406076                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       406076                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total       837419                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   220761897                       # DTB read hits
system.cpu0.dtb.read_misses                    377190                       # DTB read misses
system.cpu0.dtb.write_hits                  158700573                       # DTB write hits
system.cpu0.dtb.write_misses                    54153                       # DTB write misses
system.cpu0.dtb.flush_tlb                         809                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   15892                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   59211                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                 19008                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     7903                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               221139087                       # DTB read accesses
system.cpu0.dtb.write_accesses              158754726                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        379462470                       # DTB hits
system.cpu0.dtb.misses                         431343                       # DTB misses
system.cpu0.dtb.accesses                    379893813                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                   206719                       # Table walker walks requested
system.cpu0.itb.walker.walksShort              206719                       # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walkWaitTime::samples       206719                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0         206719    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total       206719                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples      6702500                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0        6702500    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total      6702500                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K       180081     97.39%     97.39% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M         4835      2.61%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total       184916                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       206719                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total       206719                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst       184916                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total       184916                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total       391635                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                   978355412                       # ITB inst hits
system.cpu0.itb.inst_misses                    206719                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                         809                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   15892                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   43564                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               978562131                       # ITB inst accesses
system.cpu0.itb.hits                        978355412                       # DTB hits
system.cpu0.itb.misses                         206719                       # DTB misses
system.cpu0.itb.accesses                    978562131                       # DTB accesses
system.cpu0.numPwrStateTransitions              18668                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         9334                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    293629203.238912                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9964525667.920351                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows         9229     98.88%     98.88% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           99      1.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11            1      0.01%     99.95% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            1      0.01%     99.96% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2.5e+11-3e+11            1      0.01%     99.97% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::4.5e+11-5e+11            3      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 499984036900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           9334                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   605153403968                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2740734983032                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      6691786109                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    9334                       # number of quiesce instructions executed
system.cpu0.committedInsts                  935069884                       # Number of instructions committed
system.cpu0.committedOps                   1166805585                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1020747055                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                132682                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                   72498963                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    137048599                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1020747055                       # number of integer instructions
system.cpu0.num_fp_insts                       132682                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads         1731781578                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         704668902                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              102571                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              30836                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads          3438633777                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          491940116                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    387222136                       # number of memory refs
system.cpu0.num_load_insts                  223091080                       # Number of load instructions
system.cpu0.num_store_insts                 164131056                       # Number of store instructions
system.cpu0.num_idle_cycles              5481477612.689538                       # Number of idle cycles
system.cpu0.num_busy_cycles              1210308496.310463                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.180865                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.819135                       # Percentage of idle cycles
system.cpu0.Branches                        226204157                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    3      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                778572046     66.72%     66.72% # Class of executed instruction
system.cpu0.op_class::IntMult                 1087188      0.09%     66.81% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                 14      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 98      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 54      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                 12      0.00%     66.81% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             30177      0.00%     66.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                20      0.00%     66.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.82% # Class of executed instruction
system.cpu0.op_class::MemRead               223060670     19.12%     85.93% # Class of executed instruction
system.cpu0.op_class::MemWrite              164029095     14.06%     99.99% # Class of executed instruction
system.cpu0.op_class::FloatMemRead              30410      0.00%     99.99% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite            101961      0.01%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1166911748                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          6307861                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1023.762074                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          372865980                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6308885                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.101724                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle          6705500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1023.762074                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999768                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        765895938                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       765895938                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data    211712988                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      211712988                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data    153454341                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     153454341                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data      2013942                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2013942                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      3031191                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      3031191                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data      3046409                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      3046409                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    365167329                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       365167329                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    367181271                       # number of overall hits
system.cpu0.dcache.overall_hits::total      367181271                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3587346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3587346                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      2063916                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2063916                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       683629                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       683629                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        46006                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        46006                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      5651262                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5651262                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      6334891                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6334891                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data    215300334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    215300334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data    155518257                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    155518257                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      2697571                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      2697571                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      3077197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3077197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      3046435                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3046435                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    370818591                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    370818591                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    373516162                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    373516162                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.016662                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016662                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013271                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013271                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.253424                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.253424                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.014951                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014951                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.015240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.016960                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016960                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      4238477                       # number of writebacks
system.cpu0.dcache.writebacks::total          4238477                       # number of writebacks
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements         12136841                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.726900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          966402921                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12137353                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            79.622214                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle          6702500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.726900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999467                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999467                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1969218018                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1969218018                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst    966402966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      966402966                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    966402966                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       966402966                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    966402966                       # number of overall hits
system.cpu0.icache.overall_hits::total      966402966                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst     12137362                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     12137362                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst     12137362                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      12137362                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst     12137362                       # number of overall misses
system.cpu0.icache.overall_misses::total     12137362                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    978540328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    978540328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    978540328                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    978540328                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    978540328                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    978540328                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012404                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012404                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012404                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012404                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012404                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012404                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks     12136841                       # number of writebacks
system.cpu0.icache.writebacks::total         12136841                       # number of writebacks
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                         805                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   15892                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                         805                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   15892                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3345888383500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value 3345888383500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 3345888383500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON           3500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 3345888383500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               8                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.committedInsts                          8                       # Number of instructions committed
system.cpu1.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           6                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads                  24                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                  8.000000                       # Number of idle cycles
system.cpu1.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     87.50%     87.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     12.50%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         8                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iobus.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                51128                       # Transaction distribution
system.iobus.trans_dist::ReadResp               51128                       # Transaction distribution
system.iobus.trans_dist::WriteReq              187646                       # Transaction distribution
system.iobus.trans_dist::WriteResp             187646                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54742                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        55964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       154750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       322798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       322798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  477548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        68474                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        32290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       187239                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     10205048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     10205048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 10392287                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               161145                       # number of replacements
system.iocache.tags.tagsinuse                3.039238                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               161161                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         233121553001                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     3.039238                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.189952                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.189952                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1452591                       # Number of tag accesses
system.iocache.tags.data_accesses             1452591                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         8703                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8703                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       152696                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       152696                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       161399                       # number of demand (read+write) misses
system.iocache.demand_misses::total            161399                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       161399                       # number of overall misses
system.iocache.overall_misses::total           161399                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8703                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8703                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       152696                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       152696                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       161399                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          161399                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       161399                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         161399                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          152513                       # number of writebacks
system.iocache.writebacks::total               152513                       # number of writebacks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    972673                       # number of replacements
system.l2.tags.tagsinuse                 32715.210112                       # Cycle average of tags in use
system.l2.tags.total_refs                    35965679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1005428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.771511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   6702500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      153.348445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    12.399334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker    11.716142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      6923.442674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data     25614.303517                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.211287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.781687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998389                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            84                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15126                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002563                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997040                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 302451941                       # Number of tag accesses
system.l2.tags.data_accesses                302451941                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::cpu0.dtb.walker        605220                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker        316206                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  921426                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks      4238477                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4238477                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     11825370                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11825370                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks           28159                       # number of WriteClean hits
system.l2.WriteClean_hits::total                28159                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu0.data            42701                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                42701                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data           1499679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1499679                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst       11993802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11993802                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data       3921500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3921500                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.dtb.walker         605220                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker         316206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst             11993802                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              5421179                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18336407                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        605220                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker        316206                       # number of overall hits
system.l2.overall_hits::cpu0.inst            11993802                       # number of overall hits
system.l2.overall_hits::cpu0.data             5421179                       # number of overall hits
system.l2.overall_hits::total                18336407                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1854                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1632                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3486                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            508                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                508                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          521028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              521028                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst       143560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143560                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data       395481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          395481                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.dtb.walker         1854                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1632                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst             143560                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             916509                       # number of demand (read+write) misses
system.l2.demand_misses::total                1063555                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1854                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1632                       # number of overall misses
system.l2.overall_misses::cpu0.inst            143560                       # number of overall misses
system.l2.overall_misses::cpu0.data            916509                       # number of overall misses
system.l2.overall_misses::total               1063555                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       607074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker       317838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              924912                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks      4238477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4238477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     11825370                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11825370                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks        28159                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            28159                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        43209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            43209                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data       2020707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2020707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst     12137362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12137362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data      4316981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4316981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       607074                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker       317838                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst         12137362                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          6337688                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19399962                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       607074                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker       317838                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst        12137362                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         6337688                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19399962                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.003054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.005135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003769                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.011757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.011757                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.257844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257844                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.011828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011828                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.091611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091611                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.003054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.005135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.011828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.144613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054823                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.003054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.005135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.011828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.144613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054823                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               657220                       # number of writebacks
system.l2.writebacks::total                    657220                       # number of writebacks
system.membus.snoop_filter.tot_requests       2497600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1192486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         9468                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               54562                       # Transaction distribution
system.membus.trans_dist::ReadResp             605792                       # Transaction distribution
system.membus.trans_dist::WriteReq              40705                       # Transaction distribution
system.membus.trans_dist::WriteResp             40705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       809733                       # Transaction distribution
system.membus.trans_dist::WriteClean            31394                       # Transaction distribution
system.membus.trans_dist::CleanEvict           323177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1462                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             26                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1488                       # Transaction distribution
system.membus.trans_dist::ReadExReq            520074                       # Transaction distribution
system.membus.trans_dist::ReadExResp           520074                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        551230                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       139202                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp       139202                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        152696                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       152696                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       484023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       484023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       154750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         7852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3437567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3600195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4084218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     10322944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     10322944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       187239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bootmem.port           52                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        15704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    112128508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    112331503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122654447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1459957                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.022114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.147053                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1427672     97.79%     97.79% # Request fanout histogram
system.membus.snoop_fanout::1                   32285      2.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1459957                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests     37416341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18830612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       381713                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7286                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7285                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3345888387000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            1262868                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17717211                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             40705                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            40705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4238477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12136841                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           28159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2069384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           43209                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          43235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2020707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2020707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12137362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4316981                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq          129                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp          129                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq       139202                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp       139202                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     36429609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     19549000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       817206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1599406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              58395239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1553585080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    678899475                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side      1634412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      3198812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2237317815                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1007122                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42272256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20965260                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033533                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.180024                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20262233     96.65%     96.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 703026      3.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20965260                       # Request fanout histogram

---------- End Simulation Statistics   ----------
