Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue Nov  3 14:49:43 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.943        0.000                      0                  161        0.033        0.000                      0                  161        9.725        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 20.000}     40.000          25.000          
  clk_out1_video_pll  {0.000 15.150}     30.300          33.003          
  clk_out2_video_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                10.000        0.000                       0                     2  
  clk_out1_video_pll       27.943        0.000                      0                  136        0.033        0.000                      0                  136       14.875        0.000                       0                    69  
  clk_out2_video_pll       18.943        0.000                      0                   25        0.059        0.000                      0                   25        9.725        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         40.000      38.750     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.943ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/h_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.511ns (23.397%)  route 1.673ns (76.603%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 34.487 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.967ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.111     5.263    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.303 r  color_bar_m0/h_active_i_3/O
                         net (fo=1, routed)           0.552     5.855    color_bar_m0/h_active_i_3_n_0
    SLICE_X16Y106        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     6.050 r  color_bar_m0/h_active_i_1/O
                         net (fo=1, routed)           0.387     6.437    color_bar_m0/h_active_i_1_n_0
    SLICE_X16Y106        FDRE                                         r  color_bar_m0/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.758    34.487    color_bar_m0/clk_out1
    SLICE_X16Y106        FDRE                                         r  color_bar_m0/h_active_reg/C
                         clock pessimism             -0.029    34.458    
                         clock uncertainty           -0.104    34.354    
    SLICE_X16Y106        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    34.381    color_bar_m0/h_active_reg
  -------------------------------------------------------------------
                         required time                         34.381    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                 27.943    

Slack (MET) :             28.076ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.459ns (23.490%)  route 1.495ns (76.510%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 34.489 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.967ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.490     6.207    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X16Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.760    34.489    color_bar_m0/clk_out1
    SLICE_X16Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[11]/C
                         clock pessimism             -0.029    34.460    
                         clock uncertainty           -0.104    34.356    
    SLICE_X16Y108        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072    34.284    color_bar_m0/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         34.284    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                 28.076    

Slack (MET) :             28.078ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.459ns (23.514%)  route 1.493ns (76.486%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 34.489 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.967ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.488     6.205    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X16Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.760    34.489    color_bar_m0/clk_out1
    SLICE_X16Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[9]/C
                         clock pessimism             -0.029    34.460    
                         clock uncertainty           -0.104    34.356    
    SLICE_X16Y108        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    34.284    color_bar_m0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         34.284    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 28.078    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.459ns (23.182%)  route 1.521ns (76.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 34.482 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.967ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.516     6.233    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.753    34.482    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[1]/C
                         clock pessimism              0.033    34.515    
                         clock uncertainty           -0.104    34.410    
    SLICE_X15Y108        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    34.338    color_bar_m0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         34.338    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.459ns (23.182%)  route 1.521ns (76.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 34.482 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.967ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.516     6.233    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.753    34.482    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[2]/C
                         clock pessimism              0.033    34.515    
                         clock uncertainty           -0.104    34.410    
    SLICE_X15Y108        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    34.338    color_bar_m0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         34.338    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.459ns (23.182%)  route 1.521ns (76.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 34.482 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.967ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.516     6.233    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.753    34.482    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[3]/C
                         clock pessimism              0.033    34.515    
                         clock uncertainty           -0.104    34.410    
    SLICE_X15Y108        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    34.338    color_bar_m0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         34.338    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.459ns (23.182%)  route 1.521ns (76.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 34.482 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.967ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.516     6.233    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.753    34.482    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[4]/C
                         clock pessimism              0.033    34.515    
                         clock uncertainty           -0.104    34.410    
    SLICE_X15Y108        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072    34.338    color_bar_m0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         34.338    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.459ns (23.182%)  route 1.521ns (76.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 34.482 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.967ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.516     6.233    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.753    34.482    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[5]/C
                         clock pessimism              0.033    34.515    
                         clock uncertainty           -0.104    34.410    
    SLICE_X15Y108        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    34.338    color_bar_m0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         34.338    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.459ns (23.182%)  route 1.521ns (76.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 34.482 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.967ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.516     6.233    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.753    34.482    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/C
                         clock pessimism              0.033    34.515    
                         clock uncertainty           -0.104    34.410    
    SLICE_X15Y108        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    34.338    color_bar_m0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         34.338    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.249ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.459ns (25.787%)  route 1.321ns (74.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 34.488 - 30.300 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.061ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.967ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.986     4.253    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.352 f  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.623     4.975    color_bar_m0/h_cnt[8]
    SLICE_X15Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.152 f  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=7, routed)           0.182     5.334    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X15Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     5.455 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.200     5.655    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X16Y107        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.717 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.316     6.033    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X16Y107        FDRE                                         r  color_bar_m0/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.759    34.488    color_bar_m0/clk_out1
    SLICE_X16Y107        FDRE                                         r  color_bar_m0/v_cnt_reg[10]/C
                         clock pessimism             -0.029    34.459    
                         clock uncertainty           -0.104    34.355    
    SLICE_X16Y107        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    34.283    color_bar_m0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         34.283    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 28.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      0.996ns (routing 0.533ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.591ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.996     2.589    color_bar_m0/clk_out1
    SLICE_X16Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.630 r  color_bar_m0/h_cnt_reg[2]/Q
                         net (fo=8, routed)           0.062     2.692    color_bar_m0/h_cnt[2]
    SLICE_X15Y104        LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.020     2.712 r  color_bar_m0/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.007     2.719    color_bar_m0/data0[4]
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.127     2.515    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[4]/C
                         clock pessimism              0.123     2.639    
    SLICE_X15Y104        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.686    color_bar_m0/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Net Delay (Source):      1.000ns (routing 0.533ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.591ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.000     2.593    color_bar_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  color_bar_m0/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.632 r  color_bar_m0/v_cnt_reg[6]/Q
                         net (fo=5, routed)           0.031     2.663    color_bar_m0/v_cnt[6]
    SLICE_X15Y108        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.014     2.677 r  color_bar_m0/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     2.693    color_bar_m0/v_cnt[7]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.124     2.512    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/C
                         clock pessimism              0.095     2.607    
    SLICE_X15Y108        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.653    color_bar_m0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/active_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.056ns (37.086%)  route 0.095ns (62.914%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      0.999ns (routing 0.533ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.591ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.999     2.592    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.631 r  color_bar_m0/h_cnt_reg[3]/Q
                         net (fo=12, routed)          0.088     2.719    color_bar_m0/h_cnt[3]
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.736 r  color_bar_m0/active_x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.743    color_bar_m0/active_x0[3]
    SLICE_X17Y105        FDRE                                         r  color_bar_m0/active_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.133     2.521    color_bar_m0/clk_out1
    SLICE_X17Y105        FDRE                                         r  color_bar_m0/active_x_reg[3]/C
                         clock pessimism              0.123     2.645    
    SLICE_X17Y105        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.691    color_bar_m0/active_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      1.000ns (routing 0.533ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.591ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.000     2.593    color_bar_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  color_bar_m0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.632 r  color_bar_m0/v_cnt_reg[8]/Q
                         net (fo=3, routed)           0.027     2.659    color_bar_m0/v_cnt[8]
    SLICE_X15Y107        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     2.682 r  color_bar_m0/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.017     2.699    color_bar_m0/v_cnt[8]_i_1_n_0
    SLICE_X15Y107        FDRE                                         r  color_bar_m0/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.128     2.516    color_bar_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  color_bar_m0/v_cnt_reg[8]/C
                         clock pessimism              0.082     2.599    
    SLICE_X15Y107        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.645    color_bar_m0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 color_bar_m0/v_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.001ns (routing 0.533ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.591ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.001     2.594    color_bar_m0/clk_out1
    SLICE_X16Y107        FDRE                                         r  color_bar_m0/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.633 r  color_bar_m0/v_active_reg/Q
                         net (fo=6, routed)           0.029     2.662    color_bar_m0/v_active
    SLICE_X16Y107        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     2.676 r  color_bar_m0/v_active_i_1/O
                         net (fo=1, routed)           0.026     2.702    color_bar_m0/v_active_i_1_n_0
    SLICE_X16Y107        FDRE                                         r  color_bar_m0/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.130     2.518    color_bar_m0/clk_out1
    SLICE_X16Y107        FDRE                                         r  color_bar_m0/v_active_reg/C
                         clock pessimism              0.081     2.600    
    SLICE_X16Y107        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.646    color_bar_m0/v_active_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.072ns (64.865%)  route 0.039ns (35.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.997ns (routing 0.533ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.591ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.997     2.590    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.629 r  color_bar_m0/v_cnt_reg[1]/Q
                         net (fo=11, routed)          0.033     2.662    color_bar_m0/v_cnt[1]
    SLICE_X15Y108        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     2.695 r  color_bar_m0/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     2.701    color_bar_m0/v_cnt[2]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.124     2.512    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[2]/C
                         clock pessimism              0.083     2.596    
    SLICE_X15Y108        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.643    color_bar_m0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.072ns (64.865%)  route 0.039ns (35.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.997ns (routing 0.533ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.591ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.997     2.590    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.629 r  color_bar_m0/v_cnt_reg[1]/Q
                         net (fo=11, routed)          0.033     2.662    color_bar_m0/v_cnt[1]
    SLICE_X15Y108        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     2.695 r  color_bar_m0/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     2.701    color_bar_m0/v_cnt[4]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.124     2.512    color_bar_m0/clk_out1
    SLICE_X15Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[4]/C
                         clock pessimism              0.083     2.596    
    SLICE_X15Y108        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.643    color_bar_m0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/active_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.065ns (40.625%)  route 0.095ns (59.375%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      0.999ns (routing 0.533ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.591ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.999     2.592    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.631 r  color_bar_m0/h_cnt_reg[3]/Q
                         net (fo=12, routed)          0.088     2.719    color_bar_m0/h_cnt[3]
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     2.745 r  color_bar_m0/active_x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.752    color_bar_m0/active_x0[4]
    SLICE_X17Y105        FDRE                                         r  color_bar_m0/active_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.133     2.521    color_bar_m0/clk_out1
    SLICE_X17Y105        FDRE                                         r  color_bar_m0/active_x_reg[4]/C
                         clock pessimism              0.123     2.645    
    SLICE_X17Y105        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.691    color_bar_m0/active_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.053ns (42.400%)  route 0.072ns (57.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Net Delay (Source):      0.996ns (routing 0.533ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.591ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.996     2.589    color_bar_m0/clk_out1
    SLICE_X15Y105        FDRE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.628 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=13, routed)          0.055     2.683    color_bar_m0/h_cnt[7]
    SLICE_X15Y104        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.697 r  color_bar_m0/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.017     2.714    color_bar_m0/data0[9]
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.123     2.511    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[9]/C
                         clock pessimism              0.094     2.606    
    SLICE_X15Y104        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.652    color_bar_m0/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.062ns (52.101%)  route 0.057ns (47.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.999ns (routing 0.533ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.591ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.999     2.592    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.631 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.040     2.671    color_bar_m0/h_cnt[5]
    SLICE_X15Y104        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     2.694 r  color_bar_m0/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     2.711    color_bar_m0/data0[5]
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.127     2.515    color_bar_m0/clk_out1
    SLICE_X15Y104        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
                         clock pessimism              0.082     2.598    
    SLICE_X15Y104        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.644    color_bar_m0/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 15.150 }
Period(ns):         30.300
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         30.300      28.801     BUFGCE_X0Y8    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         30.300      29.050     MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.550         30.300      29.750     SLICE_X17Y105  color_bar_m0/active_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y104  color_bar_m0/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y104  color_bar_m0/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y104  color_bar_m0/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y104  color_bar_m0/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y104  color_bar_m0/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y107  color_bar_m0/hs_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y108  color_bar_m0/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y108  color_bar_m0/v_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y108  color_bar_m0/v_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y108  color_bar_m0/v_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X16Y106  color_bar_m0/h_active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y111  color_bar_m0/rgb_b_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y111  color_bar_m0/rgb_b_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y111  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y111  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y111  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y111  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X14Y104  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X16Y105  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y111  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       18.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.943ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/pwm_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.518ns (54.931%)  route 0.425ns (45.069%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 24.034 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.836ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.354     4.544    ax_pwm_m0/duty_r[22]
    SLICE_X22Y94         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.692 r  ax_pwm_m0/pwm_r0_carry_i_11/O
                         net (fo=1, routed)           0.012     4.704    ax_pwm_m0/pwm_r0_carry_i_11_n_0
    SLICE_X22Y94         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.901 r  ax_pwm_m0/pwm_r0_carry/CO[7]
                         net (fo=1, routed)           0.028     4.929    ax_pwm_m0/pwm_r0_carry_n_0
    SLICE_X22Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     5.006 r  ax_pwm_m0/pwm_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.031     5.037    ax_pwm_m0/pwm_r0_carry__0_n_4
    SLICE_X22Y95         FDCE                                         r  ax_pwm_m0/pwm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.600    24.034    ax_pwm_m0/clk_out2
    SLICE_X22Y95         FDCE                                         r  ax_pwm_m0/pwm_r_reg/C
                         clock pessimism              0.018    24.052    
                         clock uncertainty           -0.099    23.953    
    SLICE_X22Y95         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    23.980    ax_pwm_m0/pwm_r_reg
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                 18.943    

Slack (MET) :             18.947ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.652ns (69.141%)  route 0.291ns (30.859%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 24.038 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.836ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.832 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.860    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.006 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     5.037    ax_pwm_m0/period_cnt_reg[16]_i_1_n_8
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.604    24.038    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.018    24.056    
                         clock uncertainty           -0.099    23.957    
    SLICE_X23Y95         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    23.984    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         23.984    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                 18.947    

Slack (MET) :             18.948ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.651ns (69.108%)  route 0.291ns (30.892%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 24.038 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.836ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.832 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.860    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.005 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     5.036    ax_pwm_m0/period_cnt_reg[16]_i_1_n_10
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.604    24.038    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/C
                         clock pessimism              0.018    24.056    
                         clock uncertainty           -0.099    23.957    
    SLICE_X23Y95         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    23.984    ax_pwm_m0/period_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         23.984    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 18.948    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.635ns (68.501%)  route 0.292ns (31.499%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 24.038 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.836ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.832 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.860    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.989 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.032     5.021    ax_pwm_m0/period_cnt_reg[16]_i_1_n_9
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.604    24.038    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism              0.018    24.056    
                         clock uncertainty           -0.099    23.957    
    SLICE_X23Y95         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027    23.984    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         23.984    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.984ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.610ns (67.628%)  route 0.292ns (32.373%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 24.034 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.836ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.832 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.860    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.964 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.032     4.996    ax_pwm_m0/period_cnt_reg[16]_i_1_n_12
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.600    24.034    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.018    24.052    
                         clock uncertainty           -0.099    23.953    
    SLICE_X23Y95         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    23.980    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                 18.984    

Slack (MET) :             18.985ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.615ns (67.956%)  route 0.290ns (32.044%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 24.038 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.836ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.832 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.860    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.969 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.030     4.999    ax_pwm_m0/period_cnt_reg[16]_i_1_n_11
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.604    24.038    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/C
                         clock pessimism              0.018    24.056    
                         clock uncertainty           -0.099    23.957    
    SLICE_X23Y95         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    23.984    ax_pwm_m0/period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         23.984    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                 18.985    

Slack (MET) :             18.992ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.603ns (67.450%)  route 0.291ns (32.550%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 24.034 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.836ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.832 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.860    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.957 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.031     4.988    ax_pwm_m0/period_cnt_reg[16]_i_1_n_14
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.600    24.034    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.018    24.052    
                         clock uncertainty           -0.099    23.953    
    SLICE_X23Y95         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    23.980    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                 18.992    

Slack (MET) :             18.992ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.629ns (70.516%)  route 0.263ns (29.484%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 24.032 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.836ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.986    ax_pwm_m0/period_cnt_reg[8]_i_1_n_8
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.598    24.032    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.018    24.050    
                         clock uncertainty           -0.099    23.951    
    SLICE_X23Y94         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    23.978    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                 18.992    

Slack (MET) :             18.993ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.628ns (70.483%)  route 0.263ns (29.517%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 24.032 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.836ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.954 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.985    ax_pwm_m0/period_cnt_reg[8]_i_1_n_10
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.598    24.032    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/C
                         clock pessimism              0.018    24.050    
                         clock uncertainty           -0.099    23.951    
    SLICE_X23Y94         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    23.978    ax_pwm_m0/period_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 18.993    

Slack (MET) :             19.002ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.592ns (66.968%)  route 0.292ns (33.032%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 24.034 - 20.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.916ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.836ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.822     4.094    ax_pwm_m0/clk_out2
    SLICE_X22Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.190 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.193     4.383    ax_pwm_m0/duty_r[22]
    SLICE_X23Y93         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.532 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     4.543    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.781 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.809    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.832 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.860    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.946 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.032     4.978    ax_pwm_m0/period_cnt_reg[16]_i_1_n_13
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.600    24.034    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.018    24.052    
                         clock uncertainty           -0.099    23.953    
    SLICE_X23Y95         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    23.980    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 19.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.451%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.912ns (routing 0.461ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.512ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.912     2.508    ax_pwm_m0/clk_out2
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.547 r  ax_pwm_m0/period_cnt_reg[3]/Q
                         net (fo=3, routed)           0.048     2.595    ax_pwm_m0/period_cnt_reg[3]
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.612 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.619    ax_pwm_m0/period_cnt_reg[0]_i_1_n_12
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.032     2.424    ax_pwm_m0/clk_out2
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
                         clock pessimism              0.089     2.514    
    SLICE_X23Y93         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.560    ax_pwm_m0/period_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.451%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.091ns
  Clock Net Delay (Source):      0.910ns (routing 0.461ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.512ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.910     2.506    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.545 r  ax_pwm_m0/period_cnt_reg[11]/Q
                         net (fo=3, routed)           0.048     2.593    ax_pwm_m0/period_cnt_reg[11]
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.610 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.617    ax_pwm_m0/period_cnt_reg[8]_i_1_n_12
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.028     2.420    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
                         clock pessimism              0.091     2.512    
    SLICE_X23Y94         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.558    ax_pwm_m0/period_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.451%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Net Delay (Source):      0.914ns (routing 0.461ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.512ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.914     2.510    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.549 r  ax_pwm_m0/period_cnt_reg[19]/Q
                         net (fo=3, routed)           0.048     2.597    ax_pwm_m0/period_cnt_reg[19]
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.614 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.621    ax_pwm_m0/period_cnt_reg[16]_i_1_n_12
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.033     2.425    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.090     2.516    
    SLICE_X23Y95         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.562    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Net Delay (Source):      0.914ns (routing 0.461ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.512ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.914     2.510    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.549 r  ax_pwm_m0/period_cnt_reg[17]/Q
                         net (fo=3, routed)           0.049     2.598    ax_pwm_m0/period_cnt_reg[17]
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.615 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.622    ax_pwm_m0/period_cnt_reg[16]_i_1_n_14
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.033     2.425    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.090     2.516    
    SLICE_X23Y95         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.562    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.091ns
  Clock Net Delay (Source):      0.910ns (routing 0.461ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.512ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.910     2.506    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.545 r  ax_pwm_m0/period_cnt_reg[9]/Q
                         net (fo=3, routed)           0.049     2.594    ax_pwm_m0/period_cnt_reg[9]
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.611 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.618    ax_pwm_m0/period_cnt_reg[8]_i_1_n_14
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.028     2.420    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/C
                         clock pessimism              0.091     2.512    
    SLICE_X23Y94         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.558    ax_pwm_m0/period_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      0.915ns (routing 0.461ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.512ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.915     2.511    ax_pwm_m0/clk_out2
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.550 r  ax_pwm_m0/period_cnt_reg[7]/Q
                         net (fo=3, routed)           0.050     2.600    ax_pwm_m0/period_cnt_reg[7]
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.617 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.624    ax_pwm_m0/period_cnt_reg[0]_i_1_n_8
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.036     2.428    ax_pwm_m0/clk_out2
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
                         clock pessimism              0.088     2.517    
    SLICE_X23Y93         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.563    ax_pwm_m0/period_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.917ns (routing 0.461ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.512ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.917     2.513    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.552 r  ax_pwm_m0/period_cnt_reg[23]/Q
                         net (fo=3, routed)           0.050     2.602    ax_pwm_m0/period_cnt_reg[23]
    SLICE_X23Y95         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.619 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.626    ax_pwm_m0/period_cnt_reg[16]_i_1_n_8
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.037     2.429    ax_pwm_m0/clk_out2
    SLICE_X23Y95         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.089     2.519    
    SLICE_X23Y95         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.565    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.912ns (routing 0.461ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.512ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.912     2.508    ax_pwm_m0/clk_out2
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.547 r  ax_pwm_m0/period_cnt_reg[2]/Q
                         net (fo=3, routed)           0.050     2.597    ax_pwm_m0/period_cnt_reg[2]
    SLICE_X23Y93         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.614 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.621    ax_pwm_m0/period_cnt_reg[0]_i_1_n_13
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.032     2.424    ax_pwm_m0/clk_out2
    SLICE_X23Y93         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
                         clock pessimism              0.089     2.514    
    SLICE_X23Y93         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.560    ax_pwm_m0/period_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.091ns
  Clock Net Delay (Source):      0.910ns (routing 0.461ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.512ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.910     2.506    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.545 r  ax_pwm_m0/period_cnt_reg[10]/Q
                         net (fo=3, routed)           0.050     2.595    ax_pwm_m0/period_cnt_reg[10]
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.612 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.619    ax_pwm_m0/period_cnt_reg[8]_i_1_n_13
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.028     2.420    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
                         clock pessimism              0.091     2.512    
    SLICE_X23Y94         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.558    ax_pwm_m0/period_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Net Delay (Source):      0.913ns (routing 0.461ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.512ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.913     2.509    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.548 r  ax_pwm_m0/period_cnt_reg[15]/Q
                         net (fo=3, routed)           0.050     2.598    ax_pwm_m0/period_cnt_reg[15]
    SLICE_X23Y94         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.615 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.622    ax_pwm_m0/period_cnt_reg[8]_i_1_n_8
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.032     2.424    ax_pwm_m0/clk_out2
    SLICE_X23Y94         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.090     2.515    
    SLICE_X23Y94         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.561    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         20.000      18.501     BUFGCE_X0Y14  video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         20.000      18.750     MMCM_X0Y0     video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y93  ax_pwm_m0/duty_r_reg[22]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X23Y93  ax_pwm_m0/period_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y93  ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y95  ax_pwm_m0/period_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y93  ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y93  ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y93  ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X23Y94  ax_pwm_m0/period_cnt_reg[14]/C



