INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/8_adder_4bit/8_adder_4bit.srcs/sources_1/new/adder_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/8_adder_4bit/8_adder_4bit.srcs/sim_1/new/adder_4bit_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_4bit_sim'
