<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4772" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4772{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4772{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4772{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4772{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4772{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_4772{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4772{left:429px;bottom:998px;letter-spacing:-0.13px;}
#t8_4772{left:523px;bottom:998px;letter-spacing:-0.12px;}
#t9_4772{left:705px;bottom:998px;}
#ta_4772{left:708px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4772{left:523px;bottom:981px;letter-spacing:-0.11px;}
#tc_4772{left:680px;bottom:981px;}
#td_4772{left:683px;bottom:981px;letter-spacing:-0.12px;}
#te_4772{left:523px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tf_4772{left:523px;bottom:943px;letter-spacing:-0.11px;}
#tg_4772{left:523px;bottom:926px;letter-spacing:-0.13px;}
#th_4772{left:81px;bottom:973px;letter-spacing:-0.17px;}
#ti_4772{left:138px;bottom:973px;letter-spacing:-0.16px;}
#tj_4772{left:189px;bottom:973px;letter-spacing:-0.15px;}
#tk_4772{left:429px;bottom:973px;letter-spacing:-0.13px;}
#tl_4772{left:81px;bottom:949px;letter-spacing:-0.16px;}
#tm_4772{left:138px;bottom:949px;letter-spacing:-0.16px;}
#tn_4772{left:189px;bottom:949px;letter-spacing:-0.15px;}
#to_4772{left:429px;bottom:949px;letter-spacing:-0.13px;}
#tp_4772{left:81px;bottom:924px;letter-spacing:-0.16px;}
#tq_4772{left:138px;bottom:924px;letter-spacing:-0.16px;}
#tr_4772{left:189px;bottom:924px;letter-spacing:-0.14px;}
#ts_4772{left:429px;bottom:924px;letter-spacing:-0.12px;}
#tt_4772{left:81px;bottom:900px;letter-spacing:-0.16px;}
#tu_4772{left:138px;bottom:900px;letter-spacing:-0.16px;}
#tv_4772{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tw_4772{left:429px;bottom:900px;letter-spacing:-0.13px;}
#tx_4772{left:523px;bottom:900px;letter-spacing:-0.12px;}
#ty_4772{left:705px;bottom:900px;}
#tz_4772{left:708px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4772{left:523px;bottom:883px;letter-spacing:-0.11px;}
#t11_4772{left:680px;bottom:883px;}
#t12_4772{left:683px;bottom:883px;letter-spacing:-0.12px;}
#t13_4772{left:523px;bottom:862px;letter-spacing:-0.12px;}
#t14_4772{left:523px;bottom:845px;letter-spacing:-0.12px;}
#t15_4772{left:81px;bottom:875px;letter-spacing:-0.16px;}
#t16_4772{left:138px;bottom:875px;letter-spacing:-0.16px;}
#t17_4772{left:189px;bottom:875px;letter-spacing:-0.15px;}
#t18_4772{left:429px;bottom:875px;letter-spacing:-0.12px;}
#t19_4772{left:81px;bottom:851px;letter-spacing:-0.16px;}
#t1a_4772{left:138px;bottom:851px;letter-spacing:-0.16px;}
#t1b_4772{left:189px;bottom:851px;letter-spacing:-0.15px;}
#t1c_4772{left:429px;bottom:851px;letter-spacing:-0.13px;}
#t1d_4772{left:81px;bottom:826px;letter-spacing:-0.16px;}
#t1e_4772{left:138px;bottom:826px;letter-spacing:-0.16px;}
#t1f_4772{left:189px;bottom:826px;letter-spacing:-0.14px;}
#t1g_4772{left:429px;bottom:826px;letter-spacing:-0.12px;}
#t1h_4772{left:81px;bottom:802px;letter-spacing:-0.16px;}
#t1i_4772{left:138px;bottom:802px;letter-spacing:-0.16px;}
#t1j_4772{left:189px;bottom:802px;letter-spacing:-0.14px;}
#t1k_4772{left:429px;bottom:802px;letter-spacing:-0.13px;}
#t1l_4772{left:523px;bottom:802px;letter-spacing:-0.12px;}
#t1m_4772{left:705px;bottom:802px;}
#t1n_4772{left:708px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_4772{left:523px;bottom:785px;letter-spacing:-0.11px;}
#t1p_4772{left:680px;bottom:785px;}
#t1q_4772{left:683px;bottom:785px;letter-spacing:-0.12px;}
#t1r_4772{left:523px;bottom:764px;letter-spacing:-0.12px;}
#t1s_4772{left:523px;bottom:747px;letter-spacing:-0.12px;}
#t1t_4772{left:81px;bottom:778px;letter-spacing:-0.16px;}
#t1u_4772{left:138px;bottom:778px;letter-spacing:-0.16px;}
#t1v_4772{left:189px;bottom:778px;letter-spacing:-0.15px;}
#t1w_4772{left:429px;bottom:778px;letter-spacing:-0.12px;}
#t1x_4772{left:81px;bottom:753px;letter-spacing:-0.16px;}
#t1y_4772{left:138px;bottom:753px;letter-spacing:-0.16px;}
#t1z_4772{left:189px;bottom:753px;letter-spacing:-0.15px;}
#t20_4772{left:429px;bottom:753px;letter-spacing:-0.13px;}
#t21_4772{left:81px;bottom:729px;letter-spacing:-0.16px;}
#t22_4772{left:138px;bottom:729px;letter-spacing:-0.16px;}
#t23_4772{left:189px;bottom:729px;letter-spacing:-0.14px;}
#t24_4772{left:429px;bottom:729px;letter-spacing:-0.12px;}
#t25_4772{left:81px;bottom:704px;letter-spacing:-0.17px;}
#t26_4772{left:138px;bottom:704px;letter-spacing:-0.17px;}
#t27_4772{left:188px;bottom:704px;letter-spacing:-0.15px;}
#t28_4772{left:429px;bottom:704px;letter-spacing:-0.14px;}
#t29_4772{left:523px;bottom:704px;letter-spacing:-0.11px;}
#t2a_4772{left:189px;bottom:680px;letter-spacing:-0.11px;}
#t2b_4772{left:429px;bottom:680px;letter-spacing:-0.14px;}
#t2c_4772{left:523px;bottom:680px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_4772{left:523px;bottom:658px;letter-spacing:-0.11px;}
#t2e_4772{left:189px;bottom:634px;letter-spacing:-0.11px;}
#t2f_4772{left:429px;bottom:634px;letter-spacing:-0.14px;}
#t2g_4772{left:523px;bottom:634px;letter-spacing:-0.14px;}
#t2h_4772{left:189px;bottom:609px;letter-spacing:-0.15px;}
#t2i_4772{left:429px;bottom:609px;letter-spacing:-0.14px;}
#t2j_4772{left:523px;bottom:609px;letter-spacing:-0.12px;}
#t2k_4772{left:523px;bottom:588px;letter-spacing:-0.11px;}
#t2l_4772{left:523px;bottom:571px;letter-spacing:-0.11px;}
#t2m_4772{left:523px;bottom:554px;letter-spacing:-0.11px;}
#t2n_4772{left:523px;bottom:538px;letter-spacing:-0.1px;}
#t2o_4772{left:189px;bottom:513px;letter-spacing:-0.14px;}
#t2p_4772{left:429px;bottom:513px;letter-spacing:-0.14px;}
#t2q_4772{left:523px;bottom:513px;letter-spacing:-0.13px;}
#t2r_4772{left:189px;bottom:489px;letter-spacing:-0.14px;}
#t2s_4772{left:429px;bottom:489px;letter-spacing:-0.14px;}
#t2t_4772{left:523px;bottom:489px;letter-spacing:-0.12px;}
#t2u_4772{left:523px;bottom:467px;letter-spacing:-0.11px;}
#t2v_4772{left:189px;bottom:443px;letter-spacing:-0.14px;}
#t2w_4772{left:523px;bottom:443px;letter-spacing:-0.14px;}
#t2x_4772{left:81px;bottom:419px;letter-spacing:-0.17px;}
#t2y_4772{left:138px;bottom:419px;letter-spacing:-0.17px;}
#t2z_4772{left:188px;bottom:419px;letter-spacing:-0.15px;}
#t30_4772{left:429px;bottom:419px;letter-spacing:-0.14px;}
#t31_4772{left:523px;bottom:419px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t32_4772{left:523px;bottom:397px;letter-spacing:-0.12px;}
#t33_4772{left:81px;bottom:373px;letter-spacing:-0.17px;}
#t34_4772{left:138px;bottom:373px;letter-spacing:-0.16px;}
#t35_4772{left:188px;bottom:373px;letter-spacing:-0.16px;}
#t36_4772{left:429px;bottom:373px;letter-spacing:-0.14px;}
#t37_4772{left:523px;bottom:373px;letter-spacing:-0.12px;}
#t38_4772{left:523px;bottom:351px;letter-spacing:-0.13px;}
#t39_4772{left:189px;bottom:327px;letter-spacing:-0.13px;}
#t3a_4772{left:523px;bottom:327px;letter-spacing:-0.11px;word-spacing:-0.96px;}
#t3b_4772{left:523px;bottom:310px;letter-spacing:-0.12px;}
#t3c_4772{left:189px;bottom:286px;letter-spacing:-0.14px;}
#t3d_4772{left:523px;bottom:286px;letter-spacing:-0.14px;}
#t3e_4772{left:81px;bottom:261px;letter-spacing:-0.17px;}
#t3f_4772{left:138px;bottom:261px;letter-spacing:-0.17px;}
#t3g_4772{left:188px;bottom:261px;letter-spacing:-0.15px;}
#t3h_4772{left:429px;bottom:261px;letter-spacing:-0.13px;}
#t3i_4772{left:523px;bottom:261px;letter-spacing:-0.12px;}
#t3j_4772{left:523px;bottom:240px;letter-spacing:-0.12px;}
#t3k_4772{left:81px;bottom:215px;letter-spacing:-0.16px;}
#t3l_4772{left:138px;bottom:215px;letter-spacing:-0.16px;}
#t3m_4772{left:189px;bottom:215px;letter-spacing:-0.16px;}
#t3n_4772{left:429px;bottom:215px;letter-spacing:-0.13px;}
#t3o_4772{left:523px;bottom:215px;letter-spacing:-0.13px;}
#t3p_4772{left:523px;bottom:194px;letter-spacing:-0.12px;}
#t3q_4772{left:81px;bottom:169px;letter-spacing:-0.16px;}
#t3r_4772{left:138px;bottom:169px;letter-spacing:-0.16px;}
#t3s_4772{left:189px;bottom:169px;letter-spacing:-0.13px;}
#t3t_4772{left:429px;bottom:169px;letter-spacing:-0.13px;}
#t3u_4772{left:523px;bottom:169px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_4772{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t3w_4772{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3x_4772{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3y_4772{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t3z_4772{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t40_4772{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t41_4772{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t42_4772{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t43_4772{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4772{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4772{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4772{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4772{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4772{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4772{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4772" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4772Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4772" style="-webkit-user-select: none;"><object width="935" height="1210" data="4772/4772.svg" type="image/svg+xml" id="pdf4772" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4772" class="t s1_4772">2-250 </span><span id="t2_4772" class="t s1_4772">Vol. 4 </span>
<span id="t3_4772" class="t s2_4772">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4772" class="t s3_4772">44CH </span><span id="t5_4772" class="t s3_4772">1100 </span><span id="t6_4772" class="t s3_4772">IA32_MC19_CTL </span><span id="t7_4772" class="t s3_4772">Package </span><span id="t8_4772" class="t s3_4772">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4772" class="t s4_4772">i</span><span id="ta_4772" class="t s3_4772">_CTL MSRs,” through </span>
<span id="tb_4772" class="t s3_4772">Section 16.3.2.4, “IA32_MC</span><span id="tc_4772" class="t s4_4772">i</span><span id="td_4772" class="t s3_4772">_MISC MSRs.” </span>
<span id="te_4772" class="t s3_4772">Bank MC19 reports MC errors from the following pair of </span>
<span id="tf_4772" class="t s3_4772">CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, </span>
<span id="tg_4772" class="t s3_4772">CBo11, CBo14, CBo17. </span>
<span id="th_4772" class="t s3_4772">44DH </span><span id="ti_4772" class="t s3_4772">1101 </span><span id="tj_4772" class="t s3_4772">IA32_MC19_STATUS </span><span id="tk_4772" class="t s3_4772">Package </span>
<span id="tl_4772" class="t s3_4772">44EH </span><span id="tm_4772" class="t s3_4772">1102 </span><span id="tn_4772" class="t s3_4772">IA32_MC19_ADDR </span><span id="to_4772" class="t s3_4772">Package </span>
<span id="tp_4772" class="t s3_4772">44FH </span><span id="tq_4772" class="t s3_4772">1103 </span><span id="tr_4772" class="t s3_4772">IA32_MC19_MISC </span><span id="ts_4772" class="t s3_4772">Package </span>
<span id="tt_4772" class="t s3_4772">450H </span><span id="tu_4772" class="t s3_4772">1104 </span><span id="tv_4772" class="t s3_4772">IA32_MC20_CTL </span><span id="tw_4772" class="t s3_4772">Package </span><span id="tx_4772" class="t s3_4772">See Section 16.3.2.1, “IA32_MC</span><span id="ty_4772" class="t s4_4772">i</span><span id="tz_4772" class="t s3_4772">_CTL MSRs,” through </span>
<span id="t10_4772" class="t s3_4772">Section 16.3.2.4, “IA32_MC</span><span id="t11_4772" class="t s4_4772">i</span><span id="t12_4772" class="t s3_4772">_MISC MSRs.” </span>
<span id="t13_4772" class="t s3_4772">Bank MC20 reports MC errors from the Intel QPI 1 </span>
<span id="t14_4772" class="t s3_4772">module. </span>
<span id="t15_4772" class="t s3_4772">451H </span><span id="t16_4772" class="t s3_4772">1105 </span><span id="t17_4772" class="t s3_4772">IA32_MC20_STATUS </span><span id="t18_4772" class="t s3_4772">Package </span>
<span id="t19_4772" class="t s3_4772">452H </span><span id="t1a_4772" class="t s3_4772">1106 </span><span id="t1b_4772" class="t s3_4772">IA32_MC20_ADDR </span><span id="t1c_4772" class="t s3_4772">Package </span>
<span id="t1d_4772" class="t s3_4772">453H </span><span id="t1e_4772" class="t s3_4772">1107 </span><span id="t1f_4772" class="t s3_4772">IA32_MC20_MISC </span><span id="t1g_4772" class="t s3_4772">Package </span>
<span id="t1h_4772" class="t s3_4772">454H </span><span id="t1i_4772" class="t s3_4772">1108 </span><span id="t1j_4772" class="t s3_4772">IA32_MC21_CTL </span><span id="t1k_4772" class="t s3_4772">Package </span><span id="t1l_4772" class="t s3_4772">See Section 16.3.2.1, “IA32_MC</span><span id="t1m_4772" class="t s4_4772">i</span><span id="t1n_4772" class="t s3_4772">_CTL MSRs,” through </span>
<span id="t1o_4772" class="t s3_4772">Section 16.3.2.4, “IA32_MC</span><span id="t1p_4772" class="t s4_4772">i</span><span id="t1q_4772" class="t s3_4772">_MISC MSRs.” </span>
<span id="t1r_4772" class="t s3_4772">Bank MC21 reports MC errors from the Intel QPI 2 </span>
<span id="t1s_4772" class="t s3_4772">module. </span>
<span id="t1t_4772" class="t s3_4772">455H </span><span id="t1u_4772" class="t s3_4772">1109 </span><span id="t1v_4772" class="t s3_4772">IA32_MC21_STATUS </span><span id="t1w_4772" class="t s3_4772">Package </span>
<span id="t1x_4772" class="t s3_4772">456H </span><span id="t1y_4772" class="t s3_4772">1110 </span><span id="t1z_4772" class="t s3_4772">IA32_MC21_ADDR </span><span id="t20_4772" class="t s3_4772">Package </span>
<span id="t21_4772" class="t s3_4772">457H </span><span id="t22_4772" class="t s3_4772">1111 </span><span id="t23_4772" class="t s3_4772">IA32_MC21_MISC </span><span id="t24_4772" class="t s3_4772">Package </span>
<span id="t25_4772" class="t s3_4772">606H </span><span id="t26_4772" class="t s3_4772">1542 </span><span id="t27_4772" class="t s3_4772">MSR_RAPL_POWER_UNIT </span><span id="t28_4772" class="t s3_4772">Package </span><span id="t29_4772" class="t s3_4772">Unit Multipliers Used in RAPL Interfaces (R/O) </span>
<span id="t2a_4772" class="t s3_4772">3:0 </span><span id="t2b_4772" class="t s3_4772">Package </span><span id="t2c_4772" class="t s3_4772">Power Units </span>
<span id="t2d_4772" class="t s3_4772">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t2e_4772" class="t s3_4772">7:4 </span><span id="t2f_4772" class="t s3_4772">Package </span><span id="t2g_4772" class="t s3_4772">Reserved </span>
<span id="t2h_4772" class="t s3_4772">12:8 </span><span id="t2i_4772" class="t s3_4772">Package </span><span id="t2j_4772" class="t s3_4772">Energy Status Units </span>
<span id="t2k_4772" class="t s3_4772">Energy related information (in Joules) is based on the </span>
<span id="t2l_4772" class="t s3_4772">multiplier, 1/2^ESU; where ESU is an unsigned integer </span>
<span id="t2m_4772" class="t s3_4772">represented by bits 12:8. Default value is 0EH (or 61 </span>
<span id="t2n_4772" class="t s3_4772">micro-joules). </span>
<span id="t2o_4772" class="t s3_4772">15:13 </span><span id="t2p_4772" class="t s3_4772">Package </span><span id="t2q_4772" class="t s3_4772">Reserved </span>
<span id="t2r_4772" class="t s3_4772">19:16 </span><span id="t2s_4772" class="t s3_4772">Package </span><span id="t2t_4772" class="t s3_4772">Time Units </span>
<span id="t2u_4772" class="t s3_4772">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t2v_4772" class="t s3_4772">63:20 </span><span id="t2w_4772" class="t s3_4772">Reserved </span>
<span id="t2x_4772" class="t s3_4772">618H </span><span id="t2y_4772" class="t s3_4772">1560 </span><span id="t2z_4772" class="t s3_4772">MSR_DRAM_POWER_LIMIT </span><span id="t30_4772" class="t s3_4772">Package </span><span id="t31_4772" class="t s3_4772">DRAM RAPL Power Limit Control (R/W) </span>
<span id="t32_4772" class="t s3_4772">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t33_4772" class="t s3_4772">619H </span><span id="t34_4772" class="t s3_4772">1561 </span><span id="t35_4772" class="t s3_4772">MSR_DRAM_ENERGY_STATUS </span><span id="t36_4772" class="t s3_4772">Package </span><span id="t37_4772" class="t s3_4772">DRAM Energy Status (R/O) </span>
<span id="t38_4772" class="t s3_4772">Energy Consumed by DRAM devices. </span>
<span id="t39_4772" class="t s3_4772">31:0 </span><span id="t3a_4772" class="t s3_4772">Energy in 15.3 micro-joules. Requires BIOS configuration </span>
<span id="t3b_4772" class="t s3_4772">to enable DRAM RAPL mode 0 (Direct VR). </span>
<span id="t3c_4772" class="t s3_4772">63:32 </span><span id="t3d_4772" class="t s3_4772">Reserved </span>
<span id="t3e_4772" class="t s3_4772">61BH </span><span id="t3f_4772" class="t s3_4772">1563 </span><span id="t3g_4772" class="t s3_4772">MSR_DRAM_PERF_STATUS </span><span id="t3h_4772" class="t s3_4772">Package </span><span id="t3i_4772" class="t s3_4772">DRAM Performance Throttling Status (R/O) </span>
<span id="t3j_4772" class="t s3_4772">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t3k_4772" class="t s3_4772">61CH </span><span id="t3l_4772" class="t s3_4772">1564 </span><span id="t3m_4772" class="t s3_4772">MSR_DRAM_POWER_INFO </span><span id="t3n_4772" class="t s3_4772">Package </span><span id="t3o_4772" class="t s3_4772">DRAM RAPL Parameters (R/W) </span>
<span id="t3p_4772" class="t s3_4772">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t3q_4772" class="t s3_4772">61EH </span><span id="t3r_4772" class="t s3_4772">1566 </span><span id="t3s_4772" class="t s3_4772">MSR_PCIE_PLL_RATIO </span><span id="t3t_4772" class="t s3_4772">Package </span><span id="t3u_4772" class="t s3_4772">Configuration of PCIE PLL Relative to BCLK(R/W) </span>
<span id="t3v_4772" class="t s5_4772">Table 2-32. </span><span id="t3w_4772" class="t s5_4772">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t3x_4772" class="t s6_4772">Register </span>
<span id="t3y_4772" class="t s6_4772">Address </span><span id="t3z_4772" class="t s6_4772">Register Name / Bit Fields </span><span id="t40_4772" class="t s6_4772">Scope </span><span id="t41_4772" class="t s6_4772">Bit Description </span>
<span id="t42_4772" class="t s6_4772">Hex </span><span id="t43_4772" class="t s6_4772">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
