{
  "processor": "Intel Pentium",
  "manufacturer": "Intel",
  "year": 1993,
  "schema_version": "1.0",
  "source": "Intel Pentium Processor Family Developer's Manual, Volume 3: Architecture and Programming Manual, 1995",
  "clock_mhz_range": "60-200",
  "instruction_count": 170,
  "notes": "First superscalar x86. Dual U/V integer pipelines can issue 2 instructions/cycle. 8KB I-cache, 8KB D-cache (both 2-way set associative). Hardware branch prediction with BTB. Cycle counts shown for U-pipe; V-pipe pairable instructions can overlap. FPU is pipelined.",
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to register. UV-pairable"},
    {"mnemonic": "MOV", "operands": "reg, mem", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Memory to register (cache hit). UV-pairable"},
    {"mnemonic": "MOV", "operands": "mem, reg", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Register to memory (cache hit). UV-pairable"},
    {"mnemonic": "MOV", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to register. UV-pairable"},
    {"mnemonic": "MOV", "operands": "mem, imm", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to memory. UV-pairable"},
    {"mnemonic": "MOV", "operands": "seg, reg16", "bytes": 2, "cycles": 1, "cycles_note": "1 real / varies protected", "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to segment, NP (not pairable)"},
    {"mnemonic": "MOVSX", "operands": "reg, reg/mem", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Sign extend. NP"},
    {"mnemonic": "MOVZX", "operands": "reg, reg/mem", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Zero extend. NP"},
    {"mnemonic": "PUSH", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register. UV-pairable"},
    {"mnemonic": "PUSH", "operands": "imm", "bytes": 5, "cycles": 1, "category": "stack", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Push immediate. UV-pairable"},
    {"mnemonic": "PUSH", "operands": "mem", "bytes": 2, "cycles": 2, "category": "stack", "addressing_mode": "memory", "flags_affected": "none", "notes": "Push memory. NP"},
    {"mnemonic": "POP", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register. UV-pairable"},
    {"mnemonic": "POP", "operands": "mem", "bytes": 2, "cycles": 3, "category": "stack", "addressing_mode": "memory", "flags_affected": "none", "notes": "Pop to memory. NP"},
    {"mnemonic": "PUSHA", "operands": "", "bytes": 1, "cycles": 5, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push all. NP"},
    {"mnemonic": "POPA", "operands": "", "bytes": 1, "cycles": 5, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Pop all. NP"},
    {"mnemonic": "PUSHF", "operands": "", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push flags. NP"},
    {"mnemonic": "POPF", "operands": "", "bytes": 1, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop flags. NP"},
    {"mnemonic": "XCHG", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange registers. NP"},
    {"mnemonic": "XCHG", "operands": "reg, mem", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Exchange with memory (bus locked). NP"},
    {"mnemonic": "LEA", "operands": "reg, mem", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load effective address. UV-pairable"},
    {"mnemonic": "BSWAP", "operands": "reg32", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Byte swap. NP"},
    {"mnemonic": "XADD", "operands": "reg, reg", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Exchange and add. NP"},
    {"mnemonic": "CMPXCHG", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare and exchange. NP"},
    {"mnemonic": "CMPXCHG8B", "operands": "mem64", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "ZF", "notes": "Compare and exchange 8 bytes (Pentium new). NP"},
    {"mnemonic": "CMOVcc", "operands": "reg, reg/mem", "bytes": 3, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Conditional move (Pentium Pro, available on later P5 steppings). NP"},
    {"mnemonic": "IN", "operands": "AL/EAX, imm8", "bytes": 2, "cycles": 7, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Input from port. NP"},
    {"mnemonic": "OUT", "operands": "imm8, AL/EAX", "bytes": 2, "cycles": 12, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Output to port. NP"},
    {"mnemonic": "ADD", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add register to register. UV-pairable"},
    {"mnemonic": "ADD", "operands": "reg, mem", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add memory to register. UV-pairable"},
    {"mnemonic": "ADD", "operands": "mem, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add register to memory. UV-pairable"},
    {"mnemonic": "ADD", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add immediate to register. UV-pairable"},
    {"mnemonic": "ADC", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add with carry. U-pipe only"},
    {"mnemonic": "SUB", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract. UV-pairable"},
    {"mnemonic": "SUB", "operands": "reg, mem", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract memory. UV-pairable"},
    {"mnemonic": "SUB", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract immediate. UV-pairable"},
    {"mnemonic": "SBB", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract with borrow. U-pipe only"},
    {"mnemonic": "INC", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF", "notes": "Increment register. UV-pairable"},
    {"mnemonic": "INC", "operands": "mem", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF", "notes": "Increment memory. UV-pairable"},
    {"mnemonic": "DEC", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF", "notes": "Decrement register. UV-pairable"},
    {"mnemonic": "DEC", "operands": "mem", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF", "notes": "Decrement memory. UV-pairable"},
    {"mnemonic": "NEG", "operands": "reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Negate. NP"},
    {"mnemonic": "CMP", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare. UV-pairable"},
    {"mnemonic": "CMP", "operands": "reg, mem", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare memory. UV-pairable"},
    {"mnemonic": "CMP", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare immediate. UV-pairable"},
    {"mnemonic": "MUL", "operands": "reg8", "bytes": 2, "cycles": 11, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply byte. NP"},
    {"mnemonic": "MUL", "operands": "reg16", "bytes": 2, "cycles": 11, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply word. NP"},
    {"mnemonic": "MUL", "operands": "reg32", "bytes": 2, "cycles": 10, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply dword. NP"},
    {"mnemonic": "IMUL", "operands": "reg8", "bytes": 2, "cycles": 11, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply byte. NP"},
    {"mnemonic": "IMUL", "operands": "reg16", "bytes": 2, "cycles": 11, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply word. NP"},
    {"mnemonic": "IMUL", "operands": "reg32", "bytes": 2, "cycles": 10, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply dword. NP"},
    {"mnemonic": "IMUL", "operands": "reg, reg, imm", "bytes": 4, "cycles": 10, "category": "multiply", "addressing_mode": "immediate", "flags_affected": "OF CF", "notes": "Three-operand signed multiply. NP"},
    {"mnemonic": "DIV", "operands": "reg8", "bytes": 2, "cycles": 17, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide byte. NP"},
    {"mnemonic": "DIV", "operands": "reg16", "bytes": 2, "cycles": 25, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide word. NP"},
    {"mnemonic": "DIV", "operands": "reg32", "bytes": 2, "cycles": 41, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide dword. NP"},
    {"mnemonic": "IDIV", "operands": "reg8", "bytes": 2, "cycles": 22, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide byte. NP"},
    {"mnemonic": "IDIV", "operands": "reg16", "bytes": 2, "cycles": 30, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide word. NP"},
    {"mnemonic": "IDIV", "operands": "reg32", "bytes": 2, "cycles": 46, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide dword. NP"},
    {"mnemonic": "AND", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical AND. UV-pairable"},
    {"mnemonic": "AND", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "AND immediate. UV-pairable"},
    {"mnemonic": "OR", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical OR. UV-pairable"},
    {"mnemonic": "OR", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "OR immediate. UV-pairable"},
    {"mnemonic": "XOR", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical XOR. UV-pairable"},
    {"mnemonic": "XOR", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "XOR immediate. UV-pairable"},
    {"mnemonic": "NOT", "operands": "reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "One's complement. UV-pairable"},
    {"mnemonic": "TEST", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Test. UV-pairable"},
    {"mnemonic": "TEST", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Test immediate. UV-pairable"},
    {"mnemonic": "SHL", "operands": "reg, 1", "bytes": 2, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by 1. U-pipe only"},
    {"mnemonic": "SHL", "operands": "reg, imm8", "bytes": 3, "cycles": 1, "category": "bit", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by immediate. NP"},
    {"mnemonic": "SHL", "operands": "reg, CL", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by CL. NP"},
    {"mnemonic": "SHR", "operands": "reg, 1", "bytes": 2, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right by 1. U-pipe only"},
    {"mnemonic": "SHR", "operands": "reg, imm8", "bytes": 3, "cycles": 1, "category": "bit", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right by immediate. NP"},
    {"mnemonic": "SAR", "operands": "reg, 1", "bytes": 2, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Arithmetic shift right by 1. U-pipe only"},
    {"mnemonic": "SAR", "operands": "reg, imm8", "bytes": 3, "cycles": 1, "category": "bit", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Arithmetic shift right by immediate. NP"},
    {"mnemonic": "SHLD", "operands": "reg, reg, imm8", "bytes": 4, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Double precision shift left. NP"},
    {"mnemonic": "SHRD", "operands": "reg, reg, imm8", "bytes": 4, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Double precision shift right. NP"},
    {"mnemonic": "ROL", "operands": "reg, 1", "bytes": 2, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate left by 1. U-pipe only"},
    {"mnemonic": "ROR", "operands": "reg, 1", "bytes": 2, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate right by 1. U-pipe only"},
    {"mnemonic": "RCL", "operands": "reg, 1", "bytes": 2, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate through carry left. U-pipe only"},
    {"mnemonic": "RCR", "operands": "reg, 1", "bytes": 2, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate through carry right. U-pipe only"},
    {"mnemonic": "BT", "operands": "reg, reg", "bytes": 3, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test. NP"},
    {"mnemonic": "BTS", "operands": "reg, reg", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and set. NP"},
    {"mnemonic": "BTR", "operands": "reg, reg", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and reset. NP"},
    {"mnemonic": "BTC", "operands": "reg, reg", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and complement. NP"},
    {"mnemonic": "BSF", "operands": "reg, reg", "bytes": 3, "cycles": 7, "cycles_note": "6-42", "category": "bit", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Bit scan forward. NP"},
    {"mnemonic": "BSR", "operands": "reg, reg", "bytes": 3, "cycles": 7, "cycles_note": "7-71", "category": "bit", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Bit scan reverse. NP"},
    {"mnemonic": "SETcc", "operands": "reg8", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Set byte on condition. NP"},
    {"mnemonic": "MOVS", "operands": "byte/dword", "bytes": 1, "cycles": 4, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Move string. NP"},
    {"mnemonic": "REP MOVS", "operands": "dword", "bytes": 2, "cycles": 3, "cycles_note": "13+n", "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Fast repeat move dword. NP"},
    {"mnemonic": "CMPS", "operands": "byte/dword", "bytes": 1, "cycles": 5, "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare string. NP"},
    {"mnemonic": "SCAS", "operands": "byte/dword", "bytes": 1, "cycles": 4, "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Scan string. NP"},
    {"mnemonic": "LODS", "operands": "byte/dword", "bytes": 1, "cycles": 2, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Load string. NP"},
    {"mnemonic": "STOS", "operands": "byte/dword", "bytes": 1, "cycles": 3, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store string. NP"},
    {"mnemonic": "REP STOS", "operands": "dword", "bytes": 2, "cycles": 3, "cycles_note": "9+n", "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Fast repeat store. NP"},
    {"mnemonic": "JMP", "operands": "short/near", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump direct. V-pipe only"},
    {"mnemonic": "JMP", "operands": "reg32", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump indirect register. NP"},
    {"mnemonic": "JMP", "operands": "mem32", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "memory", "flags_affected": "none", "notes": "Jump indirect memory. NP"},
    {"mnemonic": "Jcc", "operands": "short/near", "bytes": 2, "cycles": 1, "cycles_note": "1 predicted taken / 1 not taken / 4+ mispredicted", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump with BTB prediction. V-pipe only"},
    {"mnemonic": "CALL", "operands": "near", "bytes": 5, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Call near. NP"},
    {"mnemonic": "CALL", "operands": "reg32", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Call indirect register. NP"},
    {"mnemonic": "CALL", "operands": "far", "bytes": 7, "cycles": 4, "cycles_note": "4 real / 20+ protected", "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call far. NP"},
    {"mnemonic": "RET", "operands": "(near)", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return near. NP"},
    {"mnemonic": "RET", "operands": "(far)", "bytes": 1, "cycles": 4, "cycles_note": "4 real / 23 protected", "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return far. NP"},
    {"mnemonic": "LOOP", "operands": "short", "bytes": 2, "cycles": 6, "cycles_note": "6 taken / 5 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop. NP"},
    {"mnemonic": "INT", "operands": "imm8", "bytes": 2, "cycles": 16, "cycles_note": "16 real / 48+ protected", "category": "control", "addressing_mode": "immediate", "flags_affected": "IF TF", "notes": "Software interrupt. NP"},
    {"mnemonic": "IRET", "operands": "", "bytes": 1, "cycles": 8, "cycles_note": "8 real / 27+ protected", "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Interrupt return. NP"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation. UV-pairable"},
    {"mnemonic": "HLT", "operands": "", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt. NP"},
    {"mnemonic": "CLC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Clear carry. NP"},
    {"mnemonic": "STC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Set carry. NP"},
    {"mnemonic": "CMC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Complement carry. NP"},
    {"mnemonic": "CLD", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Clear direction. NP"},
    {"mnemonic": "STD", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Set direction. NP"},
    {"mnemonic": "CLI", "operands": "", "bytes": 1, "cycles": 7, "category": "special", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Clear interrupt. NP"},
    {"mnemonic": "STI", "operands": "", "bytes": 1, "cycles": 7, "category": "special", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Set interrupt. NP"},
    {"mnemonic": "CPUID", "operands": "", "bytes": 2, "cycles": 14, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "CPU identification (Pentium new). NP"},
    {"mnemonic": "RDTSC", "operands": "", "bytes": 2, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read time stamp counter (Pentium new). NP"},
    {"mnemonic": "RDMSR", "operands": "", "bytes": 2, "cycles": 20, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read model-specific register (Pentium new). NP"},
    {"mnemonic": "WRMSR", "operands": "", "bytes": 2, "cycles": 30, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Write model-specific register (Pentium new). NP"},
    {"mnemonic": "RSM", "operands": "", "bytes": 2, "cycles": 83, "category": "special", "addressing_mode": "implied", "flags_affected": "all", "notes": "Resume from system management mode. NP"},
    {"mnemonic": "FLD", "operands": "mem32/64/80", "bytes": 2, "cycles": 1, "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "FP load from memory. Pipelined FPU"},
    {"mnemonic": "FST", "operands": "mem32/64", "bytes": 2, "cycles": 2, "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "FP store to memory"},
    {"mnemonic": "FADD", "operands": "ST, ST(i)", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP add. Pipelined, 1 per clock throughput"},
    {"mnemonic": "FSUB", "operands": "ST, ST(i)", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP subtract"},
    {"mnemonic": "FMUL", "operands": "ST, ST(i)", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP multiply. Pipelined"},
    {"mnemonic": "FDIV", "operands": "ST, ST(i)", "bytes": 2, "cycles": 39, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP divide. Not pipelined"},
    {"mnemonic": "FSQRT", "operands": "", "bytes": 2, "cycles": 70, "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP square root"},
    {"mnemonic": "FCOM", "operands": "ST(i)", "bytes": 2, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP compare"},
    {"mnemonic": "FABS", "operands": "", "bytes": 2, "cycles": 1, "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP absolute value"},
    {"mnemonic": "FCHS", "operands": "", "bytes": 2, "cycles": 1, "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP change sign"},
    {"mnemonic": "FXCH", "operands": "ST(i)", "bytes": 2, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP exchange. Free (overlaps with FP ops)"},
    {"mnemonic": "FSIN", "operands": "", "bytes": 2, "cycles": 65, "cycles_note": "16-126", "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP sine"},
    {"mnemonic": "FCOS", "operands": "", "bytes": 2, "cycles": 65, "cycles_note": "16-126", "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP cosine"}
  ]
}
