Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan  6 20:46:07 2025
| Host         : DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_bit_counter_timing_summary_routed.rpt -pb four_bit_counter_timing_summary_routed.pb -rpx four_bit_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : four_bit_counter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.078ns  (logic 3.243ns (63.871%)  route 1.835ns (36.129%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  out_reg[3]/Q
                         net (fo=2, routed)           1.835     2.313    out_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         2.765     5.078 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.078    out[3]
    W7                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.932ns  (logic 3.247ns (65.841%)  route 1.685ns (34.159%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  out_reg[1]/Q
                         net (fo=4, routed)           1.685     2.163    out_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         2.769     4.932 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.932    out[1]
    W5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.802ns  (logic 3.116ns (64.899%)  route 1.685ns (35.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  out_reg[2]/Q
                         net (fo=3, routed)           1.685     2.203    out_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         2.598     4.802 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.802    out[2]
    W6                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 3.096ns (64.650%)  route 1.693ns (35.350%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  out_reg[0]/Q
                         net (fo=5, routed)           1.693     2.211    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         2.578     4.788 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.788    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.398ns  (logic 1.046ns (43.621%)  route 1.352ns (56.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.922     0.922 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.861     1.783    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  out[3]_i_1/O
                         net (fo=4, routed)           0.491     2.398    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.398ns  (logic 1.046ns (43.621%)  route 1.352ns (56.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.922     0.922 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.861     1.783    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  out[3]_i_1/O
                         net (fo=4, routed)           0.491     2.398    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.398ns  (logic 1.046ns (43.621%)  route 1.352ns (56.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.922     0.922 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.861     1.783    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  out[3]_i_1/O
                         net (fo=4, routed)           0.491     2.398    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.398ns  (logic 1.046ns (43.621%)  route 1.352ns (56.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.922     0.922 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.861     1.783    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  out[3]_i_1/O
                         net (fo=4, routed)           0.491     2.398    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.676ns  (logic 0.795ns (47.445%)  route 0.881ns (52.555%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  out_reg[1]/Q
                         net (fo=4, routed)           0.881     1.359    out_OBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.317     1.676 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.676    p_0_in[1]
    SLICE_X0Y1           FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.807ns (53.911%)  route 0.690ns (46.089%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  out_reg[3]/Q
                         net (fo=2, routed)           0.690     1.168    out_OBUF[3]
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.329     1.497 r  out[3]_i_2/O
                         net (fo=1, routed)           0.000     1.497    p_0_in[3]
    SLICE_X0Y1           FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    out_OBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    p_0_in[1]
    SLICE_X0Y1           FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    out_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.393    p_0_in[3]
    SLICE_X0Y1           FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    out_OBUF[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    p_0_in[0]
    SLICE_X0Y1           FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    out_OBUF[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    p_0_in[2]
    SLICE_X0Y1           FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.196ns (27.717%)  route 0.512ns (72.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.151     0.151 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.491    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.536 r  out[3]_i_1/O
                         net (fo=4, routed)           0.173     0.708    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.196ns (27.717%)  route 0.512ns (72.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.151     0.151 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.491    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.536 r  out[3]_i_1/O
                         net (fo=4, routed)           0.173     0.708    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.196ns (27.717%)  route 0.512ns (72.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.151     0.151 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.491    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.536 r  out[3]_i_1/O
                         net (fo=4, routed)           0.173     0.708    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            out_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.196ns (27.717%)  route 0.512ns (72.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V7                   IBUF (Prop_ibuf_I_O)         0.151     0.151 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.491    rstn_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.536 r  out[3]_i_1/O
                         net (fo=4, routed)           0.173     0.708    clear
    SLICE_X0Y1           FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.279ns (79.179%)  route 0.336ns (20.821%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[2]/Q
                         net (fo=3, routed)           0.336     0.500    out_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.115     1.616 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.616    out[2]
    W6                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.259ns (77.830%)  route 0.359ns (22.170%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[0]/Q
                         net (fo=5, routed)           0.359     0.523    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.095     1.618 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.618    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------





