\hypertarget{classadc}{}\doxysection{adc Entity Reference}
\label{classadc}\index{adc@{adc}}


8-\/bit 8-\/step ADC modul  




Inheritance diagram for adc\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{classadc__inherit__graph}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_1_1arch}{arch}} architecture
\begin{DoxyCompactList}\small\item\em Arkitekturen for ADC\textquotesingle{}en. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classadc_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_a50da91b765765ac486df1b41692e962f}{clk}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Nedskaleret clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classadc_aab4c58f80e82303c78692151f521b6ac}{gpio1}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output til R2\+R-\/ladder. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classadc_a5eb1f667bbd94839c9595e126031fcc0}{result\+\_\+sig\+\_\+out}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Endelige spænding fundet. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classadc_a0659f92161e1fc6ce786a891be857a7b}{add\+\_\+sub\+\_\+sig}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input fra den fysiske komparator. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
8-\/bit 8-\/step ADC modul 

ADC modulet finder en given spænding ved at skabe en spænding ud fra et 8 bit tal og en fysisk comparator, der viser om den produceret spænding er høje ellere lavere end den der måles 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classadc_a0659f92161e1fc6ce786a891be857a7b}\label{classadc_a0659f92161e1fc6ce786a891be857a7b}} 
\index{adc@{adc}!add\_sub\_sig@{add\_sub\_sig}}
\index{add\_sub\_sig@{add\_sub\_sig}!adc@{adc}}
\doxysubsubsection{\texorpdfstring{add\_sub\_sig}{add\_sub\_sig}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_a0659f92161e1fc6ce786a891be857a7b}{add\+\_\+sub\+\_\+sig}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input fra den fysiske komparator. 

\mbox{\Hypertarget{classadc_a50da91b765765ac486df1b41692e962f}\label{classadc_a50da91b765765ac486df1b41692e962f}} 
\index{adc@{adc}!clk@{clk}}
\index{clk@{clk}!adc@{adc}}
\doxysubsubsection{\texorpdfstring{clk}{clk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_a50da91b765765ac486df1b41692e962f}{clk}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Nedskaleret clock. 

\mbox{\Hypertarget{classadc_aab4c58f80e82303c78692151f521b6ac}\label{classadc_aab4c58f80e82303c78692151f521b6ac}} 
\index{adc@{adc}!gpio1@{gpio1}}
\index{gpio1@{gpio1}!adc@{adc}}
\doxysubsubsection{\texorpdfstring{gpio1}{gpio1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_aab4c58f80e82303c78692151f521b6ac}{gpio1}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output til R2\+R-\/ladder. 

\mbox{\Hypertarget{classadc_a0a6af6eef40212dbaf130d57ce711256}\label{classadc_a0a6af6eef40212dbaf130d57ce711256}} 
\index{adc@{adc}!ieee@{ieee}}
\index{ieee@{ieee}!adc@{adc}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{classadc_a2edc34402b573437d5f25fa90ba4013e}\label{classadc_a2edc34402b573437d5f25fa90ba4013e}} 
\index{adc@{adc}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!adc@{adc}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{classadc_a5eb1f667bbd94839c9595e126031fcc0}\label{classadc_a5eb1f667bbd94839c9595e126031fcc0}} 
\index{adc@{adc}!result\_sig\_out@{result\_sig\_out}}
\index{result\_sig\_out@{result\_sig\_out}!adc@{adc}}
\doxysubsubsection{\texorpdfstring{result\_sig\_out}{result\_sig\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_a5eb1f667bbd94839c9595e126031fcc0}{result\+\_\+sig\+\_\+out}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Endelige spænding fundet. 

\mbox{\Hypertarget{classadc_acd03516902501cd1c7296a98e22c6fcb}\label{classadc_acd03516902501cd1c7296a98e22c6fcb}} 
\index{adc@{adc}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!adc@{adc}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_a_d_c_8vhd}{ADC.\+vhd}}\end{DoxyCompactItemize}
