TimeQuest Timing Analyzer report for top
Wed Dec 18 06:02:29 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Recovery: 'CLOCK_50'
 14. Slow Model Removal: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK_50'
 26. Fast Model Hold: 'CLOCK_50'
 27. Fast Model Recovery: 'CLOCK_50'
 28. Fast Model Removal: 'CLOCK_50'
 29. Fast Model Minimum Pulse Width: 'CLOCK_50'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Progagation Delay
 38. Minimum Progagation Delay
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.66 MHz ; 52.66 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -17.991 ; -17518.984    ;
+----------+---------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.843 ; -4364.981     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.989 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.064 ; -6819.591          ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.991 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 19.001     ;
; -17.987 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.997     ;
; -17.987 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 18.998     ;
; -17.945 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.955     ;
; -17.808 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.818     ;
; -17.743 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.753     ;
; -17.715 ; riscv_core:rv32i|register:MEM_WB|out[98]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 18.726     ;
; -17.679 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.689     ;
; -17.618 ; riscv_core:rv32i|register:MEM_WB|out[137] ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.628     ;
; -17.576 ; riscv_core:rv32i|register:ID_EX|out[45]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 18.587     ;
; -17.549 ; riscv_core:rv32i|register:EX_MEM|out[36]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.559     ;
; -17.459 ; riscv_core:rv32i|register:MEM_WB|out[96]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.469     ;
; -17.379 ; riscv_core:rv32i|register:MEM_WB|out[99]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 18.390     ;
; -17.362 ; riscv_core:rv32i|register:MEM_WB|out[97]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 18.373     ;
; -17.322 ; riscv_core:rv32i|register:MEM_WB|out[100] ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 18.333     ;
; -17.318 ; riscv_core:rv32i|register:ID_EX|out[50]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.328     ;
; -17.312 ; riscv_core:rv32i|register:ID_EX|out[47]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.322     ;
; -17.239 ; riscv_core:rv32i|register:ID_EX|out[46]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.249     ;
; -17.171 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 18.184     ;
; -17.144 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.162     ;
; -17.144 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.162     ;
; -17.120 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 18.130     ;
; -17.074 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.092     ;
; -17.074 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.092     ;
; -17.070 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.088     ;
; -17.070 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 18.089     ;
; -17.070 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.088     ;
; -17.070 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 18.089     ;
; -17.028 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.046     ;
; -17.028 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 18.046     ;
; -17.022 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 18.045     ;
; -16.987 ; riscv_core:rv32i|register:ID_EX|out[48]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 17.997     ;
; -16.965 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.978     ;
; -16.961 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.974     ;
; -16.961 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 17.975     ;
; -16.919 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.932     ;
; -16.905 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.928     ;
; -16.901 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.924     ;
; -16.901 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 17.925     ;
; -16.859 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.882     ;
; -16.840 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.118      ; 17.918     ;
; -16.840 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.844     ;
; -16.836 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.840     ;
; -16.836 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.118      ; 17.914     ;
; -16.836 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 17.915     ;
; -16.826 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.844     ;
; -16.826 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.844     ;
; -16.818 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 17.853     ;
; -16.802 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.114      ; 17.876     ;
; -16.798 ; riscv_core:rv32i|register:MEM_WB|out[98]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 17.817     ;
; -16.798 ; riscv_core:rv32i|register:MEM_WB|out[98]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 17.817     ;
; -16.798 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.114      ; 17.872     ;
; -16.798 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.115      ; 17.873     ;
; -16.794 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.118      ; 17.872     ;
; -16.777 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.800     ;
; -16.776 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.799     ;
; -16.765 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 17.800     ;
; -16.762 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.780     ;
; -16.762 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.780     ;
; -16.761 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 17.796     ;
; -16.761 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 17.797     ;
; -16.756 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.114      ; 17.830     ;
; -16.741 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.759     ;
; -16.723 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.727     ;
; -16.719 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.723     ;
; -16.719 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 17.754     ;
; -16.719 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.723     ;
; -16.719 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 17.724     ;
; -16.717 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.730     ;
; -16.715 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.719     ;
; -16.715 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 17.720     ;
; -16.701 ; riscv_core:rv32i|register:MEM_WB|out[137] ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.719     ;
; -16.701 ; riscv_core:rv32i|register:MEM_WB|out[137] ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.719     ;
; -16.689 ; riscv_core:rv32i|register:MEM_WB|out[98]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 17.703     ;
; -16.688 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.706     ;
; -16.684 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.702     ;
; -16.684 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 17.703     ;
; -16.681 ; riscv_core:rv32i|register:ID_EX|out[50]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.694     ;
; -16.679 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.683     ;
; -16.677 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.681     ;
; -16.675 ; riscv_core:rv32i|register:ID_EX|out[47]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.688     ;
; -16.674 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 17.701     ;
; -16.673 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 17.677     ;
; -16.672 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 17.699     ;
; -16.666 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 17.671     ;
; -16.659 ; riscv_core:rv32i|register:ID_EX|out[45]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 17.678     ;
; -16.659 ; riscv_core:rv32i|register:ID_EX|out[45]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 17.678     ;
; -16.657 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.680     ;
; -16.654 ; riscv_core:rv32i|register:ID_EX|out[50]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.672     ;
; -16.654 ; riscv_core:rv32i|register:ID_EX|out[50]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.672     ;
; -16.653 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.666     ;
; -16.648 ; riscv_core:rv32i|register:ID_EX|out[47]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.666     ;
; -16.648 ; riscv_core:rv32i|register:ID_EX|out[47]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.666     ;
; -16.642 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.660     ;
; -16.640 ; riscv_core:rv32i|register:MEM_WB|out[96]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 17.653     ;
; -16.633 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a2~portb_address_reg4                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.107      ; 17.700     ;
; -16.633 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.656     ;
; -16.632 ; riscv_core:rv32i|register:EX_MEM|out[36]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.650     ;
; -16.632 ; riscv_core:rv32i|register:EX_MEM|out[36]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 17.650     ;
; -16.632 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 17.655     ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[0]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg3                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg4                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff10[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff11[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[2]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:ID_EX|out[21]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[21]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[91]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff12[0]                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff13[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[8]                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:EX_MEM|out[29]                                                                                                                                                                                                  ; riscv_core:rv32i|register:MEM_WB|out[29]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; riscv_core:rv32i|register:EX_MEM|out[150]                                                                                                                                                                                                 ; riscv_core:rv32i|register:MEM_WB|out[145]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[2]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[10]                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[3]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|register:IF_ID|out[69]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[93]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe21                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe31                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|register:EX_MEM|out[1]                                                                                                                                                                                                   ; riscv_core:rv32i|register:MEM_WB|out[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|need_complement_dffe2                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_add_sub_res_sign_dffe21                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[34]                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[34]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[12]                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|register:ID_EX|out[9]                                                                                                                                                                                                    ; riscv_core:rv32i|register:EX_MEM|out[9]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe2                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe21                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[13]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_rounding_ff[9]                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[9]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[3]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[14]                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[9]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[70]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[94]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[117]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[19]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[19]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[7]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:ID_EX|out[27]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[27]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:ID_EX|out[30]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[30]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_0                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_1                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff8[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff9[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[13]                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[21]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[21]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1|safe_q[0] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1|safe_q[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:EX_MEM|out[25]                                                                                                                                                                                                  ; riscv_core:rv32i|register:MEM_WB|out[25]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[5]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff4[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[1]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[1]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:ID_EX|out[19]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[19]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[15]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; riscv_core:rv32i|register:ID_EX|out[16]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[16]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|register:ID_EX|out[7]                                                                                                                                                                                                    ; riscv_core:rv32i|register:EX_MEM|out[7]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[15]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|register:pc|out[15]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[79]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|register:pc|out[4]                                                                                                                                                                                                       ; riscv_core:rv32i|register:IF_ID|out[68]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe31                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe3                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[15]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[2]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|register:pc|out[27]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[91]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|register:ID_EX|out[28]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[28]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|register:ID_EX|out[18]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[18]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe3[7]                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe4[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_sign_dffe1                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|need_complement_dffe2                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[9]                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[0]                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff15c[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[16]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[20]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; riscv_core:rv32i|register:ID_EX|out[26]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[26]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe31                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe3                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff7[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|register:pc|out[8]                                                                                                                                                                                                       ; riscv_core:rv32i|register:IF_ID|out[72]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[5]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[10]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[10]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_reg                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; riscv_core:rv32i|register:ID_EX|out[22]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[22]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_infinite_dffe31                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_infinite_dffe3                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[2]                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[31]                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg1                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[0]                                              ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[8]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe31                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe3                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[18]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[5]                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; riscv_core:rv32i|register:pc|out[20]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[84]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe21                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe31                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe21                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe31                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.633 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[0]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff17c[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff12[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[17]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff12[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[21]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.637 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[6]                                              ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[6]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.639 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[5]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|max_shift_reg                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.642 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[7]                                              ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_adder1_reg[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.646 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[7]                                              ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.650 ; riscv_core:rv32i|DRAM:dmem|MEM~0                                                                                                                                                                                                          ; riscv_core:rv32i|register:MEM_WB|out[66]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[133] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[127] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[35]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[33]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[34]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[36]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[135] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[32]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[123] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[47]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[48]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[49]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[50]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[51]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[124] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[125] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[136] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.884      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[52]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[54]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[45]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[44]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[42]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[43]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[46]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[137] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[126] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[132] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[57]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[122] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[58]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[64]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.886      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[88]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[59]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[138] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 3.897      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[129] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[139] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[128] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[53]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.871      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[55]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[85]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[66]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[80]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[81]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[76]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[70]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[60]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[66]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[90]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.889      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[71]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[77]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.883      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[101] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[74]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[80]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[104] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.886      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.883      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[78]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.882      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[102] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[72]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[14]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.883      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[14]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.872      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[13]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.882      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[13]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.881      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[71]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[95]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[65]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.882      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.881      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[79]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[83]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[77]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[75]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[73]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[84]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[87]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.886      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[111] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[88]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[112] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[82]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[89]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.886      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[113] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[90]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.886      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[114] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.884      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.881      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[86]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[61]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[62]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[63]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.890      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[74]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.883      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[98]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[68]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.883      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.883      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[67]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[69]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[78]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.885      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[37]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[38]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.888      ;
; -2.843 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[41]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.887      ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 1.989 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.304      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a9                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a8                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a7                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a6                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a5                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a4                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a3                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a2                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.291 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.601      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a11         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a10         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a9          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a8          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a7          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a6          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a5          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a4          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.295 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.604      ;
; 2.338 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.648      ;
; 2.338 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.648      ;
; 2.338 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.648      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[8]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[7]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.801      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe52                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe54                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe56                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe58                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe60                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe62                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe64                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe66                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe68                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe70                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe72                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe74                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe76                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.800      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated|lcell_ffa[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.809      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.804      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec4r1d   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.804      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.804      ;
; 2.541 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.805      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a29~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 10.385 ; 10.385 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 10.186 ; 10.186 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 9.917  ; 9.917  ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 10.263 ; 10.263 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 10.219 ; 10.219 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 10.333 ; 10.333 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 10.385 ; 10.385 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 10.833 ; 10.833 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 10.833 ; 10.833 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 10.496 ; 10.496 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 10.464 ; 10.464 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 10.133 ; 10.133 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 10.653 ; 10.653 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 10.493 ; 10.493 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 10.508 ; 10.508 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 9.962  ; 9.962  ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 9.642  ; 9.642  ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 9.668  ; 9.668  ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 9.686  ; 9.686  ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 9.697  ; 9.697  ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 9.690  ; 9.690  ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 9.646  ; 9.646  ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 9.962  ; 9.962  ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 11.017 ; 11.017 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 10.823 ; 10.823 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 11.017 ; 11.017 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 10.922 ; 10.922 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 10.093 ; 10.093 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 10.451 ; 10.451 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 10.487 ; 10.487 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 10.863 ; 10.863 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 8.794 ; 8.794 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 9.104 ; 9.104 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 8.794 ; 8.794 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 9.139 ; 9.139 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 8.795 ; 8.795 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 9.142 ; 9.142 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 9.233 ; 9.233 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 9.281 ; 9.281 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 8.641 ; 8.641 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 9.380 ; 9.380 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 8.998 ; 8.998 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 8.974 ; 8.974 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.641 ; 8.641 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 9.189 ; 9.189 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 9.035 ; 9.035 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 9.020 ; 9.020 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 8.479 ; 8.479 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.479 ; 8.479 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 8.502 ; 8.502 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.522 ; 8.522 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 8.536 ; 8.536 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 8.526 ; 8.526 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.512 ; 8.512 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 8.796 ; 8.796 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.903 ; 8.903 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 9.103 ; 9.103 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 9.097 ; 9.097 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 8.529 ; 8.529 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 8.575 ; 8.575 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 8.949 ; 8.949 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 8.511  ; 8.511  ; 8.511  ; 8.511  ;
; SW[0]      ; HEX0[1]     ; 8.233  ; 8.233  ; 8.233  ; 8.233  ;
; SW[0]      ; HEX0[2]     ; 8.579  ; 8.579  ; 8.579  ; 8.579  ;
; SW[0]      ; HEX0[3]     ; 8.239  ; 8.239  ; 8.239  ; 8.239  ;
; SW[0]      ; HEX0[4]     ; 8.544  ; 8.544  ; 8.544  ; 8.544  ;
; SW[0]      ; HEX0[5]     ; 8.649  ; 8.649  ; 8.649  ; 8.649  ;
; SW[0]      ; HEX0[6]     ; 8.701  ; 8.701  ; 8.701  ; 8.701  ;
; SW[0]      ; HEX1[0]     ; 10.378 ; 10.378 ; 10.378 ; 10.378 ;
; SW[0]      ; HEX1[1]     ; 10.006 ; 10.006 ; 10.006 ; 10.006 ;
; SW[0]      ; HEX1[2]     ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; SW[0]      ; HEX1[3]     ; 9.646  ; 9.646  ; 9.646  ; 9.646  ;
; SW[0]      ; HEX1[4]     ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; SW[0]      ; HEX1[5]     ; 10.004 ; 10.004 ; 10.004 ; 10.004 ;
; SW[0]      ; HEX1[6]     ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; SW[0]      ; HEX2[0]     ; 9.923  ; 9.923  ; 9.923  ; 9.923  ;
; SW[0]      ; HEX2[1]     ; 9.949  ; 9.949  ; 9.949  ; 9.949  ;
; SW[0]      ; HEX2[2]     ; 9.967  ; 9.967  ; 9.967  ; 9.967  ;
; SW[0]      ; HEX2[3]     ; 9.978  ; 9.978  ; 9.978  ; 9.978  ;
; SW[0]      ; HEX2[4]     ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; SW[0]      ; HEX2[5]     ; 9.927  ; 9.927  ; 9.927  ; 9.927  ;
; SW[0]      ; HEX2[6]     ; 10.243 ; 10.243 ; 10.243 ; 10.243 ;
; SW[0]      ; HEX3[0]     ; 9.715  ; 9.715  ; 9.715  ; 9.715  ;
; SW[0]      ; HEX3[1]     ; 9.909  ; 9.909  ; 9.909  ; 9.909  ;
; SW[0]      ; HEX3[2]     ; 9.887  ; 9.887  ; 9.887  ; 9.887  ;
; SW[0]      ; HEX3[3]     ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; SW[0]      ; HEX3[4]     ; 9.343  ; 9.343  ; 9.343  ; 9.343  ;
; SW[0]      ; HEX3[5]     ; 9.379  ; 9.379  ; 9.379  ; 9.379  ;
; SW[0]      ; HEX3[6]     ; 9.755  ; 9.755  ; 9.755  ; 9.755  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ; 8.168 ; 8.168 ; 8.168 ; 8.168 ;
; SW[0]      ; HEX0[1]     ; 7.858 ; 7.858 ; 7.858 ; 7.858 ;
; SW[0]      ; HEX0[2]     ; 8.203 ; 8.203 ; 8.203 ; 8.203 ;
; SW[0]      ; HEX0[3]     ; 7.859 ; 7.859 ; 7.859 ; 7.859 ;
; SW[0]      ; HEX0[4]     ; 8.206 ; 8.206 ; 8.206 ; 8.206 ;
; SW[0]      ; HEX0[5]     ; 8.297 ; 8.297 ; 8.297 ; 8.297 ;
; SW[0]      ; HEX0[6]     ; 8.345 ; 8.345 ; 8.345 ; 8.345 ;
; SW[0]      ; HEX1[0]     ; 9.997 ; 9.997 ; 9.997 ; 9.997 ;
; SW[0]      ; HEX1[1]     ; 9.615 ; 9.615 ; 9.615 ; 9.615 ;
; SW[0]      ; HEX1[2]     ; 9.591 ; 9.591 ; 9.591 ; 9.591 ;
; SW[0]      ; HEX1[3]     ; 9.258 ; 9.258 ; 9.258 ; 9.258 ;
; SW[0]      ; HEX1[4]     ; 9.806 ; 9.806 ; 9.806 ; 9.806 ;
; SW[0]      ; HEX1[5]     ; 9.652 ; 9.652 ; 9.652 ; 9.652 ;
; SW[0]      ; HEX1[6]     ; 9.637 ; 9.637 ; 9.637 ; 9.637 ;
; SW[0]      ; HEX2[0]     ; 8.792 ; 8.792 ; 8.792 ; 8.792 ;
; SW[0]      ; HEX2[1]     ; 8.815 ; 8.815 ; 8.815 ; 8.815 ;
; SW[0]      ; HEX2[2]     ; 8.835 ; 8.835 ; 8.835 ; 8.835 ;
; SW[0]      ; HEX2[3]     ; 8.849 ; 8.849 ; 8.849 ; 8.849 ;
; SW[0]      ; HEX2[4]     ; 8.839 ; 8.839 ; 8.839 ; 8.839 ;
; SW[0]      ; HEX2[5]     ; 8.825 ; 8.825 ; 8.825 ; 8.825 ;
; SW[0]      ; HEX2[6]     ; 9.109 ; 9.109 ; 9.109 ; 9.109 ;
; SW[0]      ; HEX3[0]     ; 9.010 ; 9.010 ; 9.010 ; 9.010 ;
; SW[0]      ; HEX3[1]     ; 9.210 ; 9.210 ; 9.210 ; 9.210 ;
; SW[0]      ; HEX3[2]     ; 9.204 ; 9.204 ; 9.204 ; 9.204 ;
; SW[0]      ; HEX3[3]     ; 8.281 ; 8.281 ; 8.281 ; 8.281 ;
; SW[0]      ; HEX3[4]     ; 8.636 ; 8.636 ; 8.636 ; 8.636 ;
; SW[0]      ; HEX3[5]     ; 8.682 ; 8.682 ; 8.682 ; 8.682 ;
; SW[0]      ; HEX3[6]     ; 9.056 ; 9.056 ; 9.056 ; 9.056 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -6.032 ; -5319.453     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.082 ; -1681.635     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.982 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -5700.480          ;
+----------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.032 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.975      ;
; -6.032 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.975      ;
; -6.032 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.975      ;
; -6.032 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.975      ;
; -6.032 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.975      ;
; -6.000 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.940      ;
; -6.000 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.940      ;
; -6.000 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.940      ;
; -6.000 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.940      ;
; -6.000 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.940      ;
; -5.996 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.000      ;
; -5.996 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.000      ;
; -5.996 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.000      ;
; -5.996 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.000      ;
; -5.996 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.000      ;
; -5.984 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.984      ;
; -5.984 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.984      ;
; -5.984 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.984      ;
; -5.984 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.984      ;
; -5.984 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.984      ;
; -5.949 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.888      ;
; -5.949 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.888      ;
; -5.949 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.888      ;
; -5.949 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.888      ;
; -5.949 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.888      ;
; -5.918 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.860      ;
; -5.918 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.860      ;
; -5.918 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.860      ;
; -5.918 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.860      ;
; -5.918 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.860      ;
; -5.895 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 6.903      ;
; -5.886 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                                              ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.073      ; 6.958      ;
; -5.874 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                                              ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 6.942      ;
; -5.873 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 6.881      ;
; -5.868 ; riscv_core:rv32i|register:ID_EX|out[44]                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 6.876      ;
; -5.865 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.810      ;
; -5.865 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.810      ;
; -5.865 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.810      ;
; -5.865 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.810      ;
; -5.865 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.810      ;
; -5.864 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                              ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.073      ; 6.936      ;
; -5.859 ; riscv_core:rv32i|register:ID_EX|out[44]                                                                                               ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.073      ; 6.931      ;
; -5.857 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 6.866      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.852      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.852      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.852      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.852      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.852      ;
; -5.852 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                              ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 6.920      ;
; -5.848 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                                               ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 6.921      ;
; -5.847 ; riscv_core:rv32i|register:ID_EX|out[44]                                                                                               ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 6.915      ;
; -5.842 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a2~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 6.835      ;
; -5.842 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a2~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 6.835      ;
; -5.842 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a2~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 6.835      ;
; -5.842 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a2~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 6.835      ;
; -5.842 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a2~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 6.835      ;
; -5.841 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.791      ;
; -5.841 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.791      ;
; -5.841 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.791      ;
; -5.841 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.791      ;
; -5.841 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 6.791      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.839 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.788      ;
; -5.836 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                                               ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.070      ; 6.905      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.827 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.772      ;
; -5.819 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 6.760      ;
; -5.819 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 6.760      ;
; -5.819 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 6.760      ;
; -5.819 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 6.760      ;
; -5.819 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 6.760      ;
; -5.810 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.764      ;
; -5.810 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.764      ;
; -5.810 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.764      ;
; -5.810 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.764      ;
; -5.810 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.764      ;
; -5.804 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.741      ;
; -5.804 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.741      ;
; -5.804 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.741      ;
; -5.804 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.741      ;
; -5.804 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.741      ;
; -5.801 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.738      ;
; -5.801 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.738      ;
; -5.801 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.738      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[0]                                             ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                     ; riscv_core:rv32i|register:ID_EX|out[91]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff12[0]                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff13[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; riscv_core:rv32i|register:EX_MEM|out[150]                                                                                                                                                                                   ; riscv_core:rv32i|register:MEM_WB|out[145]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[2]                                             ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg3                             ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg4                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff10[0]                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff11[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[2]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[10]                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[3]                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:IF_ID|out[69]                                                                                                                                                                                     ; riscv_core:rv32i|register:ID_EX|out[93]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:ID_EX|out[21]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[21]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe21                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe31                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[8]                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:EX_MEM|out[29]                                                                                                                                                                                    ; riscv_core:rv32i|register:MEM_WB|out[29]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:EX_MEM|out[1]                                                                                                                                                                                     ; riscv_core:rv32i|register:MEM_WB|out[1]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|need_complement_dffe2                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_add_sub_res_sign_dffe21                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[3]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[34]                                                         ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[34]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[19]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[19]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[12]                                                            ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[12]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[27]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[27]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[9]                                                                                                                                                                                      ; riscv_core:rv32i|register:EX_MEM|out[9]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:IF_ID|out[70]                                                                                                                                                                                     ; riscv_core:rv32i|register:ID_EX|out[94]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe2                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe21                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                     ; riscv_core:rv32i|register:ID_EX|out[117]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[13]                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[13]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_rounding_ff[9]                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[9]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[7]                                             ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[1]                                                             ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[1]                                                             ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[14]                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[9]                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:pc|out[15]                                                                                                                                                                                        ; riscv_core:rv32i|register:IF_ID|out[79]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:pc|out[4]                                                                                                                                                                                         ; riscv_core:rv32i|register:IF_ID|out[68]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[15]                               ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:ID_EX|out[30]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[30]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_0                                                                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_sign_dffe1                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|need_complement_dffe2                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff8[0]                                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff9[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[0]                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff15c[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[13]                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[21]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[21]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:pc|out[27]                                                                                                                                                                                        ; riscv_core:rv32i|register:IF_ID|out[91]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:EX_MEM|out[25]                                                                                                                                                                                    ; riscv_core:rv32i|register:MEM_WB|out[25]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[15]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[20]                               ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[13]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; riscv_core:rv32i|register:ID_EX|out[16]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[16]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:ID_EX|out[7]                                                                                                                                                                                      ; riscv_core:rv32i|register:EX_MEM|out[7]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                                               ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff4[0]                                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[9]                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[11]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[15]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[2]                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe31                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe3                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:pc|out[8]                                                                                                                                                                                         ; riscv_core:rv32i|register:IF_ID|out[72]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_reg                                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[5]                                             ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[1]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|register:ID_EX|out[19]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[19]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|register:ID_EX|out[28]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[28]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|register:ID_EX|out[18]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[18]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe3[7]                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe4[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; riscv_core:rv32i|register:ID_EX|out[26]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[26]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[0]                                ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff7[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[3]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[16]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[18]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[18]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe31                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe3                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[2]                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[5]                                                             ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; riscv_core:rv32i|register:pc|out[20]                                                                                                                                                                                        ; riscv_core:rv32i|register:IF_ID|out[84]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_dffe4[10]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_out_dffe5[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[31]                           ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg1                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[4]                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[5]                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_infinite_dffe31                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_infinite_dffe3                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe31                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe3                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[4]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff12[0]                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[21]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|register:ID_EX|out[22]                                                                                                                                                                                     ; riscv_core:rv32i|register:EX_MEM|out[22]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[0]                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg9 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.454      ;
; 0.246 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[7]                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.454      ;
; 0.246 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[0]                                                             ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff17c[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff12[0]                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[17]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe21                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe31                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe21                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe31                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[5]                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[2]                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.458      ;
; 0.250 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[3]                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.458      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[133] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[127] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[35]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[33]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[34]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[36]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[135] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[32]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[123] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[47]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[48]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[49]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[50]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[51]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[124] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[125] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[136] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[52]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[54]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[45]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[44]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[42]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[43]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[46]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[137] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[126] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[132] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[57]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[122] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[58]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[64]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[88]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[59]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[138] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 2.125      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[129] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[139] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[128] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[53]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.104      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[55]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[85]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[66]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[80]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[81]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[76]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[70]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[60]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[66]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[90]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[71]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[77]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.114      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[101] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 2.117      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[74]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[80]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[104] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.114      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[78]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.113      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[102] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[72]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[14]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.114      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[14]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.104      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[13]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.113      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[13]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.112      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[71]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[95]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[65]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.113      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.112      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[79]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[83]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[77]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[75]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[73]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[84]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[87]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[111] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[88]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[112] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[82]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[89]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[113] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 2.117      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[90]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[114] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.114      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.112      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[86]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[61]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[62]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[63]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.120      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[74]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.114      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[98]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.116      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[68]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.114      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.114      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[67]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[69]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[78]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.115      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[37]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[38]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.119      ;
; -1.082 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[41]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.118      ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.982 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a9                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a8                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a7                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a6                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a5                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a4                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a3                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a2                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a1                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.103 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.291      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a11          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a10          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a9           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a7           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a6           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a5           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a4           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a3           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a2           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.294      ;
; 1.121 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.310      ;
; 1.121 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.310      ;
; 1.121 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.310      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.733      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.726      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.722      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.722      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.726      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.726      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.726      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.726      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.722      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.722      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[15]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.722      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[15]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.722      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe2                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.750      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|dataa_man_not_zero_ff_p1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.738      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|power2_value_reg[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.733      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec4r1d    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|mantissa_input_reg[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.733      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|mantissa_input_reg[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.733      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|mantissa_input_reg[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.733      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|mantissa_input_reg[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.733      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|max_shift_reg                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.731      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_rounded_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.741      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_rounded_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.741      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_rounded_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.741      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_rounded_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.741      ;
; 1.598 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_rounded_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.741      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.969 ; 4.969 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.873 ; 4.873 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 5.016 ; 5.016 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.881 ; 4.881 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 5.008 ; 5.008 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 5.057 ; 5.057 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 5.187 ; 5.187 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 5.187 ; 5.187 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 5.026 ; 5.026 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 5.010 ; 5.010 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 5.138 ; 5.138 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 5.056 ; 5.056 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 5.077 ; 5.077 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.875 ; 4.875 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.719 ; 4.719 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.767 ; 4.767 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.764 ; 4.764 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.741 ; 4.741 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.875 ; 4.875 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 5.236 ; 5.236 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 5.370 ; 5.370 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.938 ; 4.938 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 5.072 ; 5.072 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 5.104 ; 5.104 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 5.258 ; 5.258 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.655 ; 4.655 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.524 ; 4.524 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.669 ; 4.669 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.724 ; 4.724 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 4.747 ; 4.747 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.693 ; 4.693 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.520 ; 4.520 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.563 ; 4.563 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.584 ; 4.584 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.340 ; 4.340 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.375 ; 4.375 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.366 ; 4.366 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.483 ; 4.483 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.671 ; 4.671 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.660 ; 4.660 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.348 ; 4.348 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.394 ; 4.394 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; SW[0]      ; HEX0[1]     ; 3.728 ; 3.728 ; 3.728 ; 3.728 ;
; SW[0]      ; HEX0[2]     ; 3.867 ; 3.867 ; 3.867 ; 3.867 ;
; SW[0]      ; HEX0[3]     ; 3.734 ; 3.734 ; 3.734 ; 3.734 ;
; SW[0]      ; HEX0[4]     ; 3.860 ; 3.860 ; 3.860 ; 3.860 ;
; SW[0]      ; HEX0[5]     ; 3.912 ; 3.912 ; 3.912 ; 3.912 ;
; SW[0]      ; HEX0[6]     ; 3.934 ; 3.934 ; 3.934 ; 3.934 ;
; SW[0]      ; HEX1[0]     ; 4.539 ; 4.539 ; 4.539 ; 4.539 ;
; SW[0]      ; HEX1[1]     ; 4.373 ; 4.373 ; 4.373 ; 4.373 ;
; SW[0]      ; HEX1[2]     ; 4.364 ; 4.364 ; 4.364 ; 4.364 ;
; SW[0]      ; HEX1[3]     ; 4.271 ; 4.271 ; 4.271 ; 4.271 ;
; SW[0]      ; HEX1[4]     ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; SW[0]      ; HEX1[5]     ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; SW[0]      ; HEX1[6]     ; 4.430 ; 4.430 ; 4.430 ; 4.430 ;
; SW[0]      ; HEX2[0]     ; 4.365 ; 4.365 ; 4.365 ; 4.365 ;
; SW[0]      ; HEX2[1]     ; 4.379 ; 4.379 ; 4.379 ; 4.379 ;
; SW[0]      ; HEX2[2]     ; 4.413 ; 4.413 ; 4.413 ; 4.413 ;
; SW[0]      ; HEX2[3]     ; 4.410 ; 4.410 ; 4.410 ; 4.410 ;
; SW[0]      ; HEX2[4]     ; 4.404 ; 4.404 ; 4.404 ; 4.404 ;
; SW[0]      ; HEX2[5]     ; 4.387 ; 4.387 ; 4.387 ; 4.387 ;
; SW[0]      ; HEX2[6]     ; 4.521 ; 4.521 ; 4.521 ; 4.521 ;
; SW[0]      ; HEX3[0]     ; 4.306 ; 4.306 ; 4.306 ; 4.306 ;
; SW[0]      ; HEX3[1]     ; 4.457 ; 4.457 ; 4.457 ; 4.457 ;
; SW[0]      ; HEX3[2]     ; 4.446 ; 4.446 ; 4.446 ; 4.446 ;
; SW[0]      ; HEX3[3]     ; 4.013 ; 4.013 ; 4.013 ; 4.013 ;
; SW[0]      ; HEX3[4]     ; 4.142 ; 4.142 ; 4.142 ; 4.142 ;
; SW[0]      ; HEX3[5]     ; 4.180 ; 4.180 ; 4.180 ; 4.180 ;
; SW[0]      ; HEX3[6]     ; 4.334 ; 4.334 ; 4.334 ; 4.334 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; SW[0]      ; HEX0[1]     ; 3.593 ; 3.593 ; 3.593 ; 3.593 ;
; SW[0]      ; HEX0[2]     ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; SW[0]      ; HEX0[3]     ; 3.598 ; 3.598 ; 3.598 ; 3.598 ;
; SW[0]      ; HEX0[4]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[0]      ; HEX0[5]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; SW[0]      ; HEX0[6]     ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; SW[0]      ; HEX1[0]     ; 4.414 ; 4.414 ; 4.414 ; 4.414 ;
; SW[0]      ; HEX1[1]     ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; SW[0]      ; HEX1[2]     ; 4.232 ; 4.232 ; 4.232 ; 4.232 ;
; SW[0]      ; HEX1[3]     ; 4.139 ; 4.139 ; 4.139 ; 4.139 ;
; SW[0]      ; HEX1[4]     ; 4.360 ; 4.360 ; 4.360 ; 4.360 ;
; SW[0]      ; HEX1[5]     ; 4.284 ; 4.284 ; 4.284 ; 4.284 ;
; SW[0]      ; HEX1[6]     ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; SW[0]      ; HEX2[0]     ; 3.951 ; 3.951 ; 3.951 ; 3.951 ;
; SW[0]      ; HEX2[1]     ; 3.963 ; 3.963 ; 3.963 ; 3.963 ;
; SW[0]      ; HEX2[2]     ; 3.994 ; 3.994 ; 3.994 ; 3.994 ;
; SW[0]      ; HEX2[3]     ; 3.998 ; 3.998 ; 3.998 ; 3.998 ;
; SW[0]      ; HEX2[4]     ; 3.989 ; 3.989 ; 3.989 ; 3.989 ;
; SW[0]      ; HEX2[5]     ; 3.972 ; 3.972 ; 3.972 ; 3.972 ;
; SW[0]      ; HEX2[6]     ; 4.106 ; 4.106 ; 4.106 ; 4.106 ;
; SW[0]      ; HEX3[0]     ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; SW[0]      ; HEX3[1]     ; 4.224 ; 4.224 ; 4.224 ; 4.224 ;
; SW[0]      ; HEX3[2]     ; 4.213 ; 4.213 ; 4.213 ; 4.213 ;
; SW[0]      ; HEX3[3]     ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; SW[0]      ; HEX3[4]     ; 3.901 ; 3.901 ; 3.901 ; 3.901 ;
; SW[0]      ; HEX3[5]     ; 3.947 ; 3.947 ; 3.947 ; 3.947 ;
; SW[0]      ; HEX3[6]     ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+------------+-------+-----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack ; -17.991    ; 0.215 ; -2.843    ; 0.982   ; -2.064              ;
;  CLOCK_50        ; -17.991    ; 0.215 ; -2.843    ; 0.982   ; -2.064              ;
; Design-wide TNS  ; -17518.984 ; 0.0   ; -4364.981 ; 0.0     ; -6819.591           ;
;  CLOCK_50        ; -17518.984 ; 0.000 ; -4364.981 ; 0.000   ; -6819.591           ;
+------------------+------------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 10.385 ; 10.385 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 10.186 ; 10.186 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 9.917  ; 9.917  ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 10.263 ; 10.263 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 10.219 ; 10.219 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 10.333 ; 10.333 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 10.385 ; 10.385 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 10.833 ; 10.833 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 10.833 ; 10.833 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 10.496 ; 10.496 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 10.464 ; 10.464 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 10.133 ; 10.133 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 10.653 ; 10.653 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 10.493 ; 10.493 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 10.508 ; 10.508 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 9.962  ; 9.962  ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 9.642  ; 9.642  ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 9.668  ; 9.668  ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 9.686  ; 9.686  ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 9.697  ; 9.697  ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 9.690  ; 9.690  ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 9.646  ; 9.646  ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 9.962  ; 9.962  ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 11.017 ; 11.017 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 10.823 ; 10.823 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 11.017 ; 11.017 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 10.922 ; 10.922 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 10.093 ; 10.093 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 10.451 ; 10.451 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 10.487 ; 10.487 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 10.863 ; 10.863 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.655 ; 4.655 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.524 ; 4.524 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.669 ; 4.669 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.724 ; 4.724 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 4.747 ; 4.747 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.693 ; 4.693 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.520 ; 4.520 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.563 ; 4.563 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.584 ; 4.584 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.340 ; 4.340 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.375 ; 4.375 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.366 ; 4.366 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.483 ; 4.483 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.671 ; 4.671 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.660 ; 4.660 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.348 ; 4.348 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.394 ; 4.394 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 8.511  ; 8.511  ; 8.511  ; 8.511  ;
; SW[0]      ; HEX0[1]     ; 8.233  ; 8.233  ; 8.233  ; 8.233  ;
; SW[0]      ; HEX0[2]     ; 8.579  ; 8.579  ; 8.579  ; 8.579  ;
; SW[0]      ; HEX0[3]     ; 8.239  ; 8.239  ; 8.239  ; 8.239  ;
; SW[0]      ; HEX0[4]     ; 8.544  ; 8.544  ; 8.544  ; 8.544  ;
; SW[0]      ; HEX0[5]     ; 8.649  ; 8.649  ; 8.649  ; 8.649  ;
; SW[0]      ; HEX0[6]     ; 8.701  ; 8.701  ; 8.701  ; 8.701  ;
; SW[0]      ; HEX1[0]     ; 10.378 ; 10.378 ; 10.378 ; 10.378 ;
; SW[0]      ; HEX1[1]     ; 10.006 ; 10.006 ; 10.006 ; 10.006 ;
; SW[0]      ; HEX1[2]     ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; SW[0]      ; HEX1[3]     ; 9.646  ; 9.646  ; 9.646  ; 9.646  ;
; SW[0]      ; HEX1[4]     ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; SW[0]      ; HEX1[5]     ; 10.004 ; 10.004 ; 10.004 ; 10.004 ;
; SW[0]      ; HEX1[6]     ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; SW[0]      ; HEX2[0]     ; 9.923  ; 9.923  ; 9.923  ; 9.923  ;
; SW[0]      ; HEX2[1]     ; 9.949  ; 9.949  ; 9.949  ; 9.949  ;
; SW[0]      ; HEX2[2]     ; 9.967  ; 9.967  ; 9.967  ; 9.967  ;
; SW[0]      ; HEX2[3]     ; 9.978  ; 9.978  ; 9.978  ; 9.978  ;
; SW[0]      ; HEX2[4]     ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; SW[0]      ; HEX2[5]     ; 9.927  ; 9.927  ; 9.927  ; 9.927  ;
; SW[0]      ; HEX2[6]     ; 10.243 ; 10.243 ; 10.243 ; 10.243 ;
; SW[0]      ; HEX3[0]     ; 9.715  ; 9.715  ; 9.715  ; 9.715  ;
; SW[0]      ; HEX3[1]     ; 9.909  ; 9.909  ; 9.909  ; 9.909  ;
; SW[0]      ; HEX3[2]     ; 9.887  ; 9.887  ; 9.887  ; 9.887  ;
; SW[0]      ; HEX3[3]     ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; SW[0]      ; HEX3[4]     ; 9.343  ; 9.343  ; 9.343  ; 9.343  ;
; SW[0]      ; HEX3[5]     ; 9.379  ; 9.379  ; 9.379  ; 9.379  ;
; SW[0]      ; HEX3[6]     ; 9.755  ; 9.755  ; 9.755  ; 9.755  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; SW[0]      ; HEX0[1]     ; 3.593 ; 3.593 ; 3.593 ; 3.593 ;
; SW[0]      ; HEX0[2]     ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; SW[0]      ; HEX0[3]     ; 3.598 ; 3.598 ; 3.598 ; 3.598 ;
; SW[0]      ; HEX0[4]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[0]      ; HEX0[5]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; SW[0]      ; HEX0[6]     ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; SW[0]      ; HEX1[0]     ; 4.414 ; 4.414 ; 4.414 ; 4.414 ;
; SW[0]      ; HEX1[1]     ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; SW[0]      ; HEX1[2]     ; 4.232 ; 4.232 ; 4.232 ; 4.232 ;
; SW[0]      ; HEX1[3]     ; 4.139 ; 4.139 ; 4.139 ; 4.139 ;
; SW[0]      ; HEX1[4]     ; 4.360 ; 4.360 ; 4.360 ; 4.360 ;
; SW[0]      ; HEX1[5]     ; 4.284 ; 4.284 ; 4.284 ; 4.284 ;
; SW[0]      ; HEX1[6]     ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; SW[0]      ; HEX2[0]     ; 3.951 ; 3.951 ; 3.951 ; 3.951 ;
; SW[0]      ; HEX2[1]     ; 3.963 ; 3.963 ; 3.963 ; 3.963 ;
; SW[0]      ; HEX2[2]     ; 3.994 ; 3.994 ; 3.994 ; 3.994 ;
; SW[0]      ; HEX2[3]     ; 3.998 ; 3.998 ; 3.998 ; 3.998 ;
; SW[0]      ; HEX2[4]     ; 3.989 ; 3.989 ; 3.989 ; 3.989 ;
; SW[0]      ; HEX2[5]     ; 3.972 ; 3.972 ; 3.972 ; 3.972 ;
; SW[0]      ; HEX2[6]     ; 4.106 ; 4.106 ; 4.106 ; 4.106 ;
; SW[0]      ; HEX3[0]     ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; SW[0]      ; HEX3[1]     ; 4.224 ; 4.224 ; 4.224 ; 4.224 ;
; SW[0]      ; HEX3[2]     ; 4.213 ; 4.213 ; 4.213 ; 4.213 ;
; SW[0]      ; HEX3[3]     ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; SW[0]      ; HEX3[4]     ; 3.901 ; 3.901 ; 3.901 ; 3.901 ;
; SW[0]      ; HEX3[5]     ; 3.947 ; 3.947 ; 3.947 ; 3.947 ;
; SW[0]      ; HEX3[6]     ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 108288427 ; 0        ; 2315     ; 160      ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 108288427 ; 0        ; 2315     ; 160      ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2581     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2581     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 581   ; 581  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 252   ; 252  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 18 06:02:26 2019
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.991    -17518.984 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.843
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.843     -4364.981 CLOCK_50 
Info (332146): Worst-case removal slack is 1.989
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.989         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -6819.591 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.032     -5319.453 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.082     -1681.635 CLOCK_50 
Info (332146): Worst-case removal slack is 0.982
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.982         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -5700.480 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Wed Dec 18 06:02:29 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


