ModuleName FourbitReg
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 520 ,X2: 88 ,Y2: 520
Edge X1: 88 ,Y1: 480 ,X2: 88 ,Y2: 520
Edge X1: 88 ,Y1: 352 ,X2: 88 ,Y2: 480
Edge X1: 88 ,Y1: 480 ,X2: 160 ,Y2: 480
Edge X1: 88 ,Y1: 224 ,X2: 88 ,Y2: 352
Edge X1: 88 ,Y1: 352 ,X2: 160 ,Y2: 352
Edge X1: 88 ,Y1: 88 ,X2: 88 ,Y2: 224
Edge X1: 88 ,Y1: 224 ,X2: 160 ,Y2: 224
Edge X1: 88 ,Y1: 88 ,X2: 160 ,Y2: 88
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 432 ,X2: 72 ,Y2: 432
Edge X1: 72 ,Y1: 432 ,X2: 160 ,Y2: 432
Edge X1: 72 ,Y1: 304 ,X2: 72 ,Y2: 432
Edge X1: 72 ,Y1: 176 ,X2: 72 ,Y2: 304
Edge X1: 72 ,Y1: 304 ,X2: 160 ,Y2: 304
Edge X1: 72 ,Y1: 40 ,X2: 72 ,Y2: 176
Edge X1: 72 ,Y1: 176 ,X2: 160 ,Y2: 176
Edge X1: 72 ,Y1: 40 ,X2: 160 ,Y2: 40
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 40 ,Y1: 448 ,X2: 48 ,Y2: 448
Edge X1: 48 ,Y1: 48 ,X2: 48 ,Y2: 448
End
Branches
Branch Left: 48 ,Top: 56
BranchStrList
3
End
Branch Left: 48 ,Top: 192
BranchStrList
2
End
Branch Left: 48 ,Top: 320
BranchStrList
1
End
Branch Left: 48 ,Top: 440
BranchStrList
0
End
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 56 ,X2: 160 ,Y2: 56
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 192 ,X2: 160 ,Y2: 192
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 320 ,X2: 160 ,Y2: 320
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 344 ,Y1: 432 ,X2: 408 ,Y2: 432
Edge X1: 344 ,Y1: 32 ,X2: 344 ,Y2: 432
End
Branches
Branch Left: 344 ,Top: 40
BranchStrList
3
End
Branch Left: 344 ,Top: 176
BranchStrList
2
End
Branch Left: 344 ,Top: 304
BranchStrList
1
End
Branch Left: 344 ,Top: 424
BranchStrList
0
End
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 40 ,X2: 344 ,Y2: 40
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 176 ,X2: 344 ,Y2: 176
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 304 ,X2: 344 ,Y2: 304
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 424 ,X2: 344 ,Y2: 424
Edge X1: 280 ,Y1: 424 ,X2: 280 ,Y2: 432
Edge X1: 272 ,Y1: 432 ,X2: 280 ,Y2: 432
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 528 ,X2: 216 ,Y2: 544
Edge X1: 120 ,Y1: 544 ,X2: 216 ,Y2: 544
Edge X1: 120 ,Y1: 416 ,X2: 120 ,Y2: 544
Edge X1: 64 ,Y1: 544 ,X2: 120 ,Y2: 544
Edge X1: 120 ,Y1: 280 ,X2: 120 ,Y2: 416
Edge X1: 120 ,Y1: 416 ,X2: 216 ,Y2: 416
Edge X1: 120 ,Y1: 144 ,X2: 120 ,Y2: 280
Edge X1: 120 ,Y1: 280 ,X2: 216 ,Y2: 280
Edge X1: 120 ,Y1: 144 ,X2: 216 ,Y2: 144
Edge X1: 216 ,Y1: 136 ,X2: 216 ,Y2: 144
Edge X1: 216 ,Y1: 272 ,X2: 216 ,Y2: 280
Edge X1: 216 ,Y1: 400 ,X2: 216 ,Y2: 416
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 440 ,X2: 160 ,Y2: 440
Edge X1: 160 ,Y1: 440 ,X2: 160 ,Y2: 448
End
Branches
End
End
Ports
Port Left: 64 Top: 544 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 520 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 40 Top: 448 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 64 Top: 432 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 432 ,Orientation: 0
Portname: Qout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 184 Top: 32
Name: s0
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 184 Top: 168
Name: s1
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 184 Top: 296
Name: s2
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 184 Top: 424
Name: s3
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
End
Texts
End
Links
End
