<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_5a807171</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5a807171'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_5a807171')">rsnoc_z_H_R_G_T2_U_U_5a807171</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.76</td>
<td class="s7 cl rt"><a href="mod1581.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1581.html#Cond" > 56.25</a></td>
<td class="s1 cl rt"><a href="mod1581.html#Toggle" > 16.93</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1581.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1581.html#inst_tag_107831"  onclick="showContent('inst_tag_107831')">config_ss_tb.DUT.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 52.76</td>
<td class="s7 cl rt"><a href="mod1581.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1581.html#Cond" > 56.25</a></td>
<td class="s1 cl rt"><a href="mod1581.html#Toggle" > 16.93</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1581.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5a807171'>
<hr>
<a name="inst_tag_107831"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_107831" >config_ss_tb.DUT.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.76</td>
<td class="s7 cl rt"><a href="mod1581.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1581.html#Cond" > 56.25</a></td>
<td class="s1 cl rt"><a href="mod1581.html#Toggle" > 16.93</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1581.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.92</td>
<td class="s7 cl rt"> 79.55</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 19.53</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 70.54</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1819.html#inst_tag_147542" >service_socket_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1552.html#inst_tag_107564" id="tag_urg_inst_107564">Ib</a></td>
<td class="s1 cl rt"> 17.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod175.html#inst_tag_12031" id="tag_urg_inst_12031">Ica</a></td>
<td class="s9 cl rt"> 97.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2815.html#inst_tag_253395" id="tag_urg_inst_253395">If</a></td>
<td class="s4 cl rt"> 43.04</td>
<td class="s7 cl rt"> 76.92</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.48</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.79</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod440.html#inst_tag_30060" id="tag_urg_inst_30060">Ifpa</a></td>
<td class="s2 cl rt"> 20.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1870.html#inst_tag_151215" id="tag_urg_inst_151215">Io</a></td>
<td class="s2 cl rt"> 23.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod805.html#inst_tag_38878" id="tag_urg_inst_38878">Ip</a></td>
<td class="s2 cl rt"> 24.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1655_0.html#inst_tag_128331" id="tag_urg_inst_128331">Irspp</a></td>
<td class="s1 cl rt"> 19.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33289" id="tag_urg_inst_33289">It</a></td>
<td class="s2 cl rt"> 20.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1165.html#inst_tag_75881" id="tag_urg_inst_75881">uci7337ba030b</a></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006.html#inst_tag_69398" id="tag_urg_inst_69398">upc</a></td>
<td class="s2 cl rt"> 25.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1176.html#inst_tag_76120" id="tag_urg_inst_76120">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1429.html#inst_tag_85007" id="tag_urg_inst_85007">ups</a></td>
<td class="s1 cl rt"> 12.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_4.html#inst_tag_233680" id="tag_urg_inst_233680">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2010_2.html#inst_tag_173618" id="tag_urg_inst_173618">ursrsg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_68427" id="tag_urg_inst_68427">uu56703975</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1517.html#inst_tag_99677" id="tag_urg_inst_99677">uu5931137642</a></td>
<td class="s2 cl rt"> 22.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5a807171'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1581.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>47</td><td>75.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256261</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256266</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>256272</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256280</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256285</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256302</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256308</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256312</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>256337</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256426</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>256502</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>256513</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256700</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256705</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>256813</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
256260                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256261     1/1          		if ( ! Sys_Clk_RstN )
256262     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
256263     1/1          		else if ( u_d27a )
256264     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
256265                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256266     1/1          		if ( ! Sys_Clk_RstN )
256267     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
256268     1/1          		else if ( u_d27a )
256269     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
256270                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
256271                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
256272     1/1          		case ( uu_cc5c_caseSel )
256273     <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
256274     <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
256275     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
256276     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
256277                  		endcase
256278                  	end
256279                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256280     1/1          		if ( ! Sys_Clk_RstN )
256281     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
256282     1/1          		else if ( u_d27a )
256283     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
256284                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256285     1/1          		if ( ! Sys_Clk_RstN )
256286     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
256287     1/1          		else if ( u_d27a )
256288     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
256289                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
256290                  		.Clk( Sys_Clk )
256291                  	,	.Clk_ClkS( Sys_Clk_ClkS )
256292                  	,	.Clk_En( Sys_Clk_En )
256293                  	,	.Clk_EnS( Sys_Clk_EnS )
256294                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
256295                  	,	.Clk_RstN( Sys_Clk_RstN )
256296                  	,	.Clk_Tm( Sys_Clk_Tm )
256297                  	,	.O( u_bb4d )
256298                  	,	.Reset( NextRsp1 )
256299                  	,	.Set( CxtEn &amp; CxtId )
256300                  	);
256301                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256302     1/1          		if ( ! Sys_Clk_RstN )
256303     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
256304     1/1          		else if ( u_d27a )
256305     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
256306                  	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L17 uci7337ba030b( .I_43210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
256307                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256308     1/1          		if ( ! Sys_Clk_RstN )
256309     1/1          			u_cfef &lt;= #1.0 ( 5'b0 );
256310     1/1          		else if ( u_d27a )
256311     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
256312     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
256313     1/1          			1'b1    : u_1002 = Cxt_0 ;
256314     <font color = "red">0/1     ==>  			default : u_1002 = 30'b0 ;</font>
256315                  		endcase
256316                  	end
256317                  	rsnoc_z_H_R_U_B_B_A274 Ib(
256318                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
256319                  	);
256320                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
256321                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
256322                  	);
256323                  	assign uRsp_Status_caseSel =
256324                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
256325                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
256326                  					&amp;	Rsp2_Status == 2'b01
256327                  				&amp;
256328                  				Rsp_Last
256329                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
256330                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
256331                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
256332                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
256333                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
256334                  		}
256335                  		;
256336                  	always @( uRsp_Status_caseSel ) begin
256337     1/1          		case ( uRsp_Status_caseSel )
256338     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
256339     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
256340     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
256341     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
256342     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
256343     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
256344                  		endcase
256345                  	end
256346                  	rsnoc_z_H_R_G_T2_P_U_6249b6db Ip(
256347                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
256348                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
256349                  	,	.Cxt_Echo( CxtPkt_Echo )
256350                  	,	.Cxt_Head( CxtPkt_Head )
256351                  	,	.Cxt_Len1( CxtPkt_Len1 )
256352                  	,	.Cxt_OpcT( CxtPkt_OpcT )
256353                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
256354                  	,	.CxtUsed( CxtUsed )
256355                  	,	.Rx_CxtId( 1'b1 )
256356                  	,	.Rx_Head( RxPkt_Head )
256357                  	,	.Rx_Last( RxPkt_Last )
256358                  	,	.Rx_Opc( RxPkt_Opc )
256359                  	,	.Rx_Pld( RxPkt_Pld )
256360                  	,	.Rx_Rdy( RxPkt_Rdy )
256361                  	,	.Rx_Status( RxPkt_Status )
256362                  	,	.Rx_Vld( RxPkt_Vld )
256363                  	,	.Sys_Clk( Sys_Clk )
256364                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
256365                  	,	.Sys_Clk_En( Sys_Clk_En )
256366                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
256367                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
256368                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
256369                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
256370                  	,	.Sys_Pwr_Idle( )
256371                  	,	.Sys_Pwr_WakeUp( )
256372                  	,	.Tx_Data( TxPkt_Data )
256373                  	,	.Tx_Head( TxPkt_Head )
256374                  	,	.Tx_Rdy( TxPkt_Rdy )
256375                  	,	.Tx_Tail( TxPkt_Tail )
256376                  	,	.Tx_Vld( TxPkt_Vld )
256377                  	,	.TxCxtId( TxPktCxtId )
256378                  	,	.TxLast( TxPktLast )
256379                  	);
256380                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
256381                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
256382                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
256383                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
256384                  		.CxtUsed( CxtUsed )
256385                  	,	.FreeCxt( CtxFreeId )
256386                  	,	.FreeVld( CxtFreeVld )
256387                  	,	.NewCxt( CxtId )
256388                  	,	.NewRdy( CxtRdy )
256389                  	,	.NewVld( CxtEn )
256390                  	,	.Sys_Clk( Sys_Clk )
256391                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
256392                  	,	.Sys_Clk_En( Sys_Clk_En )
256393                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
256394                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
256395                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
256396                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
256397                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
256398                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
256399                  	);
256400                  	assign Req1_AddMdL = Req1_AddNttp [30:8];
256401                  	rsnoc_z_H_R_G_T2_O_U_906196f2 Io(
256402                  		.Cxt_0( Cxt_0 )
256403                  	,	.CxtUsed( CxtUsed )
256404                  	,	.Rdy( OrdRdy )
256405                  	,	.Req_AddLd0( Req1_AddLd0 )
256406                  	,	.Req_AddMdL( Req1_AddMdL )
256407                  	,	.Req_Len1( Req1_Len1 )
256408                  	,	.Req_OpcT( Req1_OpcT )
256409                  	,	.Req_RouteId( Req1_RouteId )
256410                  	,	.Req_Strm( 1'b0 )
256411                  	,	.ReqRdy( TrnRdy )
256412                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
256413                  	,	.Sys_Clk( Sys_Clk )
256414                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
256415                  	,	.Sys_Clk_En( Sys_Clk_En )
256416                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
256417                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
256418                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
256419                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
256420                  	,	.Sys_Pwr_Idle( )
256421                  	,	.Sys_Pwr_WakeUp( )
256422                  	);
256423                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
256424                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
256425                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256426     1/1          		if ( ! Sys_Clk_RstN )
256427     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
256428     1/1          		else if ( NextTrn )
256429     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
256430                  	rsnoc_z_H_R_G_T2_T_U_6249b6db It(
256431                  		.AddrBase( IdInfo_0_AddrBase )
256432                  	,	.Cmd_Echo( Req1_Echo )
256433                  	,	.Cmd_Len1( Req1_Len1 )
256434                  	,	.Cmd_Lock( Req1_Lock )
256435                  	,	.Cmd_OpcT( Req1_OpcT )
256436                  	,	.Cmd_RawAddr( Req1_RawAddr )
256437                  	,	.Cmd_RouteId( Req1_RouteId )
256438                  	,	.Cmd_Status( Req1_Status )
256439                  	,	.Cmd_User( Req1_User )
256440                  	,	.Pld_Data( Pld_Data )
256441                  	,	.Pld_Last( Pld_Last )
256442                  	,	.Rdy( TrnRdy )
256443                  	,	.Rx_Data( RxErr_Data )
256444                  	,	.Rx_Head( RxErr_Head )
256445                  	,	.Rx_Rdy( RxErr_Rdy )
256446                  	,	.Rx_Tail( RxErr_Tail )
256447                  	,	.Rx_Vld( RxErr_Vld )
256448                  	,	.Sys_Clk( Sys_Clk )
256449                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
256450                  	,	.Sys_Clk_En( Sys_Clk_En )
256451                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
256452                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
256453                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
256454                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
256455                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
256456                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
256457                  	,	.Vld( TrnVld )
256458                  	);
256459                  	assign Req1_Addr = Req1_RawAddr;
256460                  	assign PipeIn_Addr = Req1_Addr;
256461                  	assign u_cb9b_0 = PipeIn_Addr;
256462                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
256463                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
256464                  	assign u_c4ee = Req1_Len1 [6:2];
256465                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
256466                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
256467                  	assign PipeIn_BurstType = Req1_BurstType;
256468                  	assign u_cb9b_1 = PipeIn_BurstType;
256469                  	assign u_cb9b_11 = PipeIn_Opc;
256470                  	assign PipeIn_Urg = Req1_Urg;
256471                  	assign u_cb9b_17 = PipeIn_Urg;
256472                  	assign PipeIn_User = Req1_User;
256473                  	assign u_cb9b_19 = PipeIn_User;
256474                  	assign PipeIn_Data = Pld_Data;
256475                  	assign u_cb9b_2 = PipeIn_Data;
256476                  	assign Req1_Fail = Req1_Status == 2'b11;
256477                  	assign PipeIn_Fail = Req1_Fail;
256478                  	assign u_cb9b_4 = PipeIn_Fail;
256479                  	assign PipeIn_Head = ReqHead;
256480                  	assign u_cb9b_6 = PipeIn_Head;
256481                  	assign PipeIn_Last = Pld_Last;
256482                  	assign u_cb9b_7 = PipeIn_Last;
256483                  	assign PipeIn_Len1 = Req1_Len1;
256484                  	assign u_cb9b_8 = PipeIn_Len1;
256485                  	assign PipeIn_Lock = Req1_Lock;
256486                  	assign u_cb9b_9 = PipeIn_Lock;
256487                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
256488                  	assign PostRdy = GenLcl_Req_Rdy;
256489                  	assign PipeOut_Urg = u_d4d9_17;
256490                  	assign PipeOut_Head = u_d4d9_6;
256491                  	assign PipeOutHead = PipeOut_Head;
256492                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
256493                  	assign uReq1_Opc_caseSel =
256494                  		{		Req1_OpcT == 4'b0110
256495                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
256496                  			,	Req1_OpcT == 4'b0011
256497                  			,	Req1_OpcT == 4'b0010
256498                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
256499                  		}
256500                  		;
256501                  	always @( uReq1_Opc_caseSel ) begin
256502     1/1          		case ( uReq1_Opc_caseSel )
256503     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
256504     <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
256505     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
256506     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
256507     <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
256508     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
256509                  		endcase
256510                  	end
256511                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
256512                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
256513     1/1          		case ( uPipeIn_Opc_caseSel )
256514     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
256515     <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
256516     <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
256517     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
256518     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
256519                  		endcase
256520                  	end
256521                  	rsnoc_z_H_R_U_P_N_e5534060_A31138010117103001101080 Ifpa(
256522                  		.Rx_0( u_cb9b_0 )
256523                  	,	.Rx_1( u_cb9b_1 )
256524                  	,	.Rx_11( u_cb9b_11 )
256525                  	,	.Rx_14( 1'b0 )
256526                  	,	.Rx_15( 1'b0 )
256527                  	,	.Rx_17( u_cb9b_17 )
256528                  	,	.Rx_19( u_cb9b_19 )
256529                  	,	.Rx_2( u_cb9b_2 )
256530                  	,	.Rx_4( u_cb9b_4 )
256531                  	,	.Rx_6( u_cb9b_6 )
256532                  	,	.Rx_7( u_cb9b_7 )
256533                  	,	.Rx_8( u_cb9b_8 )
256534                  	,	.Rx_9( u_cb9b_9 )
256535                  	,	.RxRdy( ReqRdy )
256536                  	,	.RxVld( ReqVld )
256537                  	,	.Sys_Clk( Sys_Clk )
256538                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
256539                  	,	.Sys_Clk_En( Sys_Clk_En )
256540                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
256541                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
256542                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
256543                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
256544                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
256545                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
256546                  	,	.Tx_0( u_d4d9_0 )
256547                  	,	.Tx_1( u_d4d9_1 )
256548                  	,	.Tx_11( u_d4d9_11 )
256549                  	,	.Tx_14( u_d4d9_14 )
256550                  	,	.Tx_15( u_d4d9_15 )
256551                  	,	.Tx_17( u_d4d9_17 )
256552                  	,	.Tx_19( u_d4d9_19 )
256553                  	,	.Tx_2( u_d4d9_2 )
256554                  	,	.Tx_4( u_d4d9_4 )
256555                  	,	.Tx_6( u_d4d9_6 )
256556                  	,	.Tx_7( u_d4d9_7 )
256557                  	,	.Tx_8( u_d4d9_8 )
256558                  	,	.Tx_9( u_d4d9_9 )
256559                  	,	.TxRdy( PipeOutRdy )
256560                  	,	.TxVld( PipeOutVld )
256561                  	);
256562                  	assign PipeOut_Addr = u_d4d9_0;
256563                  	assign GenLcl_Req_Addr = PipeOut_Addr;
256564                  	assign PipeOut_Data = u_d4d9_2;
256565                  	assign MyDatum = PipeOut_Data [35:0];
256566                  	assign MyData = { 2'b0 , MyDatum };
256567                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
256568                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
256569                  	);
256570                  	assign PipeOut_Fail = u_d4d9_4;
256571                  	assign NullBe = PipeOut_Fail;
256572                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
256573                  	assign GenLcl_Req_Vld = PostVld;
256574                  	assign PipeOut_Last = u_d4d9_7;
256575                  	assign GenLcl_Req_Last = PipeOut_Last;
256576                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
256577                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
256578                  	assign PipeOut_BurstType = u_d4d9_1;
256579                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
256580                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
256581                  	assign PipeOut_Len1 = u_d4d9_8;
256582                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
256583                  	assign PipeOut_Lock = u_d4d9_9;
256584                  	assign GenLcl_Req_Lock = PipeOut_Lock;
256585                  	assign PipeOut_Opc = u_d4d9_11;
256586                  	assign GenLcl_Req_Opc = PipeOut_Opc;
256587                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
256588                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
256589                  	assign PipeOut_SeqUnique = u_d4d9_15;
256590                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
256591                  	assign PipeOut_User = u_d4d9_19;
256592                  	assign GenLcl_Req_User = PipeOut_User;
256593                  	assign Rsp0_Rdy = Rsp1_Rdy;
256594                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
256595                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
256596                  		.Clk( Sys_Clk )
256597                  	,	.Clk_ClkS( Sys_Clk_ClkS )
256598                  	,	.Clk_En( Sys_Clk_En )
256599                  	,	.Clk_EnS( Sys_Clk_EnS )
256600                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
256601                  	,	.Clk_RstN( Sys_Clk_RstN )
256602                  	,	.Clk_Tm( Sys_Clk_Tm )
256603                  	,	.En( GenLcl_Req_Vld )
256604                  	,	.O( u_43f9 )
256605                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
256606                  	,	.Set( NullBe &amp; PipeOutHead )
256607                  	);
256608                  	rsnoc_z_H_R_G_U_P_U_56703975 uu56703975(
256609                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
256610                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
256611                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
256612                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
256613                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
256614                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
256615                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
256616                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
256617                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
256618                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
256619                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
256620                  	,	.GenLcl_Req_User( GenLcl_Req_User )
256621                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
256622                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
256623                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
256624                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
256625                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
256626                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
256627                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
256628                  	,	.GenPrt_Req_Addr( u_Req_Addr )
256629                  	,	.GenPrt_Req_Be( u_Req_Be )
256630                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
256631                  	,	.GenPrt_Req_Data( u_Req_Data )
256632                  	,	.GenPrt_Req_Last( u_Req_Last )
256633                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
256634                  	,	.GenPrt_Req_Lock( u_Req_Lock )
256635                  	,	.GenPrt_Req_Opc( u_Req_Opc )
256636                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
256637                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
256638                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
256639                  	,	.GenPrt_Req_User( u_Req_User )
256640                  	,	.GenPrt_Req_Vld( u_Req_Vld )
256641                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
256642                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
256643                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
256644                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
256645                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
256646                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
256647                  	);
256648                  	rsnoc_z_H_R_G_U_Q_U_5931137642 uu5931137642(
256649                  		.GenLcl_Req_Addr( u_Req_Addr )
256650                  	,	.GenLcl_Req_Be( u_Req_Be )
256651                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
256652                  	,	.GenLcl_Req_Data( u_Req_Data )
256653                  	,	.GenLcl_Req_Last( u_Req_Last )
256654                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
256655                  	,	.GenLcl_Req_Lock( u_Req_Lock )
256656                  	,	.GenLcl_Req_Opc( u_Req_Opc )
256657                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
256658                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
256659                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
256660                  	,	.GenLcl_Req_User( u_Req_User )
256661                  	,	.GenLcl_Req_Vld( u_Req_Vld )
256662                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
256663                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
256664                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
256665                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
256666                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
256667                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
256668                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
256669                  	,	.GenPrt_Req_Be( Gen_Req_Be )
256670                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
256671                  	,	.GenPrt_Req_Data( Gen_Req_Data )
256672                  	,	.GenPrt_Req_Last( Gen_Req_Last )
256673                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
256674                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
256675                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
256676                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
256677                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
256678                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
256679                  	,	.GenPrt_Req_User( Gen_Req_User )
256680                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
256681                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
256682                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
256683                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
256684                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
256685                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
256686                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
256687                  	,	.Sys_Clk( Sys_Clk )
256688                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
256689                  	,	.Sys_Clk_En( Sys_Clk_En )
256690                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
256691                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
256692                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
256693                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
256694                  	,	.Sys_Pwr_Idle( u_70_Idle )
256695                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
256696                  	);
256697                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
256698                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
256699                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256700     1/1          		if ( ! Sys_Clk_RstN )
256701     1/1          			Load &lt;= #1.0 ( 2'b0 );
256702     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
256703                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
256704                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
256705     1/1          		if ( ! Sys_Clk_RstN )
256706     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
256707     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
256708                  	assign RxInt_Rdy = RxIn_Rdy;
256709                  	assign Rx_Rdy = RxInt_Rdy;
256710                  	assign WakeUp_Rx = Rx_Vld;
256711                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
256712                  	assign u_5446 = RxIn_Data [110:94];
256713                  	assign Translation_0_Aperture = u_5446 [16:5];
256714                  	assign TxBypData = TxIn_Data [37:0];
256715                  	assign TxLcl_Data =
256716                  		{			{	TxIn_Data [111]
256717                  			,	TxIn_Data [110:94]
256718                  			,	TxIn_Data [93:90]
256719                  			,	TxIn_Data [89:88]
256720                  			,	TxIn_Data [87:81]
256721                  			,	TxIn_Data [80:49]
256722                  			,	TxIn_Data [48:41]
256723                  			,	TxIn_Data [40:38]
256724                  			}
256725                  		,
256726                  		TxBypData
256727                  		};
256728                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
256729                  	assign TxLcl_Head = TxIn_Head;
256730                  	assign Tx_Head = TxLcl_Head;
256731                  	assign TxLcl_Tail = TxIn_Tail;
256732                  	assign Tx_Tail = TxLcl_Tail;
256733                  	assign TxLcl_Vld = TxIn_Vld;
256734                  	assign Tx_Vld = TxLcl_Vld;
256735                  	assign WakeUp_Other = 1'b0;
256736                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
256737                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
256738                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
256739                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
256740                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
256741                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
256742                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
256743                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
256744                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
256745                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
256746                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
256747                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
256748                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
256749                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
256750                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
256751                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
256752                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
256753                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
256754                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
256755                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
256756                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
256757                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
256758                  	assign u_3ded_Data_Last = RxIn_Data [37];
256759                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
256760                  	assign u_3ded_Data_Err = RxIn_Data [36];
256761                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
256762                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
256763                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
256764                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
256765                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
256766                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
256767                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
256768                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
256769                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
256770                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
256771                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
256772                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
256773                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
256774                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
256775                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
256776                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
256777                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
256778                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
256779                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
256780                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
256781                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
256782                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
256783                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
256784                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
256785                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
256786                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
256787                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
256788                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
256789                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
256790                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
256791                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
256792                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
256793                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
256794                  	assign u_6807_Data_Last = TxIn_Data [37];
256795                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
256796                  	assign u_6807_Data_Err = TxIn_Data [36];
256797                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
256798                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
256799                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
256800                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
256801                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
256802                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
256803                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
256804                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
256805                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
256806                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
256807                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
256808                  	assign u_5ddf = CxtUsed;
256809                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
256810                  	// synopsys translate_off
256811                  	// synthesis translate_off
256812                  	always @( posedge Sys_Clk )
256813     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
256814     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
256815     <font color = "grey">unreachable  </font>				dontStop = 0;
256816     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
256817     <font color = "grey">unreachable  </font>				if (!dontStop) begin
256818     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
256819     <font color = "grey">unreachable  </font>					$stop;
256820                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
256821                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1581.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256264
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256269
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256283
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256288
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256305
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256311
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256466
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256697
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1581.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">51</td>
<td class="rt">20</td>
<td class="rt">39.22 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1016</td>
<td class="rt">172</td>
<td class="rt">16.93 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">508</td>
<td class="rt">103</td>
<td class="rt">20.28 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">508</td>
<td class="rt">69</td>
<td class="rt">13.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">51</td>
<td class="rt">20</td>
<td class="rt">39.22 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1016</td>
<td class="rt">172</td>
<td class="rt">16.93 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">508</td>
<td class="rt">103</td>
<td class="rt">20.28 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">508</td>
<td class="rt">69</td>
<td class="rt">13.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[53:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[29:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[53:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1581.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">256466</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256697</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">256261</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">256266</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">256272</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">256280</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">256285</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">256302</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">256308</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256312</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256337</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">256426</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">256502</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">256513</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">256700</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">256705</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256466     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256697     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256261     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256262     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
256263     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
256264     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256266     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256267     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
256268     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
256269     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256272     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
256273     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
256274     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
256275     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
256276     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256280     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256281     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
256282     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
256283     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256285     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256286     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
256287     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
256288     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256302     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256303     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
256304     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
256305     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256308     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256309     			u_cfef <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
256310     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
256311     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256312     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
256313     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
256314     			default : u_1002 = 30'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256337     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
256338     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
256339     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
256340     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
256341     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
256342     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
256343     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256426     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256427     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
256428     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
256429     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256502     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
256503     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
256504     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
256505     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
256506     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
256507     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
256508     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256513     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
256514     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
256515     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
256516     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
256517     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
256518     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256700     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256701     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
256702     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256705     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
256706     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
256707     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_107831">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_5a807171">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
