module wideexpr_00103(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[1]?($signed(((ctrl[7]?((u4)<(2'sb01))<($unsigned(u7)):{2{(u7)-(4'sb1000)}}))<({{4{(2'sb00)<<(s7)}},(4'sb1011)>>(u0),~^((u2)>>(s6))})))+(s4):((ctrl[1]?4'sb0010:(ctrl[4]?$signed($signed({2'sb11})):(s2)<<(($signed(s1))-(6'sb100011)))))>>((3'sb110)-(5'sb10101))))+(s6);
  assign y1 = -(4'sb0001);
  assign y2 = {(ctrl[0]?({(ctrl[3]?(-(s6))>=(5'sb01111):(5'sb11101)==($unsigned(((s5)<(1'sb1))^(s6))))})>>(s5):2'b00)};
  assign y3 = (ctrl[6]?$signed(3'sb010):((+({1{s1}}))^(+((3'b101)>>>(1'sb0))))|(2'sb01));
  assign y4 = (ctrl[5]?-(((6'sb100011)^~(s4))|((6'sb110111)<<<($unsigned(2'sb00)))):4'sb0100);
  assign y5 = (5'b11110)>>>(({2{((ctrl[6]?6'sb111111:(+(4'b0110))>>((1'sb1)>>(s1))))<<<($unsigned((2'sb10)+(&(s7))))}})>>((~($signed(s1)))<({1{((2'sb11)<<(+(2'sb00)))-(((s6)>>(3'b001))>>>((4'sb1000)<<(4'sb1010)))}})));
  assign y6 = (s2)+(u7);
  assign y7 = (($signed($signed(3'sb011)))<($signed((ctrl[4]?($signed(3'sb101))>>(s4):(s1)!=({({2'b11,1'b0,u2,3'sb011})|((5'b10000)^(3'b100)),$unsigned((s1)==(s0)),((s4)+(s1))<<((1'sb0)!=(6'sb011000))})))))+({s4,(ctrl[6]?($signed((ctrl[6]?(ctrl[7]?s1:s6):((ctrl[3]?3'sb100:s7))<<((s3)>>>(s1)))))>=((3'sb001)+((ctrl[5]?6'sb100100:6'sb011001))):(ctrl[5]?{6'sb110011,+($signed($signed(u2))),(($signed(s4))^((u6)^(3'b011)))|((ctrl[0]?(ctrl[0]?u3:u4):$unsigned(u6)))}:~(s5))),(ctrl[5]?$signed(s2):^($signed($signed(3'b000)))),3'sb001});
endmodule
