Analysis & Synthesis report for Lab1
Sat Oct  7 12:53:36 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 18. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 19. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 20. State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 21. State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|m_next
 22. State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|m_state
 23. State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|i_next
 24. State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|i_state
 25. State Machine - |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Packed Into Inferred Megafunctions
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated
 34. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated
 35. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated
 36. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated
 37. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated
 38. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated
 39. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated
 40. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
 41. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 42. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated
 43. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 44. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 45. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 46. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 47. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 48. Source assignments for niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated
 49. Source assignments for niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 50. Source assignments for niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 51. Source assignments for niosII:u0|niosII_sdram:sdram
 52. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge
 53. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 54. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 55. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 56. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 57. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 58. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 59. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 60. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 61. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 62. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 63. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 64. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 65. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 66. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 67. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 68. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 69. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 70. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 71. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux
 72. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 73. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux
 74. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_001
 75. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 76. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 77. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_004
 78. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_005
 79. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_006
 80. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_007
 81. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_008
 82. Source assignments for niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_demux:cmd_demux
 83. Source assignments for niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_demux:rsp_demux
 84. Source assignments for niosII:u0|altera_reset_controller:rst_controller
 85. Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 86. Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 87. Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_usc1:auto_generated
 90. Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated
 91. Parameter Settings for User Entity Instance: syspll:syspll_inst|altpll:altpll_component
 92. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data
 93. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag
 95. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht
 97. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a
 99. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b
101. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1
103. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
104. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2
105. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
106. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3
107. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
108. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag
109. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data
111. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram
112. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim
113. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram
114. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
115. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component
116. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram
117. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram
118. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
119. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
120. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
121. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
122. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
123. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy
124. Parameter Settings for User Entity Instance: niosII:u0|niosII_instruction_tcm:instruction_tcm
125. Parameter Settings for User Entity Instance: niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram
126. Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo
127. Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo
128. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge
129. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo
130. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
131. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
132. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
133. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
134. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
135. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
136. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
137. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
138. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo
139. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
140. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
141. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
142. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
143. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
144. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
145. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
146. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
147. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
148. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
149. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
150. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
151. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
152. Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
153. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
154. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
155. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
156. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
157. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
158. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_bridge_s0_translator
159. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator
160. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator
161. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator
162. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator
163. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator
164. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
165. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
166. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
167. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
170. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
173. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent
176. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent
179. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent
182. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent
185. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent
188. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent
191. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_005|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_008|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_009|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_010|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
205. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
206. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter
207. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
208. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
209. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
210. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
211. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
212. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
213. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
214. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
215. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
216. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
217. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
218. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
219. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
220. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
221. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
222. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
223. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter
224. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
225. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
226. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
227. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
228. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
229. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
230. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
231. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
232. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
233. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
234. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
235. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
236. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
237. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
238. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
239. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
240. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter
241. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
242. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
243. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
244. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
245. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
246. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
247. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
248. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
249. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
250. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
251. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
252. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
253. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
254. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
255. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
256. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
257. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter
258. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
259. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
260. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
261. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
262. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
263. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
264. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
265. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
266. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
267. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
268. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
269. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
270. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
271. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
272. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
273. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
274. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter
275. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
276. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
277. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
278. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
279. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
280. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
281. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
282. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
283. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
284. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
285. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
286. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
287. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
288. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
289. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
290. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
291. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter
292. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
293. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
294. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
295. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
296. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
297. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
298. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
299. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
300. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
301. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
302. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
303. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
304. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
305. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
306. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
307. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
308. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter
309. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
310. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
311. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
312. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
313. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
314. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
315. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
316. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
317. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
318. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
319. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
320. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
321. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
322. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
323. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
324. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
325. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter
326. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
327. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
328. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
329. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
330. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
331. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
332. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
333. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
334. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
335. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
336. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
337. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
338. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
339. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
340. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
341. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
342. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter
343. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
344. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
345. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
346. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
347. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
348. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
349. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
350. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
351. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
352. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
353. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
354. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
355. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
356. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
357. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
358. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
359. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
360. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
361. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
362. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
363. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
364. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
365. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
366. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
367. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
368. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
369. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
370. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
371. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
372. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
373. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
374. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
375. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
376. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator
377. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator
378. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent
379. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent
380. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
381. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
382. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router:router|niosII_mm_interconnect_1_router_default_decode:the_default_decode
383. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router_001:router_001|niosII_mm_interconnect_1_router_001_default_decode:the_default_decode
384. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter
385. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
386. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
387. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
388. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
389. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
390. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
391. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
392. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
393. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
394. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
395. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
396. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
397. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
398. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
399. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
400. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
401. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
402. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator
403. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator
404. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller
405. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
406. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
407. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001
408. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
409. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
410. Parameter Settings for Inferred Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0
411. Parameter Settings for Inferred Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0
412. Parameter Settings for Inferred Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
413. Parameter Settings for Inferred Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
414. Parameter Settings for Inferred Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
415. altpll Parameter Settings by Entity Instance
416. altsyncram Parameter Settings by Entity Instance
417. scfifo Parameter Settings by Entity Instance
418. lpm_mult Parameter Settings by Entity Instance
419. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
420. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001"
421. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
422. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller"
423. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator"
424. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator"
425. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
426. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
427. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
428. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
429. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
430. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
431. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
432. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
433. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router_001:router_001|niosII_mm_interconnect_1_router_001_default_decode:the_default_decode"
434. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router:router|niosII_mm_interconnect_1_router_default_decode:the_default_decode"
435. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
436. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent"
437. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent"
438. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator"
439. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator"
440. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
441. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
442. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
443. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
444. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
445. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
446. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
447. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
448. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
449. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
450. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
451. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
452. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
453. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
454. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
455. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
456. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode"
457. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode"
458. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode"
459. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode"
460. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo"
461. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent"
462. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo"
463. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent"
464. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo"
465. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent"
466. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo"
467. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent"
468. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo"
469. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent"
470. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo"
471. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent"
472. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
473. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
474. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
475. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
476. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
477. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
478. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
479. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
480. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator"
481. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
482. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator"
483. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator"
484. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator"
485. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_bridge_s0_translator"
486. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
487. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
488. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
489. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
490. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
491. Port Connectivity Checks: "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo"
492. Port Connectivity Checks: "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo"
493. Port Connectivity Checks: "niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module"
494. Port Connectivity Checks: "niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic"
495. Port Connectivity Checks: "niosII:u0|niosII_jtag_uart:jtag_uart"
496. Port Connectivity Checks: "niosII:u0|niosII_instruction_tcm:instruction_tcm"
497. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy"
498. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
499. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
500. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component"
501. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib"
502. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc"
503. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
504. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace"
505. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk"
506. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk"
507. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug"
508. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci"
509. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"
510. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell"
511. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench"
512. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu"
513. Port Connectivity Checks: "niosII:u0"
514. Port Connectivity Checks: "syspll:syspll_inst"
515. Post-Synthesis Netlist Statistics for Top Partition
516. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
517. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
518. Elapsed Time Per Partition
519. Analysis & Synthesis Messages
520. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct  7 12:53:36 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Lab1                                        ;
; Top-level Entity Name              ; Lab1                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,310                                       ;
;     Total combinational functions  ; 6,598                                       ;
;     Dedicated logic registers      ; 4,832                                       ;
; Total registers                    ; 4832                                        ;
; Total pins                         ; 147                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 220,176                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Lab1               ; Lab1               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Lab1.v                                                                                    ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v                                                                                    ;             ;
; niosII/synthesis/niosII.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v                                                                 ; niosII      ;
; niosII/synthesis/submodules/altera_reset_controller.v                                     ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_reset_controller.v                                     ; niosII      ;
; niosII/synthesis/submodules/altera_reset_synchronizer.v                                   ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_reset_synchronizer.v                                   ; niosII      ;
; niosII/synthesis/submodules/niosII_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_irq_mapper.sv                                          ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_2.v                                    ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_2.v                                    ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_slave_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_slave_translator.sv                             ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_master_translator.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_master_translator.sv                            ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v                                    ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v                  ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_rsp_mux.sv                           ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_mux.sv                           ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_demux.sv                         ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_burst_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv                                ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                           ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_address_alignment.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_address_alignment.sv                            ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router_001.sv                        ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router.sv                            ; niosII      ;
; niosII/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_master_agent.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_master_agent.sv                                 ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v                                    ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv                       ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv                           ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_002.sv                     ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv                         ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv                       ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv                           ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv                     ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv                         ; niosII      ;
; niosII/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_004.sv                        ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv                        ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv                        ; niosII      ;
; niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv                            ; niosII      ;
; niosII/synthesis/submodules/niosII_sysid.v                                                ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sysid.v                                                ; niosII      ;
; niosII/synthesis/submodules/niosII_sys_clk_timer.v                                        ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sys_clk_timer.v                                        ; niosII      ;
; niosII/synthesis/submodules/niosII_seven_seg.v                                            ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_seven_seg.v                                            ; niosII      ;
; niosII/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                      ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                      ; niosII      ;
; niosII/synthesis/submodules/altera_avalon_dc_fifo.v                                       ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_dc_fifo.v                                       ; niosII      ;
; niosII/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                           ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                           ; niosII      ;
; niosII/synthesis/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_std_synchronizer_nocut.v                               ; niosII      ;
; niosII/synthesis/submodules/niosII_sdram.v                                                ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v                                                ; niosII      ;
; niosII/synthesis/submodules/niosII_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v                                            ; niosII      ;
; niosII/synthesis/submodules/niosII_instruction_tcm.hex                                    ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_instruction_tcm.hex                                    ; niosII      ;
; niosII/synthesis/submodules/niosII_instruction_tcm.v                                      ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_instruction_tcm.v                                      ; niosII      ;
; niosII/synthesis/submodules/niosII_green_led.v                                            ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_green_led.v                                            ; niosII      ;
; niosII/synthesis/submodules/niosII_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu.v                                                  ; niosII      ;
; niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v                              ; niosII      ;
; niosII/synthesis/submodules/niosII_cpu_cpu.v                                              ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v                                              ; niosII      ;
; niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v                                    ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v                                    ; niosII      ;
; niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v                          ; niosII      ;
; niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v                           ; niosII      ;
; niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v                                   ; niosII      ;
; niosII/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                               ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                               ; niosII      ;
; niosII/synthesis/submodules/niosII_buttons.v                                              ; yes             ; User Verilog HDL File                        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_buttons.v                                              ; niosII      ;
; syspll.v                                                                                  ; yes             ; User Wizard-Generated File                   ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/syspll.v                                                                                  ;             ;
; altpll.tdf                                                                                ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                   ;             ;
; aglobal201.inc                                                                            ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                               ;             ;
; stratix_pll.inc                                                                           ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                              ;             ;
; stratixii_pll.inc                                                                         ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                            ;             ;
; cycloneii_pll.inc                                                                         ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                            ;             ;
; db/syspll_altpll.v                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/syspll_altpll.v                                                                        ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_cjd1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_cjd1.tdf                                                                    ;             ;
; db/altsyncram_dad1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_dad1.tdf                                                                    ;             ;
; db/altsyncram_97d1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_97d1.tdf                                                                    ;             ;
; db/altsyncram_fic1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_fic1.tdf                                                                    ;             ;
; altera_mult_add.tdf                                                                       ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                          ;             ;
; db/altera_mult_add_vkp2.v                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altera_mult_add_vkp2.v                                                                 ;             ;
; altera_mult_add_rtl.v                                                                     ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                        ;             ;
; db/altsyncram_9mc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_9mc1.tdf                                                                    ;             ;
; db/altsyncram_2jf1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_2jf1.tdf                                                                    ;             ;
; db/altsyncram_r3d1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_r3d1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                    ;             ;
; db/altsyncram_7mc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_7mc1.tdf                                                                    ;             ;
; db/altsyncram_ac71.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_ac71.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; db/altsyncram_vd32.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_vd32.tdf                                                                    ;             ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;             ;
; db/scfifo_jr21.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/scfifo_jr21.tdf                                                                        ;             ;
; db/a_dpfifo_l011.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_dpfifo_l011.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_do7.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/cntr_do7.tdf                                                                           ;             ;
; db/altsyncram_nio1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_nio1.tdf                                                                    ;             ;
; db/cntr_1ob.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/cntr_1ob.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                          ;             ;
; pzdyqx.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                   ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; db/altsyncram_usc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_usc1.tdf                                                                    ;             ;
; db/altsyncram_kvc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_kvc1.tdf                                                                    ;             ;
; lpm_mult.tdf                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;             ;
; multcore.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                 ;             ;
; bypassff.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                 ;             ;
; altshift.inc                                                                              ; yes             ; Megafunction                                 ; /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                 ;             ;
; db/mult_jp01.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/mult_jp01.tdf                                                                          ;             ;
; db/mult_j011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/mult_j011.tdf                                                                          ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,310                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 6598                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 3301                                                                                     ;
;     -- 3 input functions                    ; 2120                                                                                     ;
;     -- <=2 input functions                  ; 1177                                                                                     ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 5927                                                                                     ;
;     -- arithmetic mode                      ; 671                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 4832                                                                                     ;
;     -- Dedicated logic registers            ; 4832                                                                                     ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 147                                                                                      ;
; Total memory bits                           ; 220176                                                                                   ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; syspll:syspll_inst|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5006                                                                                     ;
; Total fan-out                               ; 47066                                                                                    ;
; Average fan-out                             ; 3.86                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |Lab1                                                                                                                                   ; 6598 (1)            ; 4832 (0)                  ; 220176      ; 6            ; 0       ; 3         ; 147  ; 0            ; |Lab1                                                                                                                                                                                                                                                                                                                                            ; Lab1                                                  ; work         ;
;    |niosII:u0|                                                                                                                          ; 6310 (0)            ; 4668 (0)                  ; 220176      ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab1|niosII:u0                                                                                                                                                                                                                                                                                                                                  ; niosII                                                ; niosII       ;
;       |altera_avalon_mm_clock_crossing_bridge:sdram_bridge|                                                                             ; 98 (31)             ; 193 (8)                   ; 1296        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge                                                                                                                                                                                                                                                                              ; altera_avalon_mm_clock_crossing_bridge                ; niosII       ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 22 (22)             ; 96 (84)                   ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                               ; altera_avalon_dc_fifo                                 ; niosII       ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle                     ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                     ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                          ; altsyncram                                            ; work         ;
;                |altsyncram_usc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_usc1:auto_generated                                                                                                                                                                                           ; altsyncram_usc1                                       ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 45 (45)             ; 89 (65)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_dc_fifo                                 ; niosII       ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle                     ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; niosII       ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                     ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                       ; altera_std_synchronizer_nocut                         ; niosII       ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                          ; altsyncram                                            ; work         ;
;                |altsyncram_kvc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated                                                                                                                                                                                           ; altsyncram_kvc1                                       ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                       ; altera_reset_controller                               ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                             ; niosII       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller                               ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                             ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                             ; niosII       ;
;       |niosII_buttons:buttons|                                                                                                          ; 15 (15)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_buttons:buttons                                                                                                                                                                                                                                                                                                           ; niosII_buttons                                        ; niosII       ;
;       |niosII_cpu:cpu|                                                                                                                  ; 2922 (0)            ; 2162 (0)                  ; 86784       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu                                                                                                                                                                                                                                                                                                                   ; niosII_cpu                                            ; niosII       ;
;          |niosII_cpu_cpu:cpu|                                                                                                           ; 2922 (1953)         ; 2162 (1444)               ; 86784       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                ; niosII_cpu_cpu                                        ; niosII       ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                ; 77 (77)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                     ; altera_nios2_gen2_rtl_module                          ; niosII       ;
;             |niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht                                                                                                                                                                                                                                                   ; niosII_cpu_cpu_bht_module                             ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                            ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                          ; altsyncram_97d1                                       ; work         ;
;             |niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data                                                                                                                                                                                                                                           ; niosII_cpu_cpu_dc_data_module                         ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                            ; work         ;
;                   |altsyncram_2jf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated                                                                                                                                                                                  ; altsyncram_2jf1                                       ; work         ;
;             |niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|                                                                        ; 0 (0)               ; 0 (0)                     ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag                                                                                                                                                                                                                                             ; niosII_cpu_cpu_dc_tag_module                          ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                            ; work         ;
;                   |altsyncram_9mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated                                                                                                                                                                                    ; altsyncram_9mc1                                       ; work         ;
;             |niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim                                                                                                                                                                                                                                       ; niosII_cpu_cpu_dc_victim_module                       ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                                            ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                              ; altsyncram_r3d1                                       ; work         ;
;             |niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|                                                                      ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data                                                                                                                                                                                                                                           ; niosII_cpu_cpu_ic_data_module                         ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                            ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                  ; altsyncram_cjd1                                       ; work         ;
;             |niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|                                                                        ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag                                                                                                                                                                                                                                             ; niosII_cpu_cpu_ic_tag_module                          ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                            ; work         ;
;                   |altsyncram_dad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated                                                                                                                                                                                    ; altsyncram_dad1                                       ; work         ;
;             |niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|                                                                     ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell                                                                                                                                                                                                                                          ; niosII_cpu_cpu_mult_cell                              ; niosII       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                       ; altera_mult_add                                       ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                   ; altera_mult_add_vkp2                                  ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                          ; altera_mult_add_rtl                                   ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                 ; ama_multiplier_function                               ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                               ; ama_register_function                                 ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                  ; lpm_mult                                              ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                         ; mult_jp01                                             ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                       ; altera_mult_add                                       ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                   ; altera_mult_add_vkp2                                  ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                          ; altera_mult_add_rtl                                   ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                 ; ama_multiplier_function                               ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                               ; ama_register_function                                 ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                  ; lpm_mult                                              ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                         ; mult_j011                                             ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                       ; altera_mult_add                                       ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                   ; altera_mult_add_vkp2                                  ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                          ; altera_mult_add_rtl                                   ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                 ; ama_multiplier_function                               ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                               ; ama_register_function                                 ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                  ; lpm_mult                                              ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                         ; mult_j011                                             ; work         ;
;             |niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|                                                                     ; 890 (37)            ; 645 (80)                  ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci                                                                                                                                                                                                                                          ; niosII_cpu_cpu_nios2_oci                              ; niosII       ;
;                |niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|                                              ; 116 (0)             ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper                                                                                                                                                                ; niosII_cpu_cpu_debug_slave_wrapper                    ; niosII       ;
;                   |niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|                                             ; 10 (10)             ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk                                                                                        ; niosII_cpu_cpu_debug_slave_sysclk                     ; niosII       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                   ; altera_std_synchronizer                               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                   ; altera_std_synchronizer                               ; work         ;
;                   |niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|                                                   ; 102 (102)           ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck                                                                                              ; niosII_cpu_cpu_debug_slave_tck                        ; niosII       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                         ; altera_std_synchronizer                               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                         ; altera_std_synchronizer                               ; work         ;
;                   |sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy                                                                                                          ; sld_virtual_jtag_basic                                ; work         ;
;                |niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|                                                    ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg                                                                                                                                                                      ; niosII_cpu_cpu_nios2_avalon_reg                       ; niosII       ;
;                |niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|                                                      ; 87 (87)             ; 253 (253)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break                                                                                                                                                                        ; niosII_cpu_cpu_nios2_oci_break                        ; niosII       ;
;                |niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|                                                        ; 221 (55)            ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk                                                                                                                                                                          ; niosII_cpu_cpu_nios2_oci_dbrk                         ; niosII       ;
;                   |niosII_cpu_cpu_nios2_oci_match_paired:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_paired|                               ; 79 (79)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|niosII_cpu_cpu_nios2_oci_match_paired:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_paired                                                                                    ; niosII_cpu_cpu_nios2_oci_match_paired                 ; niosII       ;
;                   |niosII_cpu_cpu_nios2_oci_match_single:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_single|                               ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|niosII_cpu_cpu_nios2_oci_match_single:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_single                                                                                    ; niosII_cpu_cpu_nios2_oci_match_single                 ; niosII       ;
;                   |niosII_cpu_cpu_nios2_oci_match_single:niosII_cpu_cpu_nios2_oci_dbrk_hit1_match_single|                               ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|niosII_cpu_cpu_nios2_oci_match_single:niosII_cpu_cpu_nios2_oci_dbrk_hit1_match_single                                                                                    ; niosII_cpu_cpu_nios2_oci_match_single                 ; niosII       ;
;                |niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|                                                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug                                                                                                                                                                        ; niosII_cpu_cpu_nios2_oci_debug                        ; niosII       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                               ; work         ;
;                |niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|                                                            ; 21 (21)             ; 15 (15)                   ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im                                                                                                                                                                              ; niosII_cpu_cpu_nios2_oci_im                           ; niosII       ;
;                   |niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|                ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component                                                                         ; niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module ; niosII       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram                                               ; altsyncram                                            ; work         ;
;                         |altsyncram_7mc1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated                ; altsyncram_7mc1                                       ; work         ;
;                |niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|                                                    ; 225 (225)           ; 121 (121)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace                                                                                                                                                                      ; niosII_cpu_cpu_nios2_oci_itrace                       ; niosII       ;
;                |niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk|                                                        ; 49 (49)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk                                                                                                                                                                          ; niosII_cpu_cpu_nios2_oci_xbrk                         ; niosII       ;
;                |niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|                                                            ; 116 (116)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem                                                                                                                                                                              ; niosII_cpu_cpu_nios2_ocimem                           ; niosII       ;
;                   |niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram                                                                                                             ; niosII_cpu_cpu_ociram_sp_ram_module                   ; niosII       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                   ; altsyncram                                            ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                    ; altsyncram_ac71                                       ; work         ;
;             |niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a                                                                                                                                                                                                                           ; niosII_cpu_cpu_register_bank_a_module                 ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                                            ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                  ; altsyncram_fic1                                       ; work         ;
;             |niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b                                                                                                                                                                                                                           ; niosII_cpu_cpu_register_bank_b_module                 ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                                            ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                  ; altsyncram_fic1                                       ; work         ;
;       |niosII_green_led:green_led|                                                                                                      ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_green_led:green_led                                                                                                                                                                                                                                                                                                       ; niosII_green_led                                      ; niosII       ;
;       |niosII_instruction_tcm:instruction_tcm|                                                                                          ; 2 (2)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_instruction_tcm:instruction_tcm                                                                                                                                                                                                                                                                                           ; niosII_instruction_tcm                                ; niosII       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                 ; altsyncram                                            ; work         ;
;             |altsyncram_vd32:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated                                                                                                                                                                                                                                  ; altsyncram_vd32                                       ; work         ;
;       |niosII_jtag_uart:jtag_uart|                                                                                                      ; 139 (36)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                       ; niosII_jtag_uart                                      ; niosII       ;
;          |alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|                                                                         ; 52 (52)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                                     ; work         ;
;          |niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|                                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r                                                                                                                                                                                                                                               ; niosII_jtag_uart_scfifo_r                             ; niosII       ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                  ; scfifo                                                ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                       ; scfifo_jr21                                           ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                  ; a_dpfifo_l011                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                                          ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                     ; cntr_do7                                              ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                          ; altsyncram_nio1                                       ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                            ; cntr_1ob                                              ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                  ; cntr_1ob                                              ; work         ;
;          |niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|                                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w                                                                                                                                                                                                                                               ; niosII_jtag_uart_scfifo_w                             ; niosII       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                  ; scfifo                                                ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                       ; scfifo_jr21                                           ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                  ; a_dpfifo_l011                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                                          ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                     ; cntr_do7                                              ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                          ; altsyncram_nio1                                       ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                            ; cntr_1ob                                              ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                  ; cntr_1ob                                              ; work         ;
;       |niosII_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 2242 (0)            ; 1450 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; niosII_mm_interconnect_0                              ; niosII       ;
;          |altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|                                                                              ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 16 (16)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|                                                                            ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|                                                                      ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|                                                                         ; 472 (472)           ; 444 (444)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|                                                                            ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                        ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_merlin_burst_adapter:buttons_s1_burst_adapter|                                                                         ; 64 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 64 (64)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|                                                                ; 114 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 114 (114)           ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_burst_adapter:green_led_s1_burst_adapter|                                                                       ; 66 (0)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 66 (66)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|                                                                 ; 109 (0)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 109 (109)           ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                        ; 62 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 62 (62)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|                                                                    ; 277 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 277 (241)           ; 132 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;                |altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment|                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment                                                                     ; altera_merlin_burst_adapter_burstwrap_increment       ; niosII       ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                ; 35 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                     ; altera_merlin_burst_adapter_min                       ; niosII       ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                       ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                       ; altera_merlin_burst_adapter_subtractor                ; niosII       ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract            ; altera_merlin_burst_adapter_adder                     ; niosII       ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                       ; altera_merlin_burst_adapter_subtractor                ; niosII       ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract            ; altera_merlin_burst_adapter_adder                     ; niosII       ;
;          |altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|                                                                       ; 66 (0)              ; 65 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 66 (66)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|                                                                   ; 68 (0)              ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 68 (68)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|                                                                ; 60 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 60 (60)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                      ; altera_merlin_master_agent                            ; niosII       ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent                            ; niosII       ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 99 (99)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                            ; altera_merlin_master_translator                       ; niosII       ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 35 (35)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                     ; altera_merlin_master_translator                       ; niosII       ;
;          |altera_merlin_slave_agent:buttons_s1_agent|                                                                                   ; 24 (4)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 21 (2)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:green_led_s1_agent|                                                                                 ; 22 (2)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:instruction_tcm_s2_agent|                                                                           ; 21 (2)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 20 (1)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:sdram_bridge_s0_agent|                                                                              ; 34 (9)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:seven_seg_s1_agent|                                                                                 ; 21 (1)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:sys_clk_timer_s1_agent|                                                                             ; 21 (1)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 23 (3)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                      ; niosII       ;
;          |altera_merlin_slave_translator:buttons_s1_translator|                                                                         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_slave_translator:green_led_s1_translator|                                                                       ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_slave_translator:instruction_tcm_s2_translator|                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_slave_translator:seven_seg_s1_translator|                                                                       ; 8 (8)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                   ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; niosII       ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                         ; niosII       ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 17 (17)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                         ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; niosII_mm_interconnect_0_cmd_demux                    ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_cmd_demux_001                ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                             ; 51 (47)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                      ; niosII_mm_interconnect_0_cmd_mux_002                  ; niosII       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                              ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                             ; 51 (47)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                      ; niosII_mm_interconnect_0_cmd_mux_002                  ; niosII       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                              ; niosII       ;
;          |niosII_mm_interconnect_0_router:router|                                                                                       ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; niosII_mm_interconnect_0_router                       ; niosII       ;
;          |niosII_mm_interconnect_0_router_001:router_001|                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                        ; niosII_mm_interconnect_0_router_001                   ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_rsp_demux_002                ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_rsp_demux_002                ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 138 (138)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; niosII_mm_interconnect_0_rsp_mux                      ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                      ; niosII_mm_interconnect_0_rsp_mux_001                  ; niosII       ;
;       |niosII_mm_interconnect_1:mm_interconnect_1|                                                                                      ; 352 (0)             ; 214 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; niosII_mm_interconnect_1                              ; niosII       ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 60 (60)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; niosII       ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 189 (0)             ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                           ; niosII       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 189 (189)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                      ; niosII       ;
;          |altera_merlin_master_agent:sdram_bridge_m0_agent|                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent                                                                                                                                                                                                                                      ; altera_merlin_master_agent                            ; niosII       ;
;          |altera_merlin_master_translator:sdram_bridge_m0_translator|                                                                   ; 78 (78)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator                                                                                                                                                                                                                            ; altera_merlin_master_translator                       ; niosII       ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 21 (2)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                      ; niosII       ;
;       |niosII_sdram:sdram|                                                                                                              ; 327 (258)           ; 338 (210)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_sdram:sdram                                                                                                                                                                                                                                                                                                               ; niosII_sdram                                          ; niosII       ;
;          |niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|                                                          ; 69 (69)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module                                                                                                                                                                                                                                           ; niosII_sdram_input_efifo_module                       ; niosII       ;
;       |niosII_seven_seg:seven_seg|                                                                                                      ; 66 (66)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_seven_seg:seven_seg                                                                                                                                                                                                                                                                                                       ; niosII_seven_seg                                      ; niosII       ;
;       |niosII_sys_clk_timer:sys_clk_timer|                                                                                              ; 130 (130)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|niosII:u0|niosII_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                               ; niosII_sys_clk_timer                                  ; niosII       ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)             ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                                ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (13)            ; 75 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                           ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                              ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; JEQQ5299                                              ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; JEQQ5299                                              ; work         ;
;          |JEQQ5299:\ULTF4989:LCFH1028|                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:\ULTF4989:LCFH1028                                                                                                                                                                                                                                                                     ; JEQQ5299                                              ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; JKWY9152                                              ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; PUDL0439                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (1)             ; 89 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 164 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 164 (120)           ; 82 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                        ; altera_sld   ;
;    |syspll:syspll_inst|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|syspll:syspll_inst                                                                                                                                                                                                                                                                                                                         ; syspll                                                ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|syspll:syspll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                                                ; work         ;
;          |syspll_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|syspll:syspll_inst|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                    ; syspll_altpll                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_usc1:auto_generated|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 4            ; 68           ; 4            ; 68           ; 272    ; None                       ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 19           ; 128          ; 19           ; 2432   ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 25           ; 128          ; 25           ; 3200   ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 36           ; 128          ; 36           ; 4608   ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM                                     ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; True Dual Port   ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; niosII_instruction_tcm.hex ;
; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                       ;
; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL                                      ; 20.1    ; N/A          ; N/A           ; |Lab1|syspll:syspll_inst                                                                                                                                                                                                                                                  ; syspll.v        ;
; N/A    ; Qsys                                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0                                                                                                                                                                                                                                                           ; niosII.qsys     ;
; Altera ; altera_avalon_pio                           ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_buttons:buttons                                                                                                                                                                                                                                    ; niosII.qsys     ;
; Altera ; altera_nios2_gen2                           ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_cpu:cpu                                                                                                                                                                                                                                            ; niosII.qsys     ;
; Altera ; altera_nios2_gen2_unit                      ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu                                                                                                                                                                                                                         ; niosII.qsys     ;
; Altera ; Nios II Embedded Processor Encrypted output ; N/A     ; N/A          ; OpenCore Plus ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                              ;                 ;
; Altera ; altera_avalon_pio                           ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_green_led:green_led                                                                                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_avalon_onchip_memory2                ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_instruction_tcm:instruction_tcm                                                                                                                                                                                                                    ; niosII.qsys     ;
; Altera ; altera_irq_mapper                           ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_irq_mapper:irq_mapper                                                                                                                                                                                                                              ; niosII.qsys     ;
; Altera ; altera_avalon_jtag_uart                     ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart                                                                                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_mm_interconnect                      ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                               ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                                     ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter                                                                                                                                                           ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                           ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                           ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_master_agent                  ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_traffic_limiter               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                          ; niosII.qsys     ;
; Altera ; altera_merlin_master_translator             ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                     ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                            ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter                                                                                                                                                  ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                  ; niosII.qsys     ;
; Altera ; altera_merlin_master_agent                  ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                        ; niosII.qsys     ;
; Altera ; altera_merlin_traffic_limiter               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_master_translator             ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                              ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo                                                                                                                                                              ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter                                                                                                                                                         ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator                                                                                                                                                         ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent                                                                                                                                                             ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo                                                                                                                                                        ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                    ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                          ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                          ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router                                                                                                                                                                         ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_005                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_008                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_009                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_010                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                           ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                           ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo                                                                                                                                                           ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter                                                                                                                                                      ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_bridge_s0_translator                                                                                                                                                      ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo                                                                                                                                                              ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter                                                                                                                                                         ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator                                                                                                                                                         ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                          ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter                                                                                                                                                     ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                     ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                            ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                                                                                  ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                  ; niosII.qsys     ;
; Altera ; altera_mm_interconnect                      ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; niosII.qsys     ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router:router                                                                                                                                                                         ; niosII.qsys     ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router_001:router_001                                                                                                                                                                 ; niosII.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_merlin_master_agent                  ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent                                                                                                                                                               ; niosII.qsys     ;
; Altera ; altera_merlin_master_translator             ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator                                                                                                                                                     ; niosII.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                  ; niosII.qsys     ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                             ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                             ; niosII.qsys     ;
; Altera ; altera_mm_interconnect                      ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_merlin_master_translator             ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator                                                                                                                            ; niosII.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator                                                                                                                                                   ; niosII.qsys     ;
; Altera ; altera_reset_controller                     ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; niosII.qsys     ;
; Altera ; altera_reset_controller                     ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_avalon_new_sdram_controller          ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_sdram:sdram                                                                                                                                                                                                                                        ; niosII.qsys     ;
; Altera ; altera_avalon_mm_clock_crossing_bridge      ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge                                                                                                                                                                                                       ; niosII.qsys     ;
; Altera ; altera_avalon_pio                           ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_seven_seg:seven_seg                                                                                                                                                                                                                                ; niosII.qsys     ;
; Altera ; altera_avalon_timer                         ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                        ; niosII.qsys     ;
; Altera ; altera_avalon_sysid_qsys                    ; 20.1    ; N/A          ; N/A           ; |Lab1|niosII:u0|niosII_sysid:sysid                                                                                                                                                                                                                                        ; niosII.qsys     ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                       ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                       ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                       ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|m_next                                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|m_state                                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|i_next      ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_sdram:sdram|i_state                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 82                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator|av_chipselect_pre                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93..96]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93..96]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93..96]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93..96]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93..96]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94..96]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94..96]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93..96]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93..96]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator|av_chipselect_pre                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator|av_readdata_pre[8..31]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator|av_chipselect_pre                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|av_chipselect_pre                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,2,3,8,9,11,12,14,15,17..20,22,23,25,27,28,31]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|address_register[28]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|end_beginbursttransfer                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[0,1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[0,1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_pc[0..26]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_burstcount[1,2]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[29..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|trc_ctrl_reg[8]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_buttons:buttons|readdata[4..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1,3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][96]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][95]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][94]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][93]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator|waitrequest_reset_override                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator|read_latency_shift_reg[0]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator|read_accepted                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][96]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][95]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][94]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][93]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_pcb[0,1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                               ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                               ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                      ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                      ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                      ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                      ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                      ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                         ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                    ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                              ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                   ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                  ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                               ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                               ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                               ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][94]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][96]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][96]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,4..7,10,13,16,21,24,26,29]                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                   ;
; niosII:u0|niosII_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                          ; Merged with niosII:u0|niosII_sdram:sdram|i_addr[12]                                                                                                                                                                                                                  ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[26]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[28]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[25]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[27]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[24]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[26]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[23]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[25]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[22]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[24]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[21]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[23]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[20]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[22]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[19]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[21]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[18]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[20]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[17]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[19]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[16]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[18]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[15]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[17]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[14]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[16]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[13]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[15]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[12]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[14]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[11]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[13]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[10]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[12]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[9]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[11]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[8]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[10]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[7]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[9]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[6]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[8]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[5]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[7]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[4]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[6]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[3]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[5]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[2]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[4]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[1]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[3]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pc[0]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[2]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[26]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[28]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[25]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[27]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[24]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[26]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[23]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[25]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[22]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[24]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[21]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[23]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[20]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[22]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[19]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[21]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[18]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[20]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[17]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[19]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[16]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[18]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[15]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[17]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[14]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[16]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[13]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[15]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[12]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[14]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[11]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[13]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[10]                                                                                                                                                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[12]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[9]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[11]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[8]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[10]                                                                                                                                                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[7]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[9]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[6]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[8]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[5]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[7]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[4]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[6]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[3]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[5]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[2]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[4]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[1]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[3]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pc[0]                                                                                                                                                                                                      ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[2]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_badaddr_reg_baddr[0..27]                                                                                                                                                                                   ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                      ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|pending_exc_handler[1..4,6..30]                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                         ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                             ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                         ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                  ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                               ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                            ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|waitrequest_reset_override                                                                                                                     ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator|waitrequest_reset_override                                                                                                                   ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator|waitrequest_reset_override                                                                                                             ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                    ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|waitrequest_reset_override                                                                                                                   ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                                                               ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[3]                                                                                                                               ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[1]                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[0][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                       ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                  ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                          ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                         ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                 ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                            ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                             ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                             ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                      ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][94]                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..28]                                                                                                                                                                            ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                               ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                        ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][95]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][96]                                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][95]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][96]                                                                                                                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][96]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|pending_frametype[2]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|prev_pid                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[34]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|snapped_pid                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator|burstcount_register_lint[0,1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|burstcount_register_lint[0,1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|burstcount_register_lint[0,1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][72]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][71]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][71]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|burst_stalled                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][114]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][114]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][114]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][114]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[0][114]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_sdram:sdram|m_next~9                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~10                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~13                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~14                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~16                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_next~4                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_next~5                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_next~6                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_state~14                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_state~15                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_state~16                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.001 ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27,28]                               ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..28]                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..28]                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27,28]                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4..28]                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4..28]                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11..28]                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..28]                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11..28]                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..28]                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..28]                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14..28]                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..28]                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3..28]                       ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5..28]                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4..28]                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14..28]                               ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3..28]                               ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[7..16]                                                                       ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|burstcount_register_lint[2,4]                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|burstcount_register_lint[3]                                                                                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|first_burst_stalled                                                                                                               ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|burstcount_register_lint[5]                                                                                                       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                       ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                              ; Merged with niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                      ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                    ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                   ;
; Total Number of Removed Registers = 1551                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                            ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                    ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                     ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                   ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                   ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                               ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]                                         ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][96],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][94],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[36][114]                                                                                                                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[35][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[34][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[33][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[32][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[31][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[30][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[29][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[28][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[27][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[26][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[25][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[24][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[23][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[22][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[21][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[20][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[19][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[18][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[17][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[16][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[15][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[14][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[13][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[12][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[11][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[10][114],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[9][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[8][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[7][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[6][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[5][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[4][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[3][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[2][114],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                            ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                             ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                   ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                            ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][101],                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][101],                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][101],                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][101],                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][101],                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                               ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                             ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                             ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                         ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                      ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                      ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                              ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                          ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                       ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                            ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                            ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                            ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                            ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                            ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                   ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_burstcount[2]                                                                                                                                                                                            ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag,                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag,                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                        ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][72],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][72],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][72],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                         ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                         ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                         ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][72],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][72],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                           ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                        ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][71],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                        ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][72],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                        ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                        ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][71],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                        ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                  ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71],                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][72],                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                      ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                 ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_badaddr_reg_baddr[28],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                    ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                    ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][71],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                    ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][72],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                    ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                              ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                  ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][71],                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][71],                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                  ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][72],                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][72],                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                  ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                            ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                             ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                            ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                      ;
;                                                                                                                                                                                                                                                        ;                           ; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                               ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                 ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                               ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                             ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[0]                                                                                                                                                                                                   ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[0],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_pcb[0]                                                                                                                                                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_pcb[1]                                                                                                                                                                                                   ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pcb[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_pcb[1]                                                                                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                       ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                        ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                       ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                               ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                               ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                               ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                               ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                      ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                        ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                        ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][114]                                                                                                                              ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|pending_frametype[2]                                                             ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[34]                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][114]                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][114]                                                                                                                              ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                     ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                     ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                 ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][114]                                                                                                                               ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][114]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                       ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                         ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.101 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]                                     ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]                                     ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]                                         ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator|read_accepted                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                       ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                         ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                       ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                            ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                           ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[31]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[31]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[30]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[30]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[29]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[29]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[28]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[28]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[27]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[27]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                      ; Stuck at GND              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[11]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[11]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                  ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                  ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                  ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                  ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][93]                                                                                                                                ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][93]                                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][94]                                                                                                                                ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][94]                                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][95]                                                                                                                                ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][95]                                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][96]                                                                                                                                ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][96]                                                                                                                                  ;
; niosII:u0|niosII_buttons:buttons|readdata[4]                                                                                                                                                                                                           ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4]                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[5]                                                                                                                                                                                                           ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[5]                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[6]                                                                                                                                                                                                           ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[6]                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[7]                                                                                                                                                                                                           ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[7]                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[8]                                                                                                                                                                                                           ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[8]                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[9]                                                                                                                                                                                                           ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[9]                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[10]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[10]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                        ; Lost Fanouts              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[12]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[12]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[13]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[13]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[14]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[14]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[15]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[15]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[16]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[16]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[17]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[17]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[18]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[18]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[19]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[19]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[20]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[20]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[21]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[21]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[22]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[22]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[23]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[23]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[24]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[24]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[25]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[25]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_buttons:buttons|readdata[26]                                                                                                                                                                                                          ; Stuck at GND              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[26]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4832  ;
; Number of registers using Synchronous Clear  ; 197   ;
; Number of registers using Synchronous Load   ; 398   ;
; Number of registers using Asynchronous Clear ; 3900  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3744  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                                                                                                                                                                  ; 1       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                               ; 3       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                               ; 3       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[0]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[1]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[2]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[3]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[4]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[5]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[6]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[8]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[9]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[10]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[11]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[12]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[13]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[14]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[16]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[17]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[18]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[19]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[20]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[21]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[22]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[24]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[25]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[26]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[27]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[28]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[29]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[30]                                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                           ; 1       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                         ; 11      ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 488     ;
; niosII:u0|niosII_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                                      ; 49      ;
; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                            ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                 ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; 11      ;
; niosII:u0|niosII_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                             ; 8       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                         ; 4       ;
; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                            ; 2       ;
; niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent|hold_waitrequest                                                                                                                                                                                                          ; 6       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                        ; 20      ;
; niosII:u0|niosII_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                      ; 3       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                                                                                                                              ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                            ; 1       ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                                              ; 4       ;
; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                  ; 3       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                            ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                            ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                            ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; 1       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                 ; 3       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                               ; 1       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[7]                                                                                                                                                                                                                                                                                ; 1       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[23]                                                                                                                                                                                                                                                                               ; 1       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[15]                                                                                                                                                                                                                                                                               ; 1       ;
; niosII:u0|niosII_seven_seg:seven_seg|data_out[31]                                                                                                                                                                                                                                                                               ; 1       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                              ; 2       ;
; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                              ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 96                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                   ; Megafunction                                                                                           ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------+
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[1..43,46..70] ; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0 ; RAM  ;
; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[0..31]        ; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[16]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab1|niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|pending_read_count[5]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|pending_exc_addr[30]                                                                                                                                                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator|address_register[6]                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|address_register[25]                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|burstcount_register_lint[2]                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|address_register[3]                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                                ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                     ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                 ;
; 5:1                ; 27 bits   ; 81 LEs        ; 81 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 34 bits   ; 136 LEs       ; 34 LEs               ; 102 LEs                ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|dct_buffer[29]                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|sync_timer[0]                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|sync_timer[2]                                                                                                                                                                      ;
; 8:1                ; 28 bits   ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                                     ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |Lab1|niosII:u0|niosII_sdram:sdram|active_dqm[2]                                                                                                                                                                                                                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[31]                                                                                                                                                                            ;
; 9:1                ; 26 bits   ; 156 LEs       ; 78 LEs               ; 78 LEs                 ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[15]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[75]                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[74]                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_dst_regnum                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_logic_result[14]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_data_ram_ld_byte0_data[3]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|dc_data_wr_port_data[25]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|dc_data_wr_port_data[12]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_dst_regnum                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_wr_data_unfiltered[22]                                                                                                                                                                                                                                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector4                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|src_data[98]                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_src2_reg[15]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|itcm0_address[13]                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Lab1|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|src_data[99]                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Lab1|niosII:u0|niosII_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Lab1|niosII:u0|niosII_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |Lab1|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_sdram:sdram           ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge ;
+------------------------------------+-------+------+----------------------------------+
; Assignment                         ; Value ; From ; To                               ;
+------------------------------------+-------+------+----------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo   ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo   ;
+------------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_usc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:syspll_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 2                        ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; -1806                    ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_cjd1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 25                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 25                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_dad1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_97d1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_fic1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_fic1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                               ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                            ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                            ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                            ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                            ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                            ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                            ;
; LATENCY                               ; 0                    ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                            ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                            ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                     ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                            ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                            ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEIVE           ; Untyped                                                                                                            ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                            ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                            ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                            ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                     ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                     ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                            ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                            ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                            ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                            ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                            ;
; CBXI_PARAMETER                        ; altera_mult_add_vkp2 ; Untyped                                                                                                            ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                             ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                           ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                           ;
; selected_device_family                ; Cyclone IV E        ; String                                                                                                                                                                                           ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                           ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                           ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                   ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                           ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                           ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                           ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                           ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                           ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                           ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                           ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                           ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                           ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                           ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                           ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                           ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                           ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                           ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                           ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                           ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                           ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                           ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                           ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                           ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                           ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                           ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                           ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                           ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                           ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                           ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                           ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                           ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                           ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                           ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                   ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                           ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                           ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                           ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                           ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                           ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                           ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                   ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                           ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                           ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                           ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                           ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                           ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                   ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                   ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                           ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                           ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                           ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                   ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                   ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                   ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                   ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                               ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                            ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                            ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                            ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                            ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                            ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                            ;
; LATENCY                               ; 0                    ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                            ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                            ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                     ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                            ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                            ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEIVE           ; Untyped                                                                                                            ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                            ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                            ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                            ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                     ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                     ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                            ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                            ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                            ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                            ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                            ;
; CBXI_PARAMETER                        ; altera_mult_add_vkp2 ; Untyped                                                                                                            ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                             ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                           ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                           ;
; selected_device_family                ; Cyclone IV E        ; String                                                                                                                                                                                           ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                           ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                           ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                   ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                           ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                           ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                           ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                           ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                           ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                           ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                           ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                           ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                           ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                           ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                           ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                           ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                           ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                           ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                           ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                           ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                           ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                           ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                           ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                           ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                           ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                           ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                           ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                           ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                           ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                           ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                           ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                           ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                           ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                           ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                   ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                           ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                           ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                           ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                           ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                           ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                           ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                   ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                           ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                           ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                           ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                           ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                           ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                   ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                   ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                           ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                           ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                           ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                   ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                   ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                   ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                   ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                               ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                            ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                            ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                            ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                            ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                            ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                            ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                            ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                            ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                            ;
; LATENCY                               ; 0                    ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                            ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                            ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                            ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                            ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                     ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                            ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                            ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                            ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                            ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                            ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                            ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                            ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                            ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEIVE           ; Untyped                                                                                                            ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                            ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                            ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                            ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                            ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                            ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                            ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                            ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                            ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                     ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                     ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                            ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                            ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                            ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                            ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                            ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                            ;
; CBXI_PARAMETER                        ; altera_mult_add_vkp2 ; Untyped                                                                                                            ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                             ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                           ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                           ;
; selected_device_family                ; Cyclone IV E        ; String                                                                                                                                                                                           ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                           ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                           ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                           ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                           ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                   ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                           ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                           ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                   ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                           ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                           ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                           ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                           ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                           ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                           ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                           ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                           ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                           ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                           ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                           ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                           ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                           ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                           ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                           ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                           ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                           ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                           ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                           ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                           ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                           ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                           ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                           ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                           ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                           ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                           ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                           ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                           ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                           ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                           ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                           ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                           ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                           ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                           ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                           ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                           ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                           ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                           ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                           ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                           ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                   ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                           ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                           ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                           ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                           ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                           ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                           ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                           ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                           ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                           ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                           ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                   ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                           ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                           ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                           ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                           ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                           ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                           ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                           ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                           ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                           ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                           ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                           ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                           ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                           ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                           ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                           ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                   ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                   ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                   ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                   ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                   ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                           ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                           ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                           ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                           ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                   ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                   ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                   ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                   ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                   ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                   ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                   ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 19                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 19                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_9mc1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2jf1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_r3d1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_7mc1      ; Untyped                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_instruction_tcm:instruction_tcm ;
+----------------+----------------------------+-------------------------------------------------+
; Parameter Name ; Value                      ; Type                                            ;
+----------------+----------------------------+-------------------------------------------------+
; INIT_FILE      ; niosII_instruction_tcm.hex ; String                                          ;
+----------------+----------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 32                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                       ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 32                         ; Signed Integer                                        ;
; WIDTHAD_B                          ; 12                         ; Signed Integer                                        ;
; NUMWORDS_B                         ; 4096                       ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 4                          ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; niosII_instruction_tcm.hex ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 4096                       ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_vd32            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge ;
+---------------------+-------+------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                               ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                               ;
; HDL_ADDR_WIDTH      ; 27    ; Signed Integer                                                               ;
; BURSTCOUNT_WIDTH    ; 5     ; Signed Integer                                                               ;
; COMMAND_FIFO_DEPTH  ; 4     ; Signed Integer                                                               ;
; RESPONSE_FIFO_DEPTH ; 32    ; Signed Integer                                                               ;
; MASTER_SYNC_DEPTH   ; 2     ; Signed Integer                                                               ;
; SLAVE_SYNC_DEPTH    ; 2     ; Signed Integer                                                               ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                               ;
+---------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL           ; 71    ; Signed Integer                                                                                        ;
; FIFO_DEPTH                ; 4     ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                        ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                        ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                        ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                        ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                        ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                        ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                        ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                        ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                        ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                        ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                        ;
; FIFO_DEPTH                ; 32    ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                        ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                        ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                        ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                        ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                        ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                        ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                        ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                        ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                        ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                        ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 6     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 6     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_bridge_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 27    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 5     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 7     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 6     ; Signed Integer                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 6     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 31    ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 7     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 37    ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_005|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_008|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_009|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_010|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 38    ; Signed Integer                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                      ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 38    ; Signed Integer                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                             ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                          ;
; OUT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                          ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                          ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                          ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                       ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                       ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                       ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                     ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                       ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                       ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                       ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                       ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                     ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                       ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:green_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                     ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                     ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:buttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                           ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                           ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_clk_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 29    ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:instruction_tcm_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 5     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 7     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 7     ; Signed Integer                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 76    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router:router|niosII_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router_001:router_001|niosII_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 76    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 1     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 68                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 68                   ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_usc1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_jp01    ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_j011    ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_j011    ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; syspll:syspll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 25                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 25                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 19                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 19                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 68                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 68                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                         ;
; Entity Instance            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
; Entity Instance            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                                                     ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                                                                                                                                                         ;
; Entity Instance                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                        ;
; Entity Instance                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                        ;
; Entity Instance                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[7..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[7..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                   ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                   ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
; out_data[28..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router_001:router_001|niosII_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router:router|niosII_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                    ;
; out_data[30..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                  ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                  ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                        ;
; out_data[30..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                           ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[7..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[7..6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[7..6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
; out_data[30..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_tcm_s2_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green_led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green_led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_bridge_s0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo"                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo"                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_jtag_uart:jtag_uart"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_instruction_tcm:instruction_tcm" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                     ;
+--------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace"             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_exc_shadow_active ; Input  ; Info     ; Stuck at GND                                                                        ;
; D_ctrl_rdprs        ; Input  ; Info     ; Stuck at GND                                                                        ;
; E_ctrl_a_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_ctrl_b_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src1_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src2_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_exc_handler_mode  ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_crs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_prs    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell"   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; M_mul_cell_p2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_mul_cell_p3[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench"           ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_exc_highest_pri_exc_id[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; A_exc_inst_fetch                ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_badaddr_reg[31..29]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_bstatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_estatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_exception_reg[31..7]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_exception_reg[1..0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg[31..1]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0]                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu"       ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0"                                                                                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_50_reset_n  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; reset_100_reset_n ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; hex_export[31]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; hex_export[23]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; hex_export[15]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; hex_export[7]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; led_export        ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "syspll:syspll_inst"                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 187                         ;
; cycloneiii_ff         ; 4668                        ;
;     CLR               ; 786                         ;
;     CLR SCLR          ; 12                          ;
;     CLR SLD           ; 39                          ;
;     ENA               ; 616                         ;
;     ENA CLR           ; 2686                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 115                         ;
;     ENA CLR SLD       ; 206                         ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 15                          ;
;     SCLR              ; 10                          ;
;     SLD               ; 10                          ;
;     plain             ; 155                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 6344                        ;
;     arith             ; 658                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 427                         ;
;         3 data inputs ; 230                         ;
;     normal            ; 5686                        ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 158                         ;
;         2 data inputs ; 502                         ;
;         3 data inputs ; 1829                        ;
;         4 data inputs ; 3172                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 422                         ;
;                       ;                             ;
; Max LUT depth         ; 12.20                       ;
; Average LUT depth     ; 3.70                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 75                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 16                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 29                                    ;
;     plain             ; 15                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 21                                    ;
;         3 data inputs ; 18                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.98                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 166                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 157                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 32                                       ;
;         3 data inputs ; 43                                       ;
;         4 data inputs ; 75                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.05                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:17     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Oct  7 12:52:46 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Lab1.v
    Info (12023): Found entity 1: Lab1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/niosII.v
    Info (12023): Found entity 1: niosII File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_irq_mapper.sv
    Info (12023): Found entity 1: niosII_irq_mapper File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_2.v
    Info (12023): Found entity 1: niosII_mm_interconnect_2 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_1.v
    Info (12023): Found entity 1: niosII_mm_interconnect_1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_1_rsp_mux File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_1_cmd_mux File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_1_cmd_demux File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_1_router_001_default_decode File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_1_router_001 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_1_router_default_decode File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_1_router File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0.v
    Info (12023): Found entity 1: niosII_mm_interconnect_0 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_mux_001 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_mux File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_demux_002 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_demux File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_mux_002 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_mux File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_demux_001 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_demux File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_004_default_decode File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_004 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_002_default_decode File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_002 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_001_default_decode File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_001 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_default_decode File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_sysid.v
    Info (12023): Found entity 1: niosII_sysid File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_sys_clk_timer.v
    Info (12023): Found entity 1: niosII_sys_clk_timer File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_seven_seg.v
    Info (12023): Found entity 1: niosII_seven_seg File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_seven_seg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_sdram.v
    Info (12023): Found entity 1: niosII_sdram_input_efifo_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v Line: 21
    Info (12023): Found entity 2: niosII_sdram File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v Line: 159
Info (12021): Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/niosII_jtag_uart.v
    Info (12023): Found entity 1: niosII_jtag_uart_sim_scfifo_w File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 21
    Info (12023): Found entity 2: niosII_jtag_uart_scfifo_w File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 78
    Info (12023): Found entity 3: niosII_jtag_uart_sim_scfifo_r File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 164
    Info (12023): Found entity 4: niosII_jtag_uart_scfifo_r File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 243
    Info (12023): Found entity 5: niosII_jtag_uart File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_instruction_tcm.v
    Info (12023): Found entity 1: niosII_instruction_tcm File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_instruction_tcm.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_green_led.v
    Info (12023): Found entity 1: niosII_green_led File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_green_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu.v
    Info (12023): Found entity 1: niosII_cpu File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_tck File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 30 design units, including 30 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu.v
    Info (12023): Found entity 1: niosII_cpu_cpu_ic_data_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: niosII_cpu_cpu_ic_tag_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: niosII_cpu_cpu_bht_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: niosII_cpu_cpu_register_bank_a_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: niosII_cpu_cpu_register_bank_b_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: niosII_cpu_cpu_dc_tag_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: niosII_cpu_cpu_dc_data_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: niosII_cpu_cpu_dc_victim_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: niosII_cpu_cpu_nios2_oci_debug File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: niosII_cpu_cpu_nios2_oci_break File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: niosII_cpu_cpu_nios2_oci_xbrk File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 1123
    Info (12023): Found entity 12: niosII_cpu_cpu_nios2_oci_match_single File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 1408
    Info (12023): Found entity 13: niosII_cpu_cpu_nios2_oci_match_paired File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 1445
    Info (12023): Found entity 14: niosII_cpu_cpu_nios2_oci_dbrk File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 1484
    Info (12023): Found entity 15: niosII_cpu_cpu_nios2_oci_itrace File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 1732
    Info (12023): Found entity 16: niosII_cpu_cpu_nios2_oci_td_mode File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2089
    Info (12023): Found entity 17: niosII_cpu_cpu_nios2_oci_dtrace File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2157
    Info (12023): Found entity 18: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2239
    Info (12023): Found entity 19: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2311
    Info (12023): Found entity 20: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2354
    Info (12023): Found entity 21: niosII_cpu_cpu_nios2_oci_fifo File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2401
    Info (12023): Found entity 22: niosII_cpu_cpu_nios2_oci_pib File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2887
    Info (12023): Found entity 23: niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2910
    Info (12023): Found entity 24: niosII_cpu_cpu_nios2_oci_im File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2975
    Info (12023): Found entity 25: niosII_cpu_cpu_nios2_performance_monitors File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3099
    Info (12023): Found entity 26: niosII_cpu_cpu_nios2_avalon_reg File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3116
    Info (12023): Found entity 27: niosII_cpu_cpu_ociram_sp_ram_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3209
    Info (12023): Found entity 28: niosII_cpu_cpu_nios2_ocimem File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3274
    Info (12023): Found entity 29: niosII_cpu_cpu_nios2_oci File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3455
    Info (12023): Found entity 30: niosII_cpu_cpu File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 4036
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: niosII_cpu_cpu_mult_cell File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_wrapper File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_sysclk File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: niosII_cpu_cpu_test_bench File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
    Info (12023): Found entity 1: altera_nios2_gen2_rtl_module File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_nios2_gen2_rtl_module.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_buttons.v
    Info (12023): Found entity 1: niosII_buttons File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_buttons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file syspll.v
    Info (12023): Found entity 1: syspll File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/syspll.v Line: 40
Warning (10037): Verilog HDL or VHDL warning at niosII_sdram.v(318): conditional expression evaluates to a constant File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at niosII_sdram.v(328): conditional expression evaluates to a constant File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at niosII_sdram.v(338): conditional expression evaluates to a constant File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at niosII_sdram.v(682): conditional expression evaluates to a constant File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v Line: 682
Info (12127): Elaborating entity "Lab1" for the top level hierarchy
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:syspll_inst" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 103
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:syspll_inst|altpll:altpll_component" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/syspll.v Line: 112
Info (12130): Elaborated megafunction instantiation "syspll:syspll_inst|altpll:altpll_component" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/syspll.v Line: 112
Info (12133): Instantiated megafunction "syspll:syspll_inst|altpll:altpll_component" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/syspll.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "-1806"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/syspll_altpll.v Line: 31
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:syspll_inst|altpll:altpll_component|syspll_altpll:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "niosII" for hierarchy "niosII:u0" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 122
Info (12128): Elaborating entity "niosII_buttons" for hierarchy "niosII:u0|niosII_buttons:buttons" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 144
Info (12128): Elaborating entity "niosII_cpu" for hierarchy "niosII:u0|niosII_cpu:cpu" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 181
Info (12128): Elaborating entity "niosII_cpu_cpu" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu.v Line: 81
Info (12128): Elaborating entity "niosII_cpu_cpu_test_bench" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 6568
Info (12128): Elaborating entity "niosII_cpu_cpu_ic_data_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 7570
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_ic_tag_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 7636
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "25"
    Info (12134): Parameter "width_b" = "25"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf
    Info (12023): Found entity 1: altsyncram_dad1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_dad1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dad1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_bht_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 7813
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_97d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_register_bank_a_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 8754
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_fic1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_register_bank_b_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 8772
Info (12128): Elaborating entity "niosII_cpu_cpu_mult_cell" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 9229
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altera_mult_add_vkp2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altera_mult_add_vkp2.v Line: 117
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altera_mult_add_vkp2.v Line: 117
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altera_mult_add_vkp2.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "niosII_cpu_cpu_dc_tag_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 9651
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "19"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9mc1.tdf
    Info (12023): Found entity 1: altsyncram_9mc1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_9mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9mc1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_dc_data_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 9717
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf
    Info (12023): Found entity 1: altsyncram_2jf1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_2jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2jf1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_dc_victim_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 9829
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_nios2_gen2_rtl_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 10401
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 10684
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_debug" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3682
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_break" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3719
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_xbrk" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3744
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_dbrk" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3777
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_match_single" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|niosII_cpu_cpu_nios2_oci_match_single:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_single" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 1633
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_match_paired" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|niosII_cpu_cpu_nios2_oci_match_paired:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_paired" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 1676
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_itrace" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3816
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_dtrace" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3831
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_td_mode" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2207
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3846
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2520
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2529
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2538
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_pib" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3851
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_im" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3872
Info (12128): Elaborating entity "niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3085
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2947
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2947
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 2947
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf
    Info (12023): Found entity 1: altsyncram_7mc1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_7mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7mc1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_avalon_reg" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3891
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_ocimem" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3911
Info (12128): Elaborating entity "niosII_cpu_cpu_ociram_sp_ram_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3425
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3249
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3249
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 3249
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_wrapper" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu.v Line: 4016
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_tck" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v Line: 166
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_sysclk" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v Line: 219
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v Line: 219
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v Line: 219
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "niosII_green_led" for hierarchy "niosII:u0|niosII_green_led:green_led" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 192
Info (12128): Elaborating entity "niosII_instruction_tcm" for hierarchy "niosII:u0|niosII_instruction_tcm:instruction_tcm" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 216
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_instruction_tcm.v Line: 101
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_instruction_tcm.v Line: 101
Info (12133): Instantiated megafunction "niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_instruction_tcm.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "niosII_instruction_tcm.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vd32.tdf
    Info (12023): Found entity 1: altsyncram_vd32 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_vd32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vd32" for hierarchy "niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_jtag_uart" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 229
Info (12128): Elaborating entity "niosII_jtag_uart_scfifo_w" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "niosII_jtag_uart_scfifo_r" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "niosII_sdram" for hierarchy "niosII:u0|niosII_sdram:sdram" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 252
Info (12128): Elaborating entity "niosII_sdram_input_efifo_module" for hierarchy "niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_sdram.v Line: 298
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 288
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "niosII_seven_seg" for hierarchy "niosII:u0|niosII_seven_seg:seven_seg" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 299
Info (12128): Elaborating entity "niosII_sys_clk_timer" for hierarchy "niosII:u0|niosII_sys_clk_timer:sys_clk_timer" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 310
Info (12128): Elaborating entity "niosII_sysid" for hierarchy "niosII:u0|niosII_sysid:sysid" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 317
Info (12128): Elaborating entity "niosII_mm_interconnect_0" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 392
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 814
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 874
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 938
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1002
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1066
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_bridge_s0_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1130
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1194
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1386
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_tcm_s2_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1450
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1531
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1612
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1696
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 1737
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_bridge_s0_agent" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 2071
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_bridge_s0_agent_rsp_fifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 2112
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 2753
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_001" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 2769
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_001_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_002" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 2785
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_002_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_004" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 2817
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_004_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 2963
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3063
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 7 to match size of target (6) File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3163
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 7 to match size of target (6) File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3213
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 7 to match size of target (6) File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_demux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3528
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_demux_001" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3551
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_mux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3568
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_mux_002" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3608
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_demux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3733
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_demux_002" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3773
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_mux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3946
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_mux_001" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3969
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0.v Line: 3998
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "niosII_mm_interconnect_1" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 416
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sdram_bridge_m0_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 183
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 247
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:sdram_bridge_m0_agent" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 328
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 412
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 453
Info (12128): Elaborating entity "niosII_mm_interconnect_1_router" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router:router" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 469
Info (12128): Elaborating entity "niosII_mm_interconnect_1_router_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router:router|niosII_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "niosII_mm_interconnect_1_router_001" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router_001:router_001" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 485
Info (12128): Elaborating entity "niosII_mm_interconnect_1_router_001_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_router_001:router_001|niosII_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 535
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1) File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "niosII_mm_interconnect_1_cmd_demux" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 552
Info (12128): Elaborating entity "niosII_mm_interconnect_1_cmd_mux" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 569
Info (12128): Elaborating entity "niosII_mm_interconnect_1_rsp_mux" for hierarchy "niosII:u0|niosII_mm_interconnect_1:mm_interconnect_1|niosII_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_1.v Line: 603
Info (12128): Elaborating entity "niosII_mm_interconnect_2" for hierarchy "niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 432
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_2.v Line: 96
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruction_tcm_s1_translator" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_mm_interconnect_2.v Line: 160
Info (12128): Elaborating entity "niosII_irq_mapper" for hierarchy "niosII:u0|niosII_irq_mapper:irq_mapper" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 441
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosII:u0|altera_reset_controller:rst_controller" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 504
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosII:u0|altera_reset_controller:rst_controller_001" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/niosII.v Line: 567
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.10.07.12:53:06 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 68
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 68
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "68"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "68"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usc1.tdf
    Info (12023): Found entity 1: altsyncram_usc1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_usc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "niosII:u0|altera_avalon_mm_clock_crossing_bridge:sdram_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf
    Info (12023): Found entity 1: altsyncram_kvc1 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/altsyncram_kvc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/mult_jp01.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/db/mult_j011.tdf Line: 29
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Embedded Processor Encrypted output" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): Nios II Processor will be deactivated when the evaluation time expires.
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/niosII/synthesis/submodules/niosII_seven_seg.v Line: 58
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 58
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 59
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 69
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 69
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 69
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 69
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 69
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 69
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 69
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 70
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 70
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 70
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 70
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 70
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 70
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 70
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 71
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 71
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 71
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 71
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 71
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 71
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 71
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 72
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 72
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 72
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 72
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 72
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 72
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 72
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 78
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 500 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: /opt/soft/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 54
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.v Line: 55
Info (21057): Implemented 9499 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 109 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 8918 logic cells
    Info (21064): Implemented 422 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 629 megabytes
    Info: Processing ended: Sat Oct  7 12:53:36 2023
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/user/EmbSW/iu311m/GavrilovNikita/Labs/Lab1/Lab1.map.smsg.


