From 9a6578c1c3d0e258b4dd3489ba8ab0709c3ada53 Mon Sep 17 00:00:00 2001
From: LUO QUAN <2990261695@qq.com>
Date: Sun, 2 Nov 2025 11:00:09 +0800
Subject: [PATCH 10/12] =?UTF-8?q?=E4=BF=AE=E6=94=B9chisel=E7=9A=84?=
 =?UTF-8?q?=E4=BD=8D=E5=AE=BD?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 src/CPU.scala          | 4 ++--
 src/device/SDRAM.scala | 6 +++---
 2 files changed, 5 insertions(+), 5 deletions(-)

diff --git a/src/CPU.scala b/src/CPU.scala
index 7559195..4344f5c 100644
--- a/src/CPU.scala
+++ b/src/CPU.scala
@@ -13,7 +13,7 @@ object CPUAXI4BundleParameters {
   def apply() = AXI4BundleParameters(addrBits = 32, dataBits = 32, idBits = ChipLinkParam.idBits)
 }
 
-class ysyx_00000000 extends BlackBox {
+class ysyx_24100006 extends BlackBox {
   val io = IO(new Bundle {
     val clock = Input(Clock())
     val reset = Input(Reset())
@@ -35,7 +35,7 @@ class CPU(idBits: Int)(implicit p: Parameters) extends LazyModule {
     val interrupt = IO(Input(Bool()))
     val slave = IO(Flipped(AXI4Bundle(CPUAXI4BundleParameters())))
 
-    val cpu = Module(new ysyx_00000000)
+    val cpu = Module(new ysyx_24100006)
     cpu.io.clock := clock
     cpu.io.reset := reset
     cpu.io.io_interrupt := interrupt
diff --git a/src/device/SDRAM.scala b/src/device/SDRAM.scala
index a823c71..7621c33 100644
--- a/src/device/SDRAM.scala
+++ b/src/device/SDRAM.scala
@@ -17,10 +17,10 @@ class SDRAMIO extends Bundle {
   val ras = Output(Bool())
   val cas = Output(Bool())
   val we  = Output(Bool())
-  val a   = Output(UInt(13.W))
+  val a   = Output(UInt(14.W))
   val ba  = Output(UInt(2.W))
-  val dqm = Output(UInt(2.W))
-  val dq  = Analog(16.W)
+  val dqm = Output(UInt(4.W))
+  val dq  = Analog(32.W)
 }
 
 class sdram_top_axi extends BlackBox {
-- 
2.34.1

