// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue2_Vec2_CtrlSigs(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_0_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_0_wid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_fp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_0_branch,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_simt_stack,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_simt_stack_op,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_barrier,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_0_csr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_reverse,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_0_sel_alu2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_sel_alu1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_isvec,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_0_sel_alu3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_0_sel_imm,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_0_mem_whb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_mem_unsigned,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_0_alu_fn,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_force_rm_rtz,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_is_vls12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_mem,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_mul,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_tc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_disable_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_custom_signal_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_0_mem_cmd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_mop,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_0_reg_idx1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_reg_idx2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_reg_idx3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_0_wvd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_fence,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_sfu,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_readmask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_wxd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_0_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_0_imm_ext,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_0_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_0_spike_info_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_1_wid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_fp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_1_branch,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_simt_stack,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_simt_stack_op,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_barrier,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_1_csr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_reverse,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_1_sel_alu2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_sel_alu1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_isvec,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_1_sel_alu3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_1_sel_imm,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_1_mem_whb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_mem_unsigned,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_1_alu_fn,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_force_rm_rtz,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_is_vls12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_mem,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_mul,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_tc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_disable_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_custom_signal_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_1_mem_cmd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_mop,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_1_reg_idx1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_reg_idx2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_reg_idx3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_1_wvd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_fence,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_sfu,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_readmask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_wxd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_1_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_1_imm_ext,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_1_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_1_spike_info_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_0_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_0_wid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_fp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_0_branch,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_simt_stack,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_simt_stack_op,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_barrier,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_0_csr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_reverse,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_0_sel_alu2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_sel_alu1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_isvec,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_0_sel_alu3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_0_sel_imm,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_0_mem_whb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_mem_unsigned,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_0_alu_fn,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_force_rm_rtz,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_is_vls12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_mem,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_mul,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_tc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_disable_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_custom_signal_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_0_mem_cmd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_mop,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_0_reg_idx1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_reg_idx2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_reg_idx3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_wvd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_fence,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_sfu,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_readmask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_writemask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_wxd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_0_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_0_imm_ext,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_0_spike_info_sm_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_0_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_spike_info_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_0_atomic,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_aq,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_0_rl,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_1_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_1_wid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_fp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_1_branch,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_simt_stack,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_simt_stack_op,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_barrier,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_1_csr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_reverse,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_1_sel_alu2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_sel_alu1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_isvec,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_1_sel_alu3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_1_sel_imm,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_1_mem_whb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_mem_unsigned,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_1_alu_fn,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_force_rm_rtz,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_is_vls12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_mem,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_mul,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_tc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_disable_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_custom_signal_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_1_mem_cmd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_mop,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_1_reg_idx1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_reg_idx2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_reg_idx3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_wvd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_fence,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_sfu,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_readmask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_writemask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_wxd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_1_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_1_imm_ext,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_1_spike_info_sm_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_1_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_spike_info_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_1_atomic,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_aq,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_1_rl,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_flush	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [453:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      wrap <= ~io_flush & (do_enq ? wrap - 1'h1 : wrap);	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:{15,24}, :98:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, :269:16, :279:15
      wrap_1 <= ~io_flush & (do_deq ? wrap_1 - 1'h1 : wrap_1);	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:{15,24}, :98:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, :269:16, :273:16, :279:15
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);	// src/main/scala/chisel3/util/Counter.scala:98:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :269:16, :276:{15,27}, :277:16, :279:15, :282:16
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x454 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({3'h0,
        io_enq_bits_1_spike_info_inst,
        io_enq_bits_1_spike_info_pc,
        8'h0,
        io_enq_bits_1_imm_ext,
        io_enq_bits_1_pc,
        io_enq_bits_1_wxd,
        1'h0,
        io_enq_bits_1_readmask,
        io_enq_bits_1_sfu,
        io_enq_bits_1_fence,
        io_enq_bits_1_wvd,
        io_enq_bits_1_reg_idxw,
        io_enq_bits_1_reg_idx3,
        io_enq_bits_1_reg_idx2,
        io_enq_bits_1_reg_idx1,
        io_enq_bits_1_mop,
        io_enq_bits_1_mem_cmd,
        io_enq_bits_1_custom_signal_0,
        io_enq_bits_1_disable_mask,
        io_enq_bits_1_tc,
        io_enq_bits_1_mul,
        io_enq_bits_1_mem,
        io_enq_bits_1_is_vls12,
        io_enq_bits_1_force_rm_rtz,
        io_enq_bits_1_alu_fn,
        io_enq_bits_1_mem_unsigned,
        io_enq_bits_1_mem_whb,
        io_enq_bits_1_sel_imm,
        io_enq_bits_1_mask,
        io_enq_bits_1_sel_alu3,
        io_enq_bits_1_isvec,
        io_enq_bits_1_sel_alu1,
        io_enq_bits_1_sel_alu2,
        io_enq_bits_1_reverse,
        io_enq_bits_1_csr,
        io_enq_bits_1_barrier,
        io_enq_bits_1_simt_stack_op,
        io_enq_bits_1_simt_stack,
        io_enq_bits_1_branch,
        io_enq_bits_1_fp,
        io_enq_bits_1_wid,
        io_enq_bits_1_inst,
        3'h0,
        io_enq_bits_0_spike_info_inst,
        io_enq_bits_0_spike_info_pc,
        8'h0,
        io_enq_bits_0_imm_ext,
        io_enq_bits_0_pc,
        io_enq_bits_0_wxd,
        1'h0,
        io_enq_bits_0_readmask,
        io_enq_bits_0_sfu,
        io_enq_bits_0_fence,
        io_enq_bits_0_wvd,
        io_enq_bits_0_reg_idxw,
        io_enq_bits_0_reg_idx3,
        io_enq_bits_0_reg_idx2,
        io_enq_bits_0_reg_idx1,
        io_enq_bits_0_mop,
        io_enq_bits_0_mem_cmd,
        io_enq_bits_0_custom_signal_0,
        io_enq_bits_0_disable_mask,
        io_enq_bits_0_tc,
        io_enq_bits_0_mul,
        io_enq_bits_0_mem,
        io_enq_bits_0_is_vls12,
        io_enq_bits_0_force_rm_rtz,
        io_enq_bits_0_alu_fn,
        io_enq_bits_0_mem_unsigned,
        io_enq_bits_0_mem_whb,
        io_enq_bits_0_sel_imm,
        io_enq_bits_0_mask,
        io_enq_bits_0_sel_alu3,
        io_enq_bits_0_isvec,
        io_enq_bits_0_sel_alu1,
        io_enq_bits_0_sel_alu2,
        io_enq_bits_0_reverse,
        io_enq_bits_0_csr,
        io_enq_bits_0_barrier,
        io_enq_bits_0_simt_stack_op,
        io_enq_bits_0_simt_stack,
        io_enq_bits_0_branch,
        io_enq_bits_0_fp,
        io_enq_bits_0_wid,
        io_enq_bits_0_inst})	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :255:14, :256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_0_inst = _ram_ext_R0_data[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_wid = _ram_ext_R0_data[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_fp = _ram_ext_R0_data[34];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_branch = _ram_ext_R0_data[36:35];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_simt_stack = _ram_ext_R0_data[37];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_simt_stack_op = _ram_ext_R0_data[38];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_barrier = _ram_ext_R0_data[39];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_csr = _ram_ext_R0_data[41:40];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_reverse = _ram_ext_R0_data[42];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_sel_alu2 = _ram_ext_R0_data[44:43];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_sel_alu1 = _ram_ext_R0_data[46:45];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_isvec = _ram_ext_R0_data[47];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_sel_alu3 = _ram_ext_R0_data[49:48];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_mask = _ram_ext_R0_data[50];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_sel_imm = _ram_ext_R0_data[54:51];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_mem_whb = _ram_ext_R0_data[56:55];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_mem_unsigned = _ram_ext_R0_data[57];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_alu_fn = _ram_ext_R0_data[63:58];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_force_rm_rtz = _ram_ext_R0_data[64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_is_vls12 = _ram_ext_R0_data[65];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_mem = _ram_ext_R0_data[66];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_mul = _ram_ext_R0_data[67];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_tc = _ram_ext_R0_data[68];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_disable_mask = _ram_ext_R0_data[69];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_custom_signal_0 = _ram_ext_R0_data[70];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_mem_cmd = _ram_ext_R0_data[72:71];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_mop = _ram_ext_R0_data[74:73];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_reg_idx1 = _ram_ext_R0_data[82:75];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_reg_idx2 = _ram_ext_R0_data[90:83];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_reg_idx3 = _ram_ext_R0_data[98:91];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_reg_idxw = _ram_ext_R0_data[106:99];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_wvd = _ram_ext_R0_data[107];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_fence = _ram_ext_R0_data[108];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_sfu = _ram_ext_R0_data[109];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_readmask = _ram_ext_R0_data[110];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_writemask = _ram_ext_R0_data[111];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_wxd = _ram_ext_R0_data[112];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_pc = _ram_ext_R0_data[144:113];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_imm_ext = _ram_ext_R0_data[151:145];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_spike_info_sm_id = _ram_ext_R0_data[159:152];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_spike_info_pc = _ram_ext_R0_data[191:160];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_spike_info_inst = _ram_ext_R0_data[223:192];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_atomic = _ram_ext_R0_data[224];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_aq = _ram_ext_R0_data[225];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_0_rl = _ram_ext_R0_data[226];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_inst = _ram_ext_R0_data[258:227];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_wid = _ram_ext_R0_data[260:259];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_fp = _ram_ext_R0_data[261];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_branch = _ram_ext_R0_data[263:262];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_simt_stack = _ram_ext_R0_data[264];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_simt_stack_op = _ram_ext_R0_data[265];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_barrier = _ram_ext_R0_data[266];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_csr = _ram_ext_R0_data[268:267];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_reverse = _ram_ext_R0_data[269];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_sel_alu2 = _ram_ext_R0_data[271:270];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_sel_alu1 = _ram_ext_R0_data[273:272];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_isvec = _ram_ext_R0_data[274];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_sel_alu3 = _ram_ext_R0_data[276:275];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_mask = _ram_ext_R0_data[277];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_sel_imm = _ram_ext_R0_data[281:278];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_mem_whb = _ram_ext_R0_data[283:282];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_mem_unsigned = _ram_ext_R0_data[284];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_alu_fn = _ram_ext_R0_data[290:285];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_force_rm_rtz = _ram_ext_R0_data[291];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_is_vls12 = _ram_ext_R0_data[292];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_mem = _ram_ext_R0_data[293];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_mul = _ram_ext_R0_data[294];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_tc = _ram_ext_R0_data[295];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_disable_mask = _ram_ext_R0_data[296];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_custom_signal_0 = _ram_ext_R0_data[297];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_mem_cmd = _ram_ext_R0_data[299:298];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_mop = _ram_ext_R0_data[301:300];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_reg_idx1 = _ram_ext_R0_data[309:302];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_reg_idx2 = _ram_ext_R0_data[317:310];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_reg_idx3 = _ram_ext_R0_data[325:318];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_reg_idxw = _ram_ext_R0_data[333:326];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_wvd = _ram_ext_R0_data[334];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_fence = _ram_ext_R0_data[335];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_sfu = _ram_ext_R0_data[336];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_readmask = _ram_ext_R0_data[337];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_writemask = _ram_ext_R0_data[338];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_wxd = _ram_ext_R0_data[339];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_pc = _ram_ext_R0_data[371:340];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_imm_ext = _ram_ext_R0_data[378:372];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_spike_info_sm_id = _ram_ext_R0_data[386:379];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_spike_info_pc = _ram_ext_R0_data[418:387];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_spike_info_inst = _ram_ext_R0_data[450:419];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_atomic = _ram_ext_R0_data[451];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_aq = _ram_ext_R0_data[452];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_1_rl = _ram_ext_R0_data[453];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

