
RCB_realtime.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097ec  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080098f8  080098f8  0000a8f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099a8  080099a8  0000b044  2**0
                  CONTENTS
  4 .ARM          00000008  080099a8  080099a8  0000a9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099b0  080099b0  0000b044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099b0  080099b0  0000a9b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099b4  080099b4  0000a9b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  080099b8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007b0  20000048  080099fc  0000b048  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200007f8  080099fc  0000b7f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY
 12 .debug_info   000149b4  00000000  00000000  0000b06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034c8  00000000  00000000  0001fa21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  00022ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000100c  00000000  00000000  00024378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019728  00000000  00000000  00025384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017217  00000000  00000000  0003eaac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009384b  00000000  00000000  00055cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e950e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056b0  00000000  00000000  000e9554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000eec04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000048 	.word	0x20000048
 8000128:	00000000 	.word	0x00000000
 800012c:	080098e0 	.word	0x080098e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000004c 	.word	0x2000004c
 8000148:	080098e0 	.word	0x080098e0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8000164:	4b22      	ldr	r3, [pc, #136]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000166:	68db      	ldr	r3, [r3, #12]
 8000168:	4798      	blx	r3
   WIZCHIP.CS._select();
 800016a:	4b21      	ldr	r3, [pc, #132]	@ (80001f0 <WIZCHIP_READ+0x94>)
 800016c:	695b      	ldr	r3, [r3, #20]
 800016e:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000170:	4b1f      	ldr	r3, [pc, #124]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000174:	2b00      	cmp	r3, #0
 8000176:	d003      	beq.n	8000180 <WIZCHIP_READ+0x24>
 8000178:	4b1d      	ldr	r3, [pc, #116]	@ (80001f0 <WIZCHIP_READ+0x94>)
 800017a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800017c:	2b00      	cmp	r3, #0
 800017e:	d114      	bne.n	80001aa <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000180:	4b1b      	ldr	r3, [pc, #108]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000182:	6a1b      	ldr	r3, [r3, #32]
 8000184:	687a      	ldr	r2, [r7, #4]
 8000186:	0c12      	lsrs	r2, r2, #16
 8000188:	b2d2      	uxtb	r2, r2
 800018a:	4610      	mov	r0, r2
 800018c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800018e:	4b18      	ldr	r3, [pc, #96]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000190:	6a1b      	ldr	r3, [r3, #32]
 8000192:	687a      	ldr	r2, [r7, #4]
 8000194:	0a12      	lsrs	r2, r2, #8
 8000196:	b2d2      	uxtb	r2, r2
 8000198:	4610      	mov	r0, r2
 800019a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800019c:	4b14      	ldr	r3, [pc, #80]	@ (80001f0 <WIZCHIP_READ+0x94>)
 800019e:	6a1b      	ldr	r3, [r3, #32]
 80001a0:	687a      	ldr	r2, [r7, #4]
 80001a2:	b2d2      	uxtb	r2, r2
 80001a4:	4610      	mov	r0, r2
 80001a6:	4798      	blx	r3
 80001a8:	e011      	b.n	80001ce <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	0c1b      	lsrs	r3, r3, #16
 80001ae:	b2db      	uxtb	r3, r3
 80001b0:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	0a1b      	lsrs	r3, r3, #8
 80001b6:	b2db      	uxtb	r3, r3
 80001b8:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	b2db      	uxtb	r3, r3
 80001be:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80001c0:	4b0b      	ldr	r3, [pc, #44]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80001c4:	f107 020c 	add.w	r2, r7, #12
 80001c8:	2103      	movs	r1, #3
 80001ca:	4610      	mov	r0, r2
 80001cc:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80001ce:	4b08      	ldr	r3, [pc, #32]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001d0:	69db      	ldr	r3, [r3, #28]
 80001d2:	4798      	blx	r3
 80001d4:	4603      	mov	r3, r0
 80001d6:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80001d8:	4b05      	ldr	r3, [pc, #20]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80001de:	4b04      	ldr	r3, [pc, #16]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001e0:	691b      	ldr	r3, [r3, #16]
 80001e2:	4798      	blx	r3
   return ret;
 80001e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80001e6:	4618      	mov	r0, r3
 80001e8:	3710      	adds	r7, #16
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	20000004 	.word	0x20000004

080001f4 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
 80001fc:	460b      	mov	r3, r1
 80001fe:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8000200:	4b22      	ldr	r3, [pc, #136]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000202:	68db      	ldr	r3, [r3, #12]
 8000204:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000206:	4b21      	ldr	r3, [pc, #132]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000208:	695b      	ldr	r3, [r3, #20]
 800020a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	f043 0304 	orr.w	r3, r3, #4
 8000212:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000214:	4b1d      	ldr	r3, [pc, #116]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000218:	2b00      	cmp	r3, #0
 800021a:	d119      	bne.n	8000250 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800021c:	4b1b      	ldr	r3, [pc, #108]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800021e:	6a1b      	ldr	r3, [r3, #32]
 8000220:	687a      	ldr	r2, [r7, #4]
 8000222:	0c12      	lsrs	r2, r2, #16
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800022a:	4b18      	ldr	r3, [pc, #96]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800022c:	6a1b      	ldr	r3, [r3, #32]
 800022e:	687a      	ldr	r2, [r7, #4]
 8000230:	0a12      	lsrs	r2, r2, #8
 8000232:	b2d2      	uxtb	r2, r2
 8000234:	4610      	mov	r0, r2
 8000236:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000238:	4b14      	ldr	r3, [pc, #80]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	b2d2      	uxtb	r2, r2
 8000240:	4610      	mov	r0, r2
 8000242:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8000244:	4b11      	ldr	r3, [pc, #68]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000246:	6a1b      	ldr	r3, [r3, #32]
 8000248:	78fa      	ldrb	r2, [r7, #3]
 800024a:	4610      	mov	r0, r2
 800024c:	4798      	blx	r3
 800024e:	e013      	b.n	8000278 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	0c1b      	lsrs	r3, r3, #16
 8000254:	b2db      	uxtb	r3, r3
 8000256:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	0a1b      	lsrs	r3, r3, #8
 800025c:	b2db      	uxtb	r3, r3
 800025e:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	b2db      	uxtb	r3, r3
 8000264:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8000266:	78fb      	ldrb	r3, [r7, #3]
 8000268:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800026a:	4b08      	ldr	r3, [pc, #32]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800026c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800026e:	f107 020c 	add.w	r2, r7, #12
 8000272:	2104      	movs	r1, #4
 8000274:	4610      	mov	r0, r2
 8000276:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000278:	4b04      	ldr	r3, [pc, #16]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000280:	691b      	ldr	r3, [r3, #16]
 8000282:	4798      	blx	r3
}
 8000284:	bf00      	nop
 8000286:	3710      	adds	r7, #16
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	20000004 	.word	0x20000004

08000290 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000290:	b590      	push	{r4, r7, lr}
 8000292:	b087      	sub	sp, #28
 8000294:	af00      	add	r7, sp, #0
 8000296:	60f8      	str	r0, [r7, #12]
 8000298:	60b9      	str	r1, [r7, #8]
 800029a:	4613      	mov	r3, r2
 800029c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800029e:	4b2b      	ldr	r3, [pc, #172]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002a0:	68db      	ldr	r3, [r3, #12]
 80002a2:	4798      	blx	r3
   WIZCHIP.CS._select();
 80002a4:	4b29      	ldr	r3, [pc, #164]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002a6:	695b      	ldr	r3, [r3, #20]
 80002a8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80002aa:	4b28      	ldr	r3, [pc, #160]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d003      	beq.n	80002ba <WIZCHIP_READ_BUF+0x2a>
 80002b2:	4b26      	ldr	r3, [pc, #152]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d126      	bne.n	8000308 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80002ba:	4b24      	ldr	r3, [pc, #144]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002bc:	6a1b      	ldr	r3, [r3, #32]
 80002be:	68fa      	ldr	r2, [r7, #12]
 80002c0:	0c12      	lsrs	r2, r2, #16
 80002c2:	b2d2      	uxtb	r2, r2
 80002c4:	4610      	mov	r0, r2
 80002c6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80002c8:	4b20      	ldr	r3, [pc, #128]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002ca:	6a1b      	ldr	r3, [r3, #32]
 80002cc:	68fa      	ldr	r2, [r7, #12]
 80002ce:	0a12      	lsrs	r2, r2, #8
 80002d0:	b2d2      	uxtb	r2, r2
 80002d2:	4610      	mov	r0, r2
 80002d4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80002d6:	4b1d      	ldr	r3, [pc, #116]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002d8:	6a1b      	ldr	r3, [r3, #32]
 80002da:	68fa      	ldr	r2, [r7, #12]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	4610      	mov	r0, r2
 80002e0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80002e2:	2300      	movs	r3, #0
 80002e4:	82fb      	strh	r3, [r7, #22]
 80002e6:	e00a      	b.n	80002fe <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80002e8:	4b18      	ldr	r3, [pc, #96]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002ea:	69db      	ldr	r3, [r3, #28]
 80002ec:	8afa      	ldrh	r2, [r7, #22]
 80002ee:	68b9      	ldr	r1, [r7, #8]
 80002f0:	188c      	adds	r4, r1, r2
 80002f2:	4798      	blx	r3
 80002f4:	4603      	mov	r3, r0
 80002f6:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 80002f8:	8afb      	ldrh	r3, [r7, #22]
 80002fa:	3301      	adds	r3, #1
 80002fc:	82fb      	strh	r3, [r7, #22]
 80002fe:	8afa      	ldrh	r2, [r7, #22]
 8000300:	88fb      	ldrh	r3, [r7, #6]
 8000302:	429a      	cmp	r2, r3
 8000304:	d3f0      	bcc.n	80002e8 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000306:	e017      	b.n	8000338 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	0c1b      	lsrs	r3, r3, #16
 800030c:	b2db      	uxtb	r3, r3
 800030e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	0a1b      	lsrs	r3, r3, #8
 8000314:	b2db      	uxtb	r3, r3
 8000316:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	b2db      	uxtb	r3, r3
 800031c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800031e:	4b0b      	ldr	r3, [pc, #44]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 8000320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000322:	f107 0210 	add.w	r2, r7, #16
 8000326:	2103      	movs	r1, #3
 8000328:	4610      	mov	r0, r2
 800032a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800032c:	4b07      	ldr	r3, [pc, #28]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 800032e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000330:	88fa      	ldrh	r2, [r7, #6]
 8000332:	4611      	mov	r1, r2
 8000334:	68b8      	ldr	r0, [r7, #8]
 8000336:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000338:	4b04      	ldr	r3, [pc, #16]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 800033a:	699b      	ldr	r3, [r3, #24]
 800033c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800033e:	4b03      	ldr	r3, [pc, #12]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 8000340:	691b      	ldr	r3, [r3, #16]
 8000342:	4798      	blx	r3
}
 8000344:	bf00      	nop
 8000346:	371c      	adds	r7, #28
 8000348:	46bd      	mov	sp, r7
 800034a:	bd90      	pop	{r4, r7, pc}
 800034c:	20000004 	.word	0x20000004

08000350 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b086      	sub	sp, #24
 8000354:	af00      	add	r7, sp, #0
 8000356:	60f8      	str	r0, [r7, #12]
 8000358:	60b9      	str	r1, [r7, #8]
 800035a:	4613      	mov	r3, r2
 800035c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800035e:	4b2b      	ldr	r3, [pc, #172]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000360:	68db      	ldr	r3, [r3, #12]
 8000362:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000364:	4b29      	ldr	r3, [pc, #164]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000366:	695b      	ldr	r3, [r3, #20]
 8000368:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	f043 0304 	orr.w	r3, r3, #4
 8000370:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000376:	2b00      	cmp	r3, #0
 8000378:	d126      	bne.n	80003c8 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800037a:	4b24      	ldr	r3, [pc, #144]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 800037c:	6a1b      	ldr	r3, [r3, #32]
 800037e:	68fa      	ldr	r2, [r7, #12]
 8000380:	0c12      	lsrs	r2, r2, #16
 8000382:	b2d2      	uxtb	r2, r2
 8000384:	4610      	mov	r0, r2
 8000386:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000388:	4b20      	ldr	r3, [pc, #128]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 800038a:	6a1b      	ldr	r3, [r3, #32]
 800038c:	68fa      	ldr	r2, [r7, #12]
 800038e:	0a12      	lsrs	r2, r2, #8
 8000390:	b2d2      	uxtb	r2, r2
 8000392:	4610      	mov	r0, r2
 8000394:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000396:	4b1d      	ldr	r3, [pc, #116]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000398:	6a1b      	ldr	r3, [r3, #32]
 800039a:	68fa      	ldr	r2, [r7, #12]
 800039c:	b2d2      	uxtb	r2, r2
 800039e:	4610      	mov	r0, r2
 80003a0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80003a2:	2300      	movs	r3, #0
 80003a4:	82fb      	strh	r3, [r7, #22]
 80003a6:	e00a      	b.n	80003be <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80003a8:	4b18      	ldr	r3, [pc, #96]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003aa:	6a1b      	ldr	r3, [r3, #32]
 80003ac:	8afa      	ldrh	r2, [r7, #22]
 80003ae:	68b9      	ldr	r1, [r7, #8]
 80003b0:	440a      	add	r2, r1
 80003b2:	7812      	ldrb	r2, [r2, #0]
 80003b4:	4610      	mov	r0, r2
 80003b6:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80003b8:	8afb      	ldrh	r3, [r7, #22]
 80003ba:	3301      	adds	r3, #1
 80003bc:	82fb      	strh	r3, [r7, #22]
 80003be:	8afa      	ldrh	r2, [r7, #22]
 80003c0:	88fb      	ldrh	r3, [r7, #6]
 80003c2:	429a      	cmp	r2, r3
 80003c4:	d3f0      	bcc.n	80003a8 <WIZCHIP_WRITE_BUF+0x58>
 80003c6:	e017      	b.n	80003f8 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	0c1b      	lsrs	r3, r3, #16
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	0a1b      	lsrs	r3, r3, #8
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80003de:	4b0b      	ldr	r3, [pc, #44]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80003e2:	f107 0210 	add.w	r2, r7, #16
 80003e6:	2103      	movs	r1, #3
 80003e8:	4610      	mov	r0, r2
 80003ea:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80003ec:	4b07      	ldr	r3, [pc, #28]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80003f0:	88fa      	ldrh	r2, [r7, #6]
 80003f2:	4611      	mov	r1, r2
 80003f4:	68b8      	ldr	r0, [r7, #8]
 80003f6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80003f8:	4b04      	ldr	r3, [pc, #16]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80003fe:	4b03      	ldr	r3, [pc, #12]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000400:	691b      	ldr	r3, [r3, #16]
 8000402:	4798      	blx	r3
}
 8000404:	bf00      	nop
 8000406:	3718      	adds	r7, #24
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	20000004 	.word	0x20000004

08000410 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8000410:	b590      	push	{r4, r7, lr}
 8000412:	b085      	sub	sp, #20
 8000414:	af00      	add	r7, sp, #0
 8000416:	4603      	mov	r3, r0
 8000418:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800041a:	2300      	movs	r3, #0
 800041c:	81fb      	strh	r3, [r7, #14]
 800041e:	2300      	movs	r3, #0
 8000420:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000422:	79fb      	ldrb	r3, [r7, #7]
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	3301      	adds	r3, #1
 8000428:	00db      	lsls	r3, r3, #3
 800042a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff fe94 	bl	800015c <WIZCHIP_READ>
 8000434:	4603      	mov	r3, r0
 8000436:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000438:	89bb      	ldrh	r3, [r7, #12]
 800043a:	021b      	lsls	r3, r3, #8
 800043c:	b29c      	uxth	r4, r3
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	3301      	adds	r3, #1
 8000444:	00db      	lsls	r3, r3, #3
 8000446:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800044a:	4618      	mov	r0, r3
 800044c:	f7ff fe86 	bl	800015c <WIZCHIP_READ>
 8000450:	4603      	mov	r3, r0
 8000452:	4423      	add	r3, r4
 8000454:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8000456:	89bb      	ldrh	r3, [r7, #12]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d019      	beq.n	8000490 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800045c:	79fb      	ldrb	r3, [r7, #7]
 800045e:	009b      	lsls	r3, r3, #2
 8000460:	3301      	adds	r3, #1
 8000462:	00db      	lsls	r3, r3, #3
 8000464:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff fe77 	bl	800015c <WIZCHIP_READ>
 800046e:	4603      	mov	r3, r0
 8000470:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000472:	89fb      	ldrh	r3, [r7, #14]
 8000474:	021b      	lsls	r3, r3, #8
 8000476:	b29c      	uxth	r4, r3
 8000478:	79fb      	ldrb	r3, [r7, #7]
 800047a:	009b      	lsls	r3, r3, #2
 800047c:	3301      	adds	r3, #1
 800047e:	00db      	lsls	r3, r3, #3
 8000480:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8000484:	4618      	mov	r0, r3
 8000486:	f7ff fe69 	bl	800015c <WIZCHIP_READ>
 800048a:	4603      	mov	r3, r0
 800048c:	4423      	add	r3, r4
 800048e:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000490:	89fa      	ldrh	r2, [r7, #14]
 8000492:	89bb      	ldrh	r3, [r7, #12]
 8000494:	429a      	cmp	r2, r3
 8000496:	d1c4      	bne.n	8000422 <getSn_TX_FSR+0x12>
   return val;
 8000498:	89fb      	ldrh	r3, [r7, #14]
}
 800049a:	4618      	mov	r0, r3
 800049c:	3714      	adds	r7, #20
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd90      	pop	{r4, r7, pc}

080004a2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80004a2:	b590      	push	{r4, r7, lr}
 80004a4:	b085      	sub	sp, #20
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	4603      	mov	r3, r0
 80004aa:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80004ac:	2300      	movs	r3, #0
 80004ae:	81fb      	strh	r3, [r7, #14]
 80004b0:	2300      	movs	r3, #0
 80004b2:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	009b      	lsls	r3, r3, #2
 80004b8:	3301      	adds	r3, #1
 80004ba:	00db      	lsls	r3, r3, #3
 80004bc:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80004c0:	4618      	mov	r0, r3
 80004c2:	f7ff fe4b 	bl	800015c <WIZCHIP_READ>
 80004c6:	4603      	mov	r3, r0
 80004c8:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80004ca:	89bb      	ldrh	r3, [r7, #12]
 80004cc:	021b      	lsls	r3, r3, #8
 80004ce:	b29c      	uxth	r4, r3
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	3301      	adds	r3, #1
 80004d6:	00db      	lsls	r3, r3, #3
 80004d8:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80004dc:	4618      	mov	r0, r3
 80004de:	f7ff fe3d 	bl	800015c <WIZCHIP_READ>
 80004e2:	4603      	mov	r3, r0
 80004e4:	4423      	add	r3, r4
 80004e6:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80004e8:	89bb      	ldrh	r3, [r7, #12]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d019      	beq.n	8000522 <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	3301      	adds	r3, #1
 80004f4:	00db      	lsls	r3, r3, #3
 80004f6:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff fe2e 	bl	800015c <WIZCHIP_READ>
 8000500:	4603      	mov	r3, r0
 8000502:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000504:	89fb      	ldrh	r3, [r7, #14]
 8000506:	021b      	lsls	r3, r3, #8
 8000508:	b29c      	uxth	r4, r3
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	009b      	lsls	r3, r3, #2
 800050e:	3301      	adds	r3, #1
 8000510:	00db      	lsls	r3, r3, #3
 8000512:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff fe20 	bl	800015c <WIZCHIP_READ>
 800051c:	4603      	mov	r3, r0
 800051e:	4423      	add	r3, r4
 8000520:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000522:	89fa      	ldrh	r2, [r7, #14]
 8000524:	89bb      	ldrh	r3, [r7, #12]
 8000526:	429a      	cmp	r2, r3
 8000528:	d1c4      	bne.n	80004b4 <getSn_RX_RSR+0x12>
   return val;
 800052a:	89fb      	ldrh	r3, [r7, #14]
}
 800052c:	4618      	mov	r0, r3
 800052e:	3714      	adds	r7, #20
 8000530:	46bd      	mov	sp, r7
 8000532:	bd90      	pop	{r4, r7, pc}

08000534 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000534:	b590      	push	{r4, r7, lr}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	6039      	str	r1, [r7, #0]
 800053e:	71fb      	strb	r3, [r7, #7]
 8000540:	4613      	mov	r3, r2
 8000542:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8000548:	2300      	movs	r3, #0
 800054a:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 800054c:	88bb      	ldrh	r3, [r7, #4]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d046      	beq.n	80005e0 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 8000552:	79fb      	ldrb	r3, [r7, #7]
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	3301      	adds	r3, #1
 8000558:	00db      	lsls	r3, r3, #3
 800055a:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800055e:	4618      	mov	r0, r3
 8000560:	f7ff fdfc 	bl	800015c <WIZCHIP_READ>
 8000564:	4603      	mov	r3, r0
 8000566:	021b      	lsls	r3, r3, #8
 8000568:	b29c      	uxth	r4, r3
 800056a:	79fb      	ldrb	r3, [r7, #7]
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	3301      	adds	r3, #1
 8000570:	00db      	lsls	r3, r3, #3
 8000572:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff fdf0 	bl	800015c <WIZCHIP_READ>
 800057c:	4603      	mov	r3, r0
 800057e:	4423      	add	r3, r4
 8000580:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8000582:	89fb      	ldrh	r3, [r7, #14]
 8000584:	021a      	lsls	r2, r3, #8
 8000586:	79fb      	ldrb	r3, [r7, #7]
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	3302      	adds	r3, #2
 800058c:	00db      	lsls	r3, r3, #3
 800058e:	4413      	add	r3, r2
 8000590:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8000592:	88bb      	ldrh	r3, [r7, #4]
 8000594:	461a      	mov	r2, r3
 8000596:	6839      	ldr	r1, [r7, #0]
 8000598:	68b8      	ldr	r0, [r7, #8]
 800059a:	f7ff fed9 	bl	8000350 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 800059e:	89fa      	ldrh	r2, [r7, #14]
 80005a0:	88bb      	ldrh	r3, [r7, #4]
 80005a2:	4413      	add	r3, r2
 80005a4:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	3301      	adds	r3, #1
 80005ac:	00db      	lsls	r3, r3, #3
 80005ae:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80005b2:	461a      	mov	r2, r3
 80005b4:	89fb      	ldrh	r3, [r7, #14]
 80005b6:	0a1b      	lsrs	r3, r3, #8
 80005b8:	b29b      	uxth	r3, r3
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	4619      	mov	r1, r3
 80005be:	4610      	mov	r0, r2
 80005c0:	f7ff fe18 	bl	80001f4 <WIZCHIP_WRITE>
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	009b      	lsls	r3, r3, #2
 80005c8:	3301      	adds	r3, #1
 80005ca:	00db      	lsls	r3, r3, #3
 80005cc:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80005d0:	461a      	mov	r2, r3
 80005d2:	89fb      	ldrh	r3, [r7, #14]
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	4619      	mov	r1, r3
 80005d8:	4610      	mov	r0, r2
 80005da:	f7ff fe0b 	bl	80001f4 <WIZCHIP_WRITE>
 80005de:	e000      	b.n	80005e2 <wiz_send_data+0xae>
   if(len == 0)  return;
 80005e0:	bf00      	nop
}
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd90      	pop	{r4, r7, pc}

080005e8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80005e8:	b590      	push	{r4, r7, lr}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	6039      	str	r1, [r7, #0]
 80005f2:	71fb      	strb	r3, [r7, #7]
 80005f4:	4613      	mov	r3, r2
 80005f6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8000600:	88bb      	ldrh	r3, [r7, #4]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d046      	beq.n	8000694 <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	3301      	adds	r3, #1
 800060c:	00db      	lsls	r3, r3, #3
 800060e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8000612:	4618      	mov	r0, r3
 8000614:	f7ff fda2 	bl	800015c <WIZCHIP_READ>
 8000618:	4603      	mov	r3, r0
 800061a:	021b      	lsls	r3, r3, #8
 800061c:	b29c      	uxth	r4, r3
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	3301      	adds	r3, #1
 8000624:	00db      	lsls	r3, r3, #3
 8000626:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800062a:	4618      	mov	r0, r3
 800062c:	f7ff fd96 	bl	800015c <WIZCHIP_READ>
 8000630:	4603      	mov	r3, r0
 8000632:	4423      	add	r3, r4
 8000634:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8000636:	89fb      	ldrh	r3, [r7, #14]
 8000638:	021a      	lsls	r2, r3, #8
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	3303      	adds	r3, #3
 8000640:	00db      	lsls	r3, r3, #3
 8000642:	4413      	add	r3, r2
 8000644:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8000646:	88bb      	ldrh	r3, [r7, #4]
 8000648:	461a      	mov	r2, r3
 800064a:	6839      	ldr	r1, [r7, #0]
 800064c:	68b8      	ldr	r0, [r7, #8]
 800064e:	f7ff fe1f 	bl	8000290 <WIZCHIP_READ_BUF>
   ptr += len;
 8000652:	89fa      	ldrh	r2, [r7, #14]
 8000654:	88bb      	ldrh	r3, [r7, #4]
 8000656:	4413      	add	r3, r2
 8000658:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	3301      	adds	r3, #1
 8000660:	00db      	lsls	r3, r3, #3
 8000662:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8000666:	461a      	mov	r2, r3
 8000668:	89fb      	ldrh	r3, [r7, #14]
 800066a:	0a1b      	lsrs	r3, r3, #8
 800066c:	b29b      	uxth	r3, r3
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4619      	mov	r1, r3
 8000672:	4610      	mov	r0, r2
 8000674:	f7ff fdbe 	bl	80001f4 <WIZCHIP_WRITE>
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	3301      	adds	r3, #1
 800067e:	00db      	lsls	r3, r3, #3
 8000680:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8000684:	461a      	mov	r2, r3
 8000686:	89fb      	ldrh	r3, [r7, #14]
 8000688:	b2db      	uxtb	r3, r3
 800068a:	4619      	mov	r1, r3
 800068c:	4610      	mov	r0, r2
 800068e:	f7ff fdb1 	bl	80001f4 <WIZCHIP_WRITE>
 8000692:	e000      	b.n	8000696 <wiz_recv_data+0xae>
   if(len == 0) return;
 8000694:	bf00      	nop
}
 8000696:	3714      	adds	r7, #20
 8000698:	46bd      	mov	sp, r7
 800069a:	bd90      	pop	{r4, r7, pc}

0800069c <wizchip_select>:
#include "../Ethernet/wizchip_conf.h"

extern SPI_HandleTypeDef hspi1;

void wizchip_select(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2110      	movs	r1, #16
 80006a4:	4802      	ldr	r0, [pc, #8]	@ (80006b0 <wizchip_select+0x14>)
 80006a6:	f006 fa76 	bl	8006b96 <HAL_GPIO_WritePin>
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40010800 	.word	0x40010800

080006b4 <wizchip_deselect>:

void wizchip_deselect(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	2110      	movs	r1, #16
 80006bc:	4802      	ldr	r0, [pc, #8]	@ (80006c8 <wizchip_deselect+0x14>)
 80006be:	f006 fa6a 	bl	8006b96 <HAL_GPIO_WritePin>
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40010800 	.word	0x40010800

080006cc <wizchip_read>:

uint8_t wizchip_read(void) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 80006d2:	1df9      	adds	r1, r7, #7
 80006d4:	f04f 33ff 	mov.w	r3, #4294967295
 80006d8:	2201      	movs	r2, #1
 80006da:	4804      	ldr	r0, [pc, #16]	@ (80006ec <wizchip_read+0x20>)
 80006dc:	f007 f8d2 	bl	8007884 <HAL_SPI_Receive>
//	HAL_SPI_Receive_DMA(&hspi1, &rbuf, 1);
	return rbuf;
 80006e0:	79fb      	ldrb	r3, [r7, #7]
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	200000d0 	.word	0x200000d0

080006f0 <wizchip_write>:

void wizchip_write(uint8_t b) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	4603      	mov	r3, r0
 80006f8:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 80006fa:	1df9      	adds	r1, r7, #7
 80006fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000700:	2201      	movs	r2, #1
 8000702:	4803      	ldr	r0, [pc, #12]	@ (8000710 <wizchip_write+0x20>)
 8000704:	f006 ff7a 	bl	80075fc <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&hspi1, &b, 1);
}
 8000708:	bf00      	nop
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	200000d0 	.word	0x200000d0

08000714 <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	460b      	mov	r3, r1
 800071e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi1, pBuf, len, 0xFFFFFFFF);
 8000720:	887a      	ldrh	r2, [r7, #2]
 8000722:	f04f 33ff 	mov.w	r3, #4294967295
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	4803      	ldr	r0, [pc, #12]	@ (8000738 <wizchip_readburst+0x24>)
 800072a:	f007 f8ab 	bl	8007884 <HAL_SPI_Receive>
//	HAL_SPI_Receive_DMA(&hspi1, pBuf, len);
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200000d0 	.word	0x200000d0

0800073c <wizchip_writeburst>:

void wizchip_writeburst(uint8_t* pBuf, uint16_t len)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, pBuf, len, 0xFFFFFFFF);
 8000748:	887a      	ldrh	r2, [r7, #2]
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	6879      	ldr	r1, [r7, #4]
 8000750:	4803      	ldr	r0, [pc, #12]	@ (8000760 <wizchip_writeburst+0x24>)
 8000752:	f006 ff53 	bl	80075fc <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&hspi1, pBuf, len);
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	200000d0 	.word	0x200000d0

08000764 <W5500Init>:

void W5500Init()
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b087      	sub	sp, #28
 8000768:	af00      	add	r7, sp, #0
	uint8_t tmp = 0xFF;
 800076a:	23ff      	movs	r3, #255	@ 0xff
 800076c:	75fb      	strb	r3, [r7, #23]
	uint8_t memsize[2][8] = {{16,0,0,0,0,0,0,0},{16,0,0,0,0,0,0,0}};
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <W5500Init+0x74>)
 8000770:	1d3c      	adds	r4, r7, #4
 8000772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000774:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000778:	2201      	movs	r2, #1
 800077a:	2110      	movs	r1, #16
 800077c:	4817      	ldr	r0, [pc, #92]	@ (80007dc <W5500Init+0x78>)
 800077e:	f006 fa0a 	bl	8006b96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2102      	movs	r1, #2
 8000786:	4816      	ldr	r0, [pc, #88]	@ (80007e0 <W5500Init+0x7c>)
 8000788:	f006 fa05 	bl	8006b96 <HAL_GPIO_WritePin>
	while (tmp--);
 800078c:	bf00      	nop
 800078e:	7dfb      	ldrb	r3, [r7, #23]
 8000790:	1e5a      	subs	r2, r3, #1
 8000792:	75fa      	strb	r2, [r7, #23]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1fa      	bne.n	800078e <W5500Init+0x2a>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000798:	2201      	movs	r2, #1
 800079a:	2102      	movs	r1, #2
 800079c:	4810      	ldr	r0, [pc, #64]	@ (80007e0 <W5500Init+0x7c>)
 800079e:	f006 f9fa 	bl	8006b96 <HAL_GPIO_WritePin>
	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 80007a2:	4910      	ldr	r1, [pc, #64]	@ (80007e4 <W5500Init+0x80>)
 80007a4:	4810      	ldr	r0, [pc, #64]	@ (80007e8 <W5500Init+0x84>)
 80007a6:	f000 fca5 	bl	80010f4 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 80007aa:	4910      	ldr	r1, [pc, #64]	@ (80007ec <W5500Init+0x88>)
 80007ac:	4810      	ldr	r0, [pc, #64]	@ (80007f0 <W5500Init+0x8c>)
 80007ae:	f000 fcc5 	bl	800113c <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 80007b2:	4910      	ldr	r1, [pc, #64]	@ (80007f4 <W5500Init+0x90>)
 80007b4:	4810      	ldr	r0, [pc, #64]	@ (80007f8 <W5500Init+0x94>)
 80007b6:	f000 fced 	bl	8001194 <reg_wizchip_spiburst_cbfunc>
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*) memsize) == -1)
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	4619      	mov	r1, r3
 80007be:	2001      	movs	r0, #1
 80007c0:	f000 fd14 	bl	80011ec <ctlwizchip>
 80007c4:	4603      	mov	r3, r0
 80007c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007ca:	d101      	bne.n	80007d0 <W5500Init+0x6c>
	{
		while (1);
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <W5500Init+0x68>
	}
}
 80007d0:	bf00      	nop
 80007d2:	371c      	adds	r7, #28
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd90      	pop	{r4, r7, pc}
 80007d8:	080098f8 	.word	0x080098f8
 80007dc:	40010800 	.word	0x40010800
 80007e0:	40010c00 	.word	0x40010c00
 80007e4:	080006b5 	.word	0x080006b5
 80007e8:	0800069d 	.word	0x0800069d
 80007ec:	080006f1 	.word	0x080006f1
 80007f0:	080006cd 	.word	0x080006cd
 80007f4:	0800073d 	.word	0x0800073d
 80007f8:	08000715 	.word	0x08000715

080007fc <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	4604      	mov	r4, r0
 8000804:	4608      	mov	r0, r1
 8000806:	4611      	mov	r1, r2
 8000808:	461a      	mov	r2, r3
 800080a:	4623      	mov	r3, r4
 800080c:	71fb      	strb	r3, [r7, #7]
 800080e:	4603      	mov	r3, r0
 8000810:	71bb      	strb	r3, [r7, #6]
 8000812:	460b      	mov	r3, r1
 8000814:	80bb      	strh	r3, [r7, #4]
 8000816:	4613      	mov	r3, r2
 8000818:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	2b08      	cmp	r3, #8
 800081e:	d902      	bls.n	8000826 <socket+0x2a>
 8000820:	f04f 33ff 	mov.w	r3, #4294967295
 8000824:	e0ef      	b.n	8000a06 <socket+0x20a>
	switch(protocol)
 8000826:	79bb      	ldrb	r3, [r7, #6]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d005      	beq.n	8000838 <socket+0x3c>
 800082c:	2b00      	cmp	r3, #0
 800082e:	dd11      	ble.n	8000854 <socket+0x58>
 8000830:	3b02      	subs	r3, #2
 8000832:	2b02      	cmp	r3, #2
 8000834:	d80e      	bhi.n	8000854 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8000836:	e011      	b.n	800085c <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2204      	movs	r2, #4
 800083e:	4619      	mov	r1, r3
 8000840:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8000844:	f7ff fd24 	bl	8000290 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d105      	bne.n	800085a <socket+0x5e>
 800084e:	f06f 0302 	mvn.w	r3, #2
 8000852:	e0d8      	b.n	8000a06 <socket+0x20a>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8000854:	f06f 0304 	mvn.w	r3, #4
 8000858:	e0d5      	b.n	8000a06 <socket+0x20a>
	    break;
 800085a:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	2b00      	cmp	r3, #0
 8000864:	d002      	beq.n	800086c <socket+0x70>
 8000866:	f06f 0305 	mvn.w	r3, #5
 800086a:	e0cc      	b.n	8000a06 <socket+0x20a>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 800086c:	78fb      	ldrb	r3, [r7, #3]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d028      	beq.n	80008c4 <socket+0xc8>
	{
   	switch(protocol)
 8000872:	79bb      	ldrb	r3, [r7, #6]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d002      	beq.n	800087e <socket+0x82>
 8000878:	2b02      	cmp	r3, #2
 800087a:	d008      	beq.n	800088e <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 800087c:	e022      	b.n	80008c4 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800087e:	78fb      	ldrb	r3, [r7, #3]
 8000880:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8000884:	2b00      	cmp	r3, #0
 8000886:	d11a      	bne.n	80008be <socket+0xc2>
 8000888:	f06f 0305 	mvn.w	r3, #5
 800088c:	e0bb      	b.n	8000a06 <socket+0x20a>
   	      if(flag & SF_IGMP_VER2)
 800088e:	78fb      	ldrb	r3, [r7, #3]
 8000890:	f003 0320 	and.w	r3, r3, #32
 8000894:	2b00      	cmp	r3, #0
 8000896:	d006      	beq.n	80008a6 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8000898:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800089c:	2b00      	cmp	r3, #0
 800089e:	db02      	blt.n	80008a6 <socket+0xaa>
 80008a0:	f06f 0305 	mvn.w	r3, #5
 80008a4:	e0af      	b.n	8000a06 <socket+0x20a>
      	      if(flag & SF_UNI_BLOCK)
 80008a6:	78fb      	ldrb	r3, [r7, #3]
 80008a8:	f003 0310 	and.w	r3, r3, #16
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d008      	beq.n	80008c2 <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80008b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	db04      	blt.n	80008c2 <socket+0xc6>
 80008b8:	f06f 0305 	mvn.w	r3, #5
 80008bc:	e0a3      	b.n	8000a06 <socket+0x20a>
   	      break;
 80008be:	bf00      	nop
 80008c0:	e000      	b.n	80008c4 <socket+0xc8>
   	      break;
 80008c2:	bf00      	nop
   	}
   }
	close(sn);
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 f8ac 	bl	8000a24 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	3301      	adds	r3, #1
 80008d2:	00d8      	lsls	r0, r3, #3
 80008d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80008d8:	f023 030f 	bic.w	r3, r3, #15
 80008dc:	b25a      	sxtb	r2, r3
 80008de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	b25b      	sxtb	r3, r3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	4619      	mov	r1, r3
 80008ea:	f7ff fc83 	bl	80001f4 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80008ee:	88bb      	ldrh	r3, [r7, #4]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d110      	bne.n	8000916 <socket+0x11a>
	{
	   port = sock_any_port++;
 80008f4:	4b46      	ldr	r3, [pc, #280]	@ (8000a10 <socket+0x214>)
 80008f6:	881b      	ldrh	r3, [r3, #0]
 80008f8:	1c5a      	adds	r2, r3, #1
 80008fa:	b291      	uxth	r1, r2
 80008fc:	4a44      	ldr	r2, [pc, #272]	@ (8000a10 <socket+0x214>)
 80008fe:	8011      	strh	r1, [r2, #0]
 8000900:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000902:	4b43      	ldr	r3, [pc, #268]	@ (8000a10 <socket+0x214>)
 8000904:	881b      	ldrh	r3, [r3, #0]
 8000906:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800090a:	4293      	cmp	r3, r2
 800090c:	d103      	bne.n	8000916 <socket+0x11a>
 800090e:	4b40      	ldr	r3, [pc, #256]	@ (8000a10 <socket+0x214>)
 8000910:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8000914:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	3301      	adds	r3, #1
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000922:	461a      	mov	r2, r3
 8000924:	88bb      	ldrh	r3, [r7, #4]
 8000926:	0a1b      	lsrs	r3, r3, #8
 8000928:	b29b      	uxth	r3, r3
 800092a:	b2db      	uxtb	r3, r3
 800092c:	4619      	mov	r1, r3
 800092e:	4610      	mov	r0, r2
 8000930:	f7ff fc60 	bl	80001f4 <WIZCHIP_WRITE>
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	3301      	adds	r3, #1
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8000940:	461a      	mov	r2, r3
 8000942:	88bb      	ldrh	r3, [r7, #4]
 8000944:	b2db      	uxtb	r3, r3
 8000946:	4619      	mov	r1, r3
 8000948:	4610      	mov	r0, r2
 800094a:	f7ff fc53 	bl	80001f4 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	3301      	adds	r3, #1
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800095a:	2101      	movs	r1, #1
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fc49 	bl	80001f4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000962:	bf00      	nop
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	3301      	adds	r3, #1
 800096a:	00db      	lsls	r3, r3, #3
 800096c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fbf3 	bl	800015c <WIZCHIP_READ>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d1f3      	bne.n	8000964 <socket+0x168>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	2201      	movs	r2, #1
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	b21b      	sxth	r3, r3
 8000986:	43db      	mvns	r3, r3
 8000988:	b21a      	sxth	r2, r3
 800098a:	4b22      	ldr	r3, [pc, #136]	@ (8000a14 <socket+0x218>)
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	b21b      	sxth	r3, r3
 8000990:	4013      	ands	r3, r2
 8000992:	b21b      	sxth	r3, r3
 8000994:	b29a      	uxth	r2, r3
 8000996:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <socket+0x218>)
 8000998:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 800099a:	78fb      	ldrb	r3, [r7, #3]
 800099c:	f003 0201 	and.w	r2, r3, #1
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	b21a      	sxth	r2, r3
 80009a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a14 <socket+0x218>)
 80009aa:	881b      	ldrh	r3, [r3, #0]
 80009ac:	b21b      	sxth	r3, r3
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b21b      	sxth	r3, r3
 80009b2:	b29a      	uxth	r2, r3
 80009b4:	4b17      	ldr	r3, [pc, #92]	@ (8000a14 <socket+0x218>)
 80009b6:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	2201      	movs	r2, #1
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	b21b      	sxth	r3, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	b21a      	sxth	r2, r3
 80009c6:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <socket+0x21c>)
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	b21b      	sxth	r3, r3
 80009cc:	4013      	ands	r3, r2
 80009ce:	b21b      	sxth	r3, r3
 80009d0:	b29a      	uxth	r2, r3
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <socket+0x21c>)
 80009d4:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	4a10      	ldr	r2, [pc, #64]	@ (8000a1c <socket+0x220>)
 80009da:	2100      	movs	r1, #0
 80009dc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000a20 <socket+0x224>)
 80009e4:	2100      	movs	r1, #0
 80009e6:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 80009e8:	bf00      	nop
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	3301      	adds	r3, #1
 80009f0:	00db      	lsls	r3, r3, #3
 80009f2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff fbb0 	bl	800015c <WIZCHIP_READ>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d0f3      	beq.n	80009ea <socket+0x1ee>
   return (int8_t)sn;
 8000a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8000a06:	4618      	mov	r0, r3
 8000a08:	3714      	adds	r7, #20
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd90      	pop	{r4, r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000000 	.word	0x20000000
 8000a14:	20000064 	.word	0x20000064
 8000a18:	20000066 	.word	0x20000066
 8000a1c:	20000068 	.word	0x20000068
 8000a20:	2000007c 	.word	0x2000007c

08000a24 <close>:

int8_t close(uint8_t sn)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b08      	cmp	r3, #8
 8000a32:	d902      	bls.n	8000a3a <close+0x16>
 8000a34:	f04f 33ff 	mov.w	r3, #4294967295
 8000a38:	e060      	b.n	8000afc <close+0xd8>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	3301      	adds	r3, #1
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000a46:	2110      	movs	r1, #16
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fbd3 	bl	80001f4 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8000a4e:	bf00      	nop
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	3301      	adds	r3, #1
 8000a56:	00db      	lsls	r3, r3, #3
 8000a58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fb7d 	bl	800015c <WIZCHIP_READ>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d1f3      	bne.n	8000a50 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	00db      	lsls	r3, r3, #3
 8000a70:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a74:	211f      	movs	r1, #31
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fbbc 	bl	80001f4 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	2201      	movs	r2, #1
 8000a80:	fa02 f303 	lsl.w	r3, r2, r3
 8000a84:	b21b      	sxth	r3, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	b21a      	sxth	r2, r3
 8000a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <close+0xe0>)
 8000a8c:	881b      	ldrh	r3, [r3, #0]
 8000a8e:	b21b      	sxth	r3, r3
 8000a90:	4013      	ands	r3, r2
 8000a92:	b21b      	sxth	r3, r3
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <close+0xe0>)
 8000a98:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	b21b      	sxth	r3, r3
 8000aa4:	43db      	mvns	r3, r3
 8000aa6:	b21a      	sxth	r2, r3
 8000aa8:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <close+0xe4>)
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	b21b      	sxth	r3, r3
 8000aae:	4013      	ands	r3, r2
 8000ab0:	b21b      	sxth	r3, r3
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <close+0xe4>)
 8000ab6:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	4a14      	ldr	r2, [pc, #80]	@ (8000b0c <close+0xe8>)
 8000abc:	2100      	movs	r1, #0
 8000abe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	4a12      	ldr	r2, [pc, #72]	@ (8000b10 <close+0xec>)
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED)
 8000aca:	e00a      	b.n	8000ae2 <close+0xbe>
	{
		if (g_uart_request_exit == 1)
 8000acc:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <close+0xf0>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d105      	bne.n	8000ae2 <close+0xbe>
		{
			g_uart_request_exit = 0; // Xa c sau khi x l
 8000ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <close+0xf0>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
			return SOCKERR_TIMEOUT	; // Tr v m li ty chnh
 8000adc:	f06f 030c 	mvn.w	r3, #12
 8000ae0:	e00c      	b.n	8000afc <close+0xd8>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	00db      	lsls	r3, r3, #3
 8000aea:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fb34 	bl	800015c <WIZCHIP_READ>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1e8      	bne.n	8000acc <close+0xa8>
		}
	}
	return SOCK_OK;
 8000afa:	2301      	movs	r3, #1
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000064 	.word	0x20000064
 8000b08:	20000066 	.word	0x20000066
 8000b0c:	20000068 	.word	0x20000068
 8000b10:	2000007c 	.word	0x2000007c
 8000b14:	20000078 	.word	0x20000078

08000b18 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	71fb      	strb	r3, [r7, #7]
 8000b24:	4613      	mov	r3, r2
 8000b26:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	2b08      	cmp	r3, #8
 8000b2c:	d902      	bls.n	8000b34 <connect+0x1c>
 8000b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b32:	e0d1      	b.n	8000cd8 <connect+0x1c0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	3301      	adds	r3, #1
 8000b3a:	00db      	lsls	r3, r3, #3
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fb0d 	bl	800015c <WIZCHIP_READ>
 8000b42:	4603      	mov	r3, r0
 8000b44:	f003 030f 	and.w	r3, r3, #15
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d002      	beq.n	8000b52 <connect+0x3a>
 8000b4c:	f06f 0304 	mvn.w	r3, #4
 8000b50:	e0c2      	b.n	8000cd8 <connect+0x1c0>
   CHECK_SOCKINIT();
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	3301      	adds	r3, #1
 8000b58:	00db      	lsls	r3, r3, #3
 8000b5a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fafc 	bl	800015c <WIZCHIP_READ>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b13      	cmp	r3, #19
 8000b68:	d002      	beq.n	8000b70 <connect+0x58>
 8000b6a:	f06f 0302 	mvn.w	r3, #2
 8000b6e:	e0b3      	b.n	8000cd8 <connect+0x1c0>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	021b      	lsls	r3, r3, #8
 8000b7a:	683a      	ldr	r2, [r7, #0]
 8000b7c:	3201      	adds	r2, #1
 8000b7e:	7812      	ldrb	r2, [r2, #0]
 8000b80:	4413      	add	r3, r2
 8000b82:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	021b      	lsls	r3, r3, #8
 8000b88:	683a      	ldr	r2, [r7, #0]
 8000b8a:	3202      	adds	r2, #2
 8000b8c:	7812      	ldrb	r2, [r2, #0]
 8000b8e:	4413      	add	r3, r2
 8000b90:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	021b      	lsls	r3, r3, #8
 8000b96:	683a      	ldr	r2, [r7, #0]
 8000b98:	3203      	adds	r2, #3
 8000b9a:	7812      	ldrb	r2, [r2, #0]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ba6:	d002      	beq.n	8000bae <connect+0x96>
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d102      	bne.n	8000bb4 <connect+0x9c>
 8000bae:	f06f 030b 	mvn.w	r3, #11
 8000bb2:	e091      	b.n	8000cd8 <connect+0x1c0>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8000bb4:	88bb      	ldrh	r3, [r7, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d102      	bne.n	8000bc0 <connect+0xa8>
 8000bba:	f06f 030a 	mvn.w	r3, #10
 8000bbe:	e08b      	b.n	8000cd8 <connect+0x1c0>
	setSn_DIPR(sn,addr);
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	00db      	lsls	r3, r3, #3
 8000bc8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8000bcc:	2204      	movs	r2, #4
 8000bce:	6839      	ldr	r1, [r7, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fbbd 	bl	8000350 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	3301      	adds	r3, #1
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000be2:	461a      	mov	r2, r3
 8000be4:	88bb      	ldrh	r3, [r7, #4]
 8000be6:	0a1b      	lsrs	r3, r3, #8
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	4619      	mov	r1, r3
 8000bee:	4610      	mov	r0, r2
 8000bf0:	f7ff fb00 	bl	80001f4 <WIZCHIP_WRITE>
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8000c00:	461a      	mov	r2, r3
 8000c02:	88bb      	ldrh	r3, [r7, #4]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	4619      	mov	r1, r3
 8000c08:	4610      	mov	r0, r2
 8000c0a:	f7ff faf3 	bl	80001f4 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	3301      	adds	r3, #1
 8000c14:	00db      	lsls	r3, r3, #3
 8000c16:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000c1a:	2104      	movs	r1, #4
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fae9 	bl	80001f4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000c22:	bf00      	nop
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	3301      	adds	r3, #1
 8000c2a:	00db      	lsls	r3, r3, #3
 8000c2c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fa93 	bl	800015c <WIZCHIP_READ>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d1f3      	bne.n	8000c24 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8000c3c:	4b28      	ldr	r3, [pc, #160]	@ (8000ce0 <connect+0x1c8>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	461a      	mov	r2, r3
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	fa42 f303 	asr.w	r3, r2, r3
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d036      	beq.n	8000cbe <connect+0x1a6>
 8000c50:	2300      	movs	r3, #0
 8000c52:	e041      	b.n	8000cd8 <connect+0x1c0>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	3301      	adds	r3, #1
 8000c5a:	00db      	lsls	r3, r3, #3
 8000c5c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fa7b 	bl	800015c <WIZCHIP_READ>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f003 0308 	and.w	r3, r3, #8
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d00c      	beq.n	8000c8a <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	3301      	adds	r3, #1
 8000c76:	00db      	lsls	r3, r3, #3
 8000c78:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c7c:	2108      	movs	r1, #8
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fab8 	bl	80001f4 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8000c84:	f06f 030c 	mvn.w	r3, #12
 8000c88:	e026      	b.n	8000cd8 <connect+0x1c0>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	3301      	adds	r3, #1
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fa60 	bl	800015c <WIZCHIP_READ>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d102      	bne.n	8000ca8 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8000ca2:	f06f 0303 	mvn.w	r3, #3
 8000ca6:	e017      	b.n	8000cd8 <connect+0x1c0>
		}
		if (g_uart_request_exit == 1)
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <connect+0x1cc>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d105      	bne.n	8000cbe <connect+0x1a6>
		{
			g_uart_request_exit = 0; // Xa c sau khi x l
 8000cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <connect+0x1cc>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
			return SOCKERR_TIMEOUT	; // Tr v m li ty chnh
 8000cb8:	f06f 030c 	mvn.w	r3, #12
 8000cbc:	e00c      	b.n	8000cd8 <connect+0x1c0>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fa46 	bl	800015c <WIZCHIP_READ>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b17      	cmp	r3, #23
 8000cd4:	d1be      	bne.n	8000c54 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8000cd6:	2301      	movs	r3, #1
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000064 	.word	0x20000064
 8000ce4:	20000078 	.word	0x20000078

08000ce8 <send>:
	}
	return SOCK_OK;
}

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	2b08      	cmp	r3, #8
 8000d04:	d902      	bls.n	8000d0c <send+0x24>
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0a:	e0dd      	b.n	8000ec8 <send+0x1e0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	3301      	adds	r3, #1
 8000d12:	00db      	lsls	r3, r3, #3
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fa21 	bl	800015c <WIZCHIP_READ>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	f003 030f 	and.w	r3, r3, #15
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d002      	beq.n	8000d2a <send+0x42>
 8000d24:	f06f 0304 	mvn.w	r3, #4
 8000d28:	e0ce      	b.n	8000ec8 <send+0x1e0>
   CHECK_SOCKDATA();
 8000d2a:	88bb      	ldrh	r3, [r7, #4]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d102      	bne.n	8000d36 <send+0x4e>
 8000d30:	f06f 030d 	mvn.w	r3, #13
 8000d34:	e0c8      	b.n	8000ec8 <send+0x1e0>
   tmp = getSn_SR(sn);
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	00db      	lsls	r3, r3, #3
 8000d3e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff fa0a 	bl	800015c <WIZCHIP_READ>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	2b17      	cmp	r3, #23
 8000d50:	d005      	beq.n	8000d5e <send+0x76>
 8000d52:	7bfb      	ldrb	r3, [r7, #15]
 8000d54:	2b1c      	cmp	r3, #28
 8000d56:	d002      	beq.n	8000d5e <send+0x76>
 8000d58:	f06f 0306 	mvn.w	r3, #6
 8000d5c:	e0b4      	b.n	8000ec8 <send+0x1e0>
   if( sock_is_sending & (1<<sn) )
 8000d5e:	4b5c      	ldr	r3, [pc, #368]	@ (8000ed0 <send+0x1e8>)
 8000d60:	881b      	ldrh	r3, [r3, #0]
 8000d62:	461a      	mov	r2, r3
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	fa42 f303 	asr.w	r3, r2, r3
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d039      	beq.n	8000de6 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	3301      	adds	r3, #1
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff f9ec 	bl	800015c <WIZCHIP_READ>
 8000d84:	4603      	mov	r3, r0
 8000d86:	f003 031f 	and.w	r3, r3, #31
 8000d8a:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8000d8c:	7bfb      	ldrb	r3, [r7, #15]
 8000d8e:	f003 0310 	and.w	r3, r3, #16
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d019      	beq.n	8000dca <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000da2:	2110      	movs	r1, #16
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fa25 	bl	80001f4 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	2201      	movs	r2, #1
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	b21b      	sxth	r3, r3
 8000db4:	43db      	mvns	r3, r3
 8000db6:	b21a      	sxth	r2, r3
 8000db8:	4b45      	ldr	r3, [pc, #276]	@ (8000ed0 <send+0x1e8>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	b21b      	sxth	r3, r3
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	b21b      	sxth	r3, r3
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	4b42      	ldr	r3, [pc, #264]	@ (8000ed0 <send+0x1e8>)
 8000dc6:	801a      	strh	r2, [r3, #0]
 8000dc8:	e00d      	b.n	8000de6 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
 8000dcc:	f003 0308 	and.w	r3, r3, #8
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d006      	beq.n	8000de2 <send+0xfa>
      {
         close(sn);
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff fe24 	bl	8000a24 <close>
         return SOCKERR_TIMEOUT;
 8000ddc:	f06f 030c 	mvn.w	r3, #12
 8000de0:	e072      	b.n	8000ec8 <send+0x1e0>
      }
      else return SOCK_BUSY;
 8000de2:	2300      	movs	r3, #0
 8000de4:	e070      	b.n	8000ec8 <send+0x1e0>
   }
   freesize = getSn_TxMAX(sn);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	3301      	adds	r3, #1
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff f9b2 	bl	800015c <WIZCHIP_READ>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	029b      	lsls	r3, r3, #10
 8000dfc:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8000dfe:	88ba      	ldrh	r2, [r7, #4]
 8000e00:	89bb      	ldrh	r3, [r7, #12]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d901      	bls.n	8000e0a <send+0x122>
 8000e06:	89bb      	ldrh	r3, [r7, #12]
 8000e08:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff faff 	bl	8000410 <getSn_TX_FSR>
 8000e12:	4603      	mov	r3, r0
 8000e14:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	00db      	lsls	r3, r3, #3
 8000e1e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff f99a 	bl	800015c <WIZCHIP_READ>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	2b17      	cmp	r3, #23
 8000e30:	d009      	beq.n	8000e46 <send+0x15e>
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	2b1c      	cmp	r3, #28
 8000e36:	d006      	beq.n	8000e46 <send+0x15e>
      {
         close(sn);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fdf2 	bl	8000a24 <close>
         return SOCKERR_SOCKSTATUS;
 8000e40:	f06f 0306 	mvn.w	r3, #6
 8000e44:	e040      	b.n	8000ec8 <send+0x1e0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8000e46:	4b23      	ldr	r3, [pc, #140]	@ (8000ed4 <send+0x1ec>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	fa42 f303 	asr.w	r3, r2, r3
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d005      	beq.n	8000e66 <send+0x17e>
 8000e5a:	88ba      	ldrh	r2, [r7, #4]
 8000e5c:	89bb      	ldrh	r3, [r7, #12]
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d901      	bls.n	8000e66 <send+0x17e>
 8000e62:	2300      	movs	r3, #0
 8000e64:	e030      	b.n	8000ec8 <send+0x1e0>
      if(len <= freesize) break;
 8000e66:	88ba      	ldrh	r2, [r7, #4]
 8000e68:	89bb      	ldrh	r3, [r7, #12]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d900      	bls.n	8000e70 <send+0x188>
      freesize = getSn_TX_FSR(sn);
 8000e6e:	e7cc      	b.n	8000e0a <send+0x122>
      if(len <= freesize) break;
 8000e70:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8000e72:	88ba      	ldrh	r2, [r7, #4]
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	6839      	ldr	r1, [r7, #0]
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff fb5b 	bl	8000534 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	3301      	adds	r3, #1
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000e8a:	2120      	movs	r1, #32
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff f9b1 	bl	80001f4 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8000e92:	bf00      	nop
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	3301      	adds	r3, #1
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff f95b 	bl	800015c <WIZCHIP_READ>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d1f3      	bne.n	8000e94 <send+0x1ac>
   sock_is_sending |= (1 << sn);
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	b21a      	sxth	r2, r3
 8000eb6:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <send+0x1e8>)
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	b21b      	sxth	r3, r3
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	b21b      	sxth	r3, r3
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	4b03      	ldr	r3, [pc, #12]	@ (8000ed0 <send+0x1e8>)
 8000ec4:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8000ec6:	88bb      	ldrh	r3, [r7, #4]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000066 	.word	0x20000066
 8000ed4:	20000064 	.word	0x20000064

08000ed8 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8000ed8:	b590      	push	{r4, r7, lr}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	2b08      	cmp	r3, #8
 8000ef4:	d902      	bls.n	8000efc <recv+0x24>
 8000ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8000efa:	e09b      	b.n	8001034 <recv+0x15c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	3301      	adds	r3, #1
 8000f02:	00db      	lsls	r3, r3, #3
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff f929 	bl	800015c <WIZCHIP_READ>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	f003 030f 	and.w	r3, r3, #15
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d002      	beq.n	8000f1a <recv+0x42>
 8000f14:	f06f 0304 	mvn.w	r3, #4
 8000f18:	e08c      	b.n	8001034 <recv+0x15c>
   CHECK_SOCKDATA();
 8000f1a:	88bb      	ldrh	r3, [r7, #4]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d102      	bne.n	8000f26 <recv+0x4e>
 8000f20:	f06f 030d 	mvn.w	r3, #13
 8000f24:	e086      	b.n	8001034 <recv+0x15c>
   
   recvsize = getSn_RxMAX(sn);
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff f912 	bl	800015c <WIZCHIP_READ>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	029b      	lsls	r3, r3, #10
 8000f3c:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8000f3e:	89ba      	ldrh	r2, [r7, #12]
 8000f40:	88bb      	ldrh	r3, [r7, #4]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d201      	bcs.n	8000f4a <recv+0x72>
 8000f46:	89bb      	ldrh	r3, [r7, #12]
 8000f48:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff faa8 	bl	80004a2 <getSn_RX_RSR>
 8000f52:	4603      	mov	r3, r0
 8000f54:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff f8fa 	bl	800015c <WIZCHIP_READ>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	2b17      	cmp	r3, #23
 8000f70:	d026      	beq.n	8000fc0 <recv+0xe8>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	2b1c      	cmp	r3, #28
 8000f76:	d11c      	bne.n	8000fb2 <recv+0xda>
            {
               if(recvsize != 0) break;
 8000f78:	89bb      	ldrh	r3, [r7, #12]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d133      	bne.n	8000fe6 <recv+0x10e>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fa45 	bl	8000410 <getSn_TX_FSR>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461c      	mov	r4, r3
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	3301      	adds	r3, #1
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff f8e0 	bl	800015c <WIZCHIP_READ>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	029b      	lsls	r3, r3, #10
 8000fa0:	429c      	cmp	r4, r3
 8000fa2:	d10d      	bne.n	8000fc0 <recv+0xe8>
               {
                  close(sn);
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fd3c 	bl	8000a24 <close>
                  return SOCKERR_SOCKSTATUS;
 8000fac:	f06f 0306 	mvn.w	r3, #6
 8000fb0:	e040      	b.n	8001034 <recv+0x15c>
               }
            }
            else
            {
               close(sn);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fd35 	bl	8000a24 <close>
               return SOCKERR_SOCKSTATUS;
 8000fba:	f06f 0306 	mvn.w	r3, #6
 8000fbe:	e039      	b.n	8001034 <recv+0x15c>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <recv+0x164>)
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	fa42 f303 	asr.w	r3, r2, r3
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d004      	beq.n	8000fde <recv+0x106>
 8000fd4:	89bb      	ldrh	r3, [r7, #12]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <recv+0x106>
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e02a      	b.n	8001034 <recv+0x15c>
         if(recvsize != 0) break;
 8000fde:	89bb      	ldrh	r3, [r7, #12]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d102      	bne.n	8000fea <recv+0x112>
         recvsize = getSn_RX_RSR(sn);
 8000fe4:	e7b1      	b.n	8000f4a <recv+0x72>
               if(recvsize != 0) break;
 8000fe6:	bf00      	nop
 8000fe8:	e000      	b.n	8000fec <recv+0x114>
         if(recvsize != 0) break;
 8000fea:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8000fec:	89ba      	ldrh	r2, [r7, #12]
 8000fee:	88bb      	ldrh	r3, [r7, #4]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d201      	bcs.n	8000ff8 <recv+0x120>
 8000ff4:	89bb      	ldrh	r3, [r7, #12]
 8000ff6:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8000ff8:	88ba      	ldrh	r2, [r7, #4]
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	6839      	ldr	r1, [r7, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff faf2 	bl	80005e8 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	3301      	adds	r3, #1
 800100a:	00db      	lsls	r3, r3, #3
 800100c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001010:	2140      	movs	r1, #64	@ 0x40
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff f8ee 	bl	80001f4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001018:	bf00      	nop
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	3301      	adds	r3, #1
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f898 	bl	800015c <WIZCHIP_READ>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f3      	bne.n	800101a <recv+0x142>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001032:	88bb      	ldrh	r3, [r7, #4]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3714      	adds	r7, #20
 8001038:	46bd      	mov	sp, r7
 800103a:	bd90      	pop	{r4, r7, pc}
 800103c:	20000064 	.word	0x20000064

08001040 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr

08001064 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr

08001070 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr

08001088 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	70fb      	strb	r3, [r7, #3]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	78fa      	ldrb	r2, [r7, #3]
 8001098:	701a      	strb	r2, [r3, #0]
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	2300      	movs	r3, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bc80      	pop	{r7}
 80010b0:	4770      	bx	lr

080010b2 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80010b2:	b480      	push	{r7}
 80010b4:	b083      	sub	sp, #12
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	4603      	mov	r3, r0
 80010ba:	71fb      	strb	r3, [r7, #7]
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr

080010c6 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
 80010ce:	460b      	mov	r3, r1
 80010d0:	807b      	strh	r3, [r7, #2]
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	807b      	strh	r3, [r7, #2]
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr
	...

080010f4 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <reg_wizchip_cs_cbfunc+0x16>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d106      	bne.n	8001118 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800110a:	4b09      	ldr	r3, [pc, #36]	@ (8001130 <reg_wizchip_cs_cbfunc+0x3c>)
 800110c:	4a09      	ldr	r2, [pc, #36]	@ (8001134 <reg_wizchip_cs_cbfunc+0x40>)
 800110e:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8001110:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <reg_wizchip_cs_cbfunc+0x3c>)
 8001112:	4a09      	ldr	r2, [pc, #36]	@ (8001138 <reg_wizchip_cs_cbfunc+0x44>)
 8001114:	619a      	str	r2, [r3, #24]
 8001116:	e006      	b.n	8001126 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8001118:	4a05      	ldr	r2, [pc, #20]	@ (8001130 <reg_wizchip_cs_cbfunc+0x3c>)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 800111e:	4a04      	ldr	r2, [pc, #16]	@ (8001130 <reg_wizchip_cs_cbfunc+0x3c>)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	6193      	str	r3, [r2, #24]
   }
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr
 8001130:	20000004 	.word	0x20000004
 8001134:	08001059 	.word	0x08001059
 8001138:	08001065 	.word	0x08001065

0800113c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001146:	bf00      	nop
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <reg_wizchip_spi_cbfunc+0x4c>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0f9      	beq.n	8001148 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d002      	beq.n	8001160 <reg_wizchip_spi_cbfunc+0x24>
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d106      	bne.n	800116e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8001160:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <reg_wizchip_spi_cbfunc+0x4c>)
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <reg_wizchip_spi_cbfunc+0x50>)
 8001164:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8001166:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <reg_wizchip_spi_cbfunc+0x4c>)
 8001168:	4a09      	ldr	r2, [pc, #36]	@ (8001190 <reg_wizchip_spi_cbfunc+0x54>)
 800116a:	621a      	str	r2, [r3, #32]
 800116c:	e006      	b.n	800117c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800116e:	4a06      	ldr	r2, [pc, #24]	@ (8001188 <reg_wizchip_spi_cbfunc+0x4c>)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8001174:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <reg_wizchip_spi_cbfunc+0x4c>)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	6213      	str	r3, [r2, #32]
   }
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	20000004 	.word	0x20000004
 800118c:	080010a5 	.word	0x080010a5
 8001190:	080010b3 	.word	0x080010b3

08001194 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800119e:	bf00      	nop
 80011a0:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d0f9      	beq.n	80011a0 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d002      	beq.n	80011b8 <reg_wizchip_spiburst_cbfunc+0x24>
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d106      	bne.n	80011c6 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80011b8:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80011ba:	4a0a      	ldr	r2, [pc, #40]	@ (80011e4 <reg_wizchip_spiburst_cbfunc+0x50>)
 80011bc:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80011be:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80011c0:	4a09      	ldr	r2, [pc, #36]	@ (80011e8 <reg_wizchip_spiburst_cbfunc+0x54>)
 80011c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80011c4:	e006      	b.n	80011d4 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80011c6:	4a06      	ldr	r2, [pc, #24]	@ (80011e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80011cc:	4a04      	ldr	r2, [pc, #16]	@ (80011e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000004 	.word	0x20000004
 80011e4:	080010c7 	.word	0x080010c7
 80011e8:	080010dd 	.word	0x080010dd

080011ec <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b087      	sub	sp, #28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	6039      	str	r1, [r7, #0]
 80011f6:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 80011fc:	2300      	movs	r3, #0
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	2300      	movs	r3, #0
 8001202:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	2b0f      	cmp	r3, #15
 8001208:	f200 80c5 	bhi.w	8001396 <ctlwizchip+0x1aa>
 800120c:	a201      	add	r2, pc, #4	@ (adr r2, 8001214 <ctlwizchip+0x28>)
 800120e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001212:	bf00      	nop
 8001214:	08001255 	.word	0x08001255
 8001218:	0800125b 	.word	0x0800125b
 800121c:	08001287 	.word	0x08001287
 8001220:	0800127b 	.word	0x0800127b
 8001224:	08001295 	.word	0x08001295
 8001228:	080012a1 	.word	0x080012a1
 800122c:	080012af 	.word	0x080012af
 8001230:	080012d5 	.word	0x080012d5
 8001234:	080012f7 	.word	0x080012f7
 8001238:	0800133b 	.word	0x0800133b
 800123c:	08001341 	.word	0x08001341
 8001240:	08001349 	.word	0x08001349
 8001244:	0800139d 	.word	0x0800139d
 8001248:	08001351 	.word	0x08001351
 800124c:	0800135f 	.word	0x0800135f
 8001250:	0800137b 	.word	0x0800137b
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8001254:	f000 f8aa 	bl	80013ac <wizchip_sw_reset>
         break;
 8001258:	e0a1      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d004      	beq.n	800126a <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	3308      	adds	r3, #8
 8001268:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f000 f8e7 	bl	8001444 <wizchip_init>
 8001276:	4603      	mov	r3, r0
 8001278:	e092      	b.n	80013a0 <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f96c 	bl	800155c <wizchip_clrinterrupt>
         break;
 8001284:	e08b      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8001286:	f000 f99d 	bl	80015c4 <wizchip_getinterrupt>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	801a      	strh	r2, [r3, #0]
         break;
 8001292:	e084      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f000 f9b8 	bl	800160e <wizchip_setinterruptmask>
         break;         
 800129e:	e07e      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80012a0:	f000 f9d0 	bl	8001644 <wizchip_getinterruptmask>
 80012a4:	4603      	mov	r3, r0
 80012a6:	461a      	mov	r2, r3
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	801a      	strh	r2, [r3, #0]
         break;
 80012ac:	e077      	b.n	800139e <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	0a1b      	lsrs	r3, r3, #8
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	4619      	mov	r1, r3
 80012ba:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80012be:	f7fe ff99 	bl	80001f4 <WIZCHIP_WRITE>
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	4619      	mov	r1, r3
 80012ca:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80012ce:	f7fe ff91 	bl	80001f4 <WIZCHIP_WRITE>
         break;
 80012d2:	e064      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 80012d4:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80012d8:	f7fe ff40 	bl	800015c <WIZCHIP_READ>
 80012dc:	4603      	mov	r3, r0
 80012de:	021b      	lsls	r3, r3, #8
 80012e0:	b29c      	uxth	r4, r3
 80012e2:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80012e6:	f7fe ff39 	bl	800015c <WIZCHIP_READ>
 80012ea:	4603      	mov	r3, r0
 80012ec:	4423      	add	r3, r4
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	801a      	strh	r2, [r3, #0]
         break;
 80012f4:	e053      	b.n	800139e <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 80012f6:	4b2c      	ldr	r3, [pc, #176]	@ (80013a8 <ctlwizchip+0x1bc>)
 80012f8:	789a      	ldrb	r2, [r3, #2]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	3301      	adds	r3, #1
 8001302:	4a29      	ldr	r2, [pc, #164]	@ (80013a8 <ctlwizchip+0x1bc>)
 8001304:	78d2      	ldrb	r2, [r2, #3]
 8001306:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	3302      	adds	r3, #2
 800130c:	4a26      	ldr	r2, [pc, #152]	@ (80013a8 <ctlwizchip+0x1bc>)
 800130e:	7912      	ldrb	r2, [r2, #4]
 8001310:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	3303      	adds	r3, #3
 8001316:	4a24      	ldr	r2, [pc, #144]	@ (80013a8 <ctlwizchip+0x1bc>)
 8001318:	7952      	ldrb	r2, [r2, #5]
 800131a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	3304      	adds	r3, #4
 8001320:	4a21      	ldr	r2, [pc, #132]	@ (80013a8 <ctlwizchip+0x1bc>)
 8001322:	7992      	ldrb	r2, [r2, #6]
 8001324:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	3305      	adds	r3, #5
 800132a:	4a1f      	ldr	r2, [pc, #124]	@ (80013a8 <ctlwizchip+0x1bc>)
 800132c:	79d2      	ldrb	r2, [r2, #7]
 800132e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	3306      	adds	r3, #6
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
         break;
 8001338:	e031      	b.n	800139e <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 800133a:	f000 f9d5 	bl	80016e8 <wizphy_reset>
         break;
 800133e:	e02e      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8001340:	6838      	ldr	r0, [r7, #0]
 8001342:	f000 f9f8 	bl	8001736 <wizphy_setphyconf>
         break;
 8001346:	e02a      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8001348:	6838      	ldr	r0, [r7, #0]
 800134a:	f000 fa37 	bl	80017bc <wizphy_getphyconf>
         break;
 800134e:	e026      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f000 fa9b 	bl	8001890 <wizphy_setphypmode>
 800135a:	4603      	mov	r3, r0
 800135c:	e020      	b.n	80013a0 <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 800135e:	f000 f9aa 	bl	80016b6 <wizphy_getphypmode>
 8001362:	4603      	mov	r3, r0
 8001364:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8001366:	7dfb      	ldrb	r3, [r7, #23]
 8001368:	2bff      	cmp	r3, #255	@ 0xff
 800136a:	d102      	bne.n	8001372 <ctlwizchip+0x186>
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
 8001370:	e016      	b.n	80013a0 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	7dfa      	ldrb	r2, [r7, #23]
 8001376:	701a      	strb	r2, [r3, #0]
         break;
 8001378:	e011      	b.n	800139e <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 800137a:	f000 f986 	bl	800168a <wizphy_getphylink>
 800137e:	4603      	mov	r3, r0
 8001380:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8001382:	7dfb      	ldrb	r3, [r7, #23]
 8001384:	2bff      	cmp	r3, #255	@ 0xff
 8001386:	d102      	bne.n	800138e <ctlwizchip+0x1a2>
 8001388:	f04f 33ff 	mov.w	r3, #4294967295
 800138c:	e008      	b.n	80013a0 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	7dfa      	ldrb	r2, [r7, #23]
 8001392:	701a      	strb	r2, [r3, #0]
         break;
 8001394:	e003      	b.n	800139e <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	e001      	b.n	80013a0 <ctlwizchip+0x1b4>
         break;
 800139c:	bf00      	nop
   }
   return 0;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	371c      	adds	r7, #28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd90      	pop	{r4, r7, pc}
 80013a8:	20000004 	.word	0x20000004

080013ac <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2206      	movs	r2, #6
 80013b6:	4619      	mov	r1, r3
 80013b8:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80013bc:	f7fe ff68 	bl	8000290 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	2204      	movs	r2, #4
 80013c6:	4619      	mov	r1, r3
 80013c8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80013cc:	f7fe ff60 	bl	8000290 <WIZCHIP_READ_BUF>
 80013d0:	f107 0310 	add.w	r3, r7, #16
 80013d4:	2204      	movs	r2, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80013dc:	f7fe ff58 	bl	8000290 <WIZCHIP_READ_BUF>
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	2204      	movs	r2, #4
 80013e6:	4619      	mov	r1, r3
 80013e8:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80013ec:	f7fe ff50 	bl	8000290 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80013f0:	2180      	movs	r1, #128	@ 0x80
 80013f2:	2000      	movs	r0, #0
 80013f4:	f7fe fefe 	bl	80001f4 <WIZCHIP_WRITE>
   getMR(); // for delay
 80013f8:	2000      	movs	r0, #0
 80013fa:	f7fe feaf 	bl	800015c <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2206      	movs	r2, #6
 8001402:	4619      	mov	r1, r3
 8001404:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001408:	f7fe ffa2 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	2204      	movs	r2, #4
 8001412:	4619      	mov	r1, r3
 8001414:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001418:	f7fe ff9a 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	2204      	movs	r2, #4
 8001422:	4619      	mov	r1, r3
 8001424:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8001428:	f7fe ff92 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 800142c:	f107 030c 	add.w	r3, r7, #12
 8001430:	2204      	movs	r2, #4
 8001432:	4619      	mov	r1, r3
 8001434:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001438:	f7fe ff8a 	bl	8000350 <WIZCHIP_WRITE_BUF>
}
 800143c:	bf00      	nop
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8001452:	f7ff ffab 	bl	80013ac <wizchip_sw_reset>
   if(txsize)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d03b      	beq.n	80014d4 <wizchip_init+0x90>
   {
      tmp = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]
 8001464:	e015      	b.n	8001492 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8001466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	781a      	ldrb	r2, [r3, #0]
 8001470:	7bbb      	ldrb	r3, [r7, #14]
 8001472:	4413      	add	r3, r2
 8001474:	b2db      	uxtb	r3, r3
 8001476:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8001478:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800147c:	2b10      	cmp	r3, #16
 800147e:	dd02      	ble.n	8001486 <wizchip_init+0x42>
 8001480:	f04f 33ff 	mov.w	r3, #4294967295
 8001484:	e066      	b.n	8001554 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800148a:	b2db      	uxtb	r3, r3
 800148c:	3301      	adds	r3, #1
 800148e:	b2db      	uxtb	r3, r3
 8001490:	73fb      	strb	r3, [r7, #15]
 8001492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001496:	2b07      	cmp	r3, #7
 8001498:	dde5      	ble.n	8001466 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800149a:	2300      	movs	r3, #0
 800149c:	73fb      	strb	r3, [r7, #15]
 800149e:	e015      	b.n	80014cc <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80014a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	3301      	adds	r3, #1
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80014ae:	4618      	mov	r0, r3
 80014b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	4413      	add	r3, r2
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4619      	mov	r1, r3
 80014bc:	f7fe fe9a 	bl	80001f4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80014c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	3301      	adds	r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	73fb      	strb	r3, [r7, #15]
 80014cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d0:	2b07      	cmp	r3, #7
 80014d2:	dde5      	ble.n	80014a0 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d03b      	beq.n	8001552 <wizchip_init+0x10e>
   {
      tmp = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80014de:	2300      	movs	r3, #0
 80014e0:	73fb      	strb	r3, [r7, #15]
 80014e2:	e015      	b.n	8001510 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80014e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	4413      	add	r3, r2
 80014ec:	781a      	ldrb	r2, [r3, #0]
 80014ee:	7bbb      	ldrb	r3, [r7, #14]
 80014f0:	4413      	add	r3, r2
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80014f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80014fa:	2b10      	cmp	r3, #16
 80014fc:	dd02      	ble.n	8001504 <wizchip_init+0xc0>
 80014fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001502:	e027      	b.n	8001554 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	3301      	adds	r3, #1
 800150c:	b2db      	uxtb	r3, r3
 800150e:	73fb      	strb	r3, [r7, #15]
 8001510:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001514:	2b07      	cmp	r3, #7
 8001516:	dde5      	ble.n	80014e4 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001518:	2300      	movs	r3, #0
 800151a:	73fb      	strb	r3, [r7, #15]
 800151c:	e015      	b.n	800154a <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800151e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	3301      	adds	r3, #1
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 800152c:	4618      	mov	r0, r3
 800152e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	4413      	add	r3, r2
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4619      	mov	r1, r3
 800153a:	f7fe fe5b 	bl	80001f4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800153e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	3301      	adds	r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	73fb      	strb	r3, [r7, #15]
 800154a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154e:	2b07      	cmp	r3, #7
 8001550:	dde5      	ble.n	800151e <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8001552:	2300      	movs	r3, #0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3710      	adds	r7, #16
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8001566:	88fb      	ldrh	r3, [r7, #6]
 8001568:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	b29b      	uxth	r3, r3
 8001570:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	f023 030f 	bic.w	r3, r3, #15
 8001578:	b2db      	uxtb	r3, r3
 800157a:	4619      	mov	r1, r3
 800157c:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8001580:	f7fe fe38 	bl	80001f4 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	e014      	b.n	80015b4 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 800158a:	7bba      	ldrb	r2, [r7, #14]
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	fa42 f303 	asr.w	r3, r2, r3
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b00      	cmp	r3, #0
 8001598:	d009      	beq.n	80015ae <wizchip_clrinterrupt+0x52>
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	3301      	adds	r3, #1
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80015a6:	211f      	movs	r1, #31
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7fe fe23 	bl	80001f4 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	3301      	adds	r3, #1
 80015b2:	73fb      	strb	r3, [r7, #15]
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	2b07      	cmp	r3, #7
 80015b8:	d9e7      	bls.n	800158a <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80015ba:	bf00      	nop
 80015bc:	bf00      	nop
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 80015d6:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80015da:	f7fe fdbf 	bl	800015c <WIZCHIP_READ>
 80015de:	4603      	mov	r3, r0
 80015e0:	f023 030f 	bic.w	r3, r3, #15
 80015e4:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80015e6:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 80015ea:	f7fe fdb7 	bl	800015c <WIZCHIP_READ>
 80015ee:	4603      	mov	r3, r0
 80015f0:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80015f2:	79bb      	ldrb	r3, [r7, #6]
 80015f4:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80015f6:	88bb      	ldrh	r3, [r7, #4]
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	4413      	add	r3, r2
 8001602:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8001604:	88bb      	ldrh	r3, [r7, #4]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b084      	sub	sp, #16
 8001612:	af00      	add	r7, sp, #0
 8001614:	4603      	mov	r3, r0
 8001616:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8001618:	88fb      	ldrh	r3, [r7, #6]
 800161a:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	0a1b      	lsrs	r3, r3, #8
 8001620:	b29b      	uxth	r3, r3
 8001622:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8001624:	7bfb      	ldrb	r3, [r7, #15]
 8001626:	4619      	mov	r1, r3
 8001628:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800162c:	f7fe fde2 	bl	80001f4 <WIZCHIP_WRITE>
   setSIMR(simr);
 8001630:	7bbb      	ldrb	r3, [r7, #14]
 8001632:	4619      	mov	r1, r3
 8001634:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8001638:	f7fe fddc 	bl	80001f4 <WIZCHIP_WRITE>
#endif   
}
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8001656:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800165a:	f7fe fd7f 	bl	800015c <WIZCHIP_READ>
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8001662:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8001666:	f7fe fd79 	bl	800015c <WIZCHIP_READ>
 800166a:	4603      	mov	r3, r0
 800166c:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 800166e:	79bb      	ldrb	r3, [r7, #6]
 8001670:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8001672:	88bb      	ldrh	r3, [r7, #4]
 8001674:	021b      	lsls	r3, r3, #8
 8001676:	b29a      	uxth	r2, r3
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	b29b      	uxth	r3, r3
 800167c:	4413      	add	r3, r2
 800167e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8001680:	88bb      	ldrh	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8001690:	2300      	movs	r3, #0
 8001692:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8001694:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8001698:	f7fe fd60 	bl	800015c <WIZCHIP_READ>
 800169c:	4603      	mov	r3, r0
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80016a6:	2301      	movs	r3, #1
 80016a8:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b082      	sub	sp, #8
 80016ba:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80016c0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80016c4:	f7fe fd4a 	bl	800015c <WIZCHIP_READ>
 80016c8:	4603      	mov	r3, r0
 80016ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016ce:	2b30      	cmp	r3, #48	@ 0x30
 80016d0:	d102      	bne.n	80016d8 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80016d2:	2301      	movs	r3, #1
 80016d4:	71fb      	strb	r3, [r7, #7]
 80016d6:	e001      	b.n	80016dc <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80016d8:	2300      	movs	r3, #0
 80016da:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80016dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80016ee:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80016f2:	f7fe fd33 	bl	800015c <WIZCHIP_READ>
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001700:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	4619      	mov	r1, r3
 8001706:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800170a:	f7fe fd73 	bl	80001f4 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 800170e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8001712:	f7fe fd23 	bl	800015c <WIZCHIP_READ>
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001720:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	4619      	mov	r1, r3
 8001726:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800172a:	f7fe fd63 	bl	80001f4 <WIZCHIP_WRITE>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b084      	sub	sp, #16
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d104      	bne.n	8001754 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001750:	73fb      	strb	r3, [r7, #15]
 8001752:	e003      	b.n	800175c <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800175a:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	785b      	ldrb	r3, [r3, #1]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d104      	bne.n	800176e <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800176a:	73fb      	strb	r3, [r7, #15]
 800176c:	e019      	b.n	80017a2 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	78db      	ldrb	r3, [r3, #3]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d10d      	bne.n	8001792 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	789b      	ldrb	r3, [r3, #2]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d104      	bne.n	8001788 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	f043 0318 	orr.w	r3, r3, #24
 8001784:	73fb      	strb	r3, [r7, #15]
 8001786:	e00c      	b.n	80017a2 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	f043 0308 	orr.w	r3, r3, #8
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	e007      	b.n	80017a2 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	789b      	ldrb	r3, [r3, #2]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d103      	bne.n	80017a2 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	f043 0310 	orr.w	r3, r3, #16
 80017a0:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	4619      	mov	r1, r3
 80017a6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80017aa:	f7fe fd23 	bl	80001f4 <WIZCHIP_WRITE>
   wizphy_reset();
 80017ae:	f7ff ff9b 	bl	80016e8 <wizphy_reset>
}
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80017c8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80017cc:	f7fe fcc6 	bl	800015c <WIZCHIP_READ>
 80017d0:	4603      	mov	r3, r0
 80017d2:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
 80017d6:	119b      	asrs	r3, r3, #6
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017ea:	2b20      	cmp	r3, #32
 80017ec:	d001      	beq.n	80017f2 <wizphy_getphyconf+0x36>
 80017ee:	2b38      	cmp	r3, #56	@ 0x38
 80017f0:	d103      	bne.n	80017fa <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2201      	movs	r2, #1
 80017f6:	705a      	strb	r2, [r3, #1]
         break;
 80017f8:	e003      	b.n	8001802 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	705a      	strb	r2, [r3, #1]
         break;
 8001800:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001808:	3b10      	subs	r3, #16
 800180a:	2b10      	cmp	r3, #16
 800180c:	bf8c      	ite	hi
 800180e:	2201      	movhi	r2, #1
 8001810:	2200      	movls	r2, #0
 8001812:	b2d2      	uxtb	r2, r2
 8001814:	2a00      	cmp	r2, #0
 8001816:	d10f      	bne.n	8001838 <wizphy_getphyconf+0x7c>
 8001818:	4a1b      	ldr	r2, [pc, #108]	@ (8001888 <wizphy_getphyconf+0xcc>)
 800181a:	fa22 f303 	lsr.w	r3, r2, r3
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b00      	cmp	r3, #0
 8001824:	bf14      	ite	ne
 8001826:	2301      	movne	r3, #1
 8001828:	2300      	moveq	r3, #0
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	d003      	beq.n	8001838 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	709a      	strb	r2, [r3, #2]
         break;
 8001836:	e003      	b.n	8001840 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	709a      	strb	r2, [r3, #2]
         break;
 800183e:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001846:	3b08      	subs	r3, #8
 8001848:	2b18      	cmp	r3, #24
 800184a:	bf8c      	ite	hi
 800184c:	2201      	movhi	r2, #1
 800184e:	2200      	movls	r2, #0
 8001850:	b2d2      	uxtb	r2, r2
 8001852:	2a00      	cmp	r2, #0
 8001854:	d10f      	bne.n	8001876 <wizphy_getphyconf+0xba>
 8001856:	4a0d      	ldr	r2, [pc, #52]	@ (800188c <wizphy_getphyconf+0xd0>)
 8001858:	fa22 f303 	lsr.w	r3, r2, r3
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	2b00      	cmp	r3, #0
 8001862:	bf14      	ite	ne
 8001864:	2301      	movne	r3, #1
 8001866:	2300      	moveq	r3, #0
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2201      	movs	r2, #1
 8001872:	70da      	strb	r2, [r3, #3]
         break;
 8001874:	e003      	b.n	800187e <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	70da      	strb	r2, [r3, #3]
         break;
 800187c:	bf00      	nop
   }
}
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	00010101 	.word	0x00010101
 800188c:	01010001 	.word	0x01010001

08001890 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 800189e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80018a2:	f7fe fc5b 	bl	800015c <WIZCHIP_READ>
 80018a6:	4603      	mov	r3, r0
 80018a8:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d102      	bne.n	80018ba <wizphy_setphypmode+0x2a>
 80018b4:	f04f 33ff 	mov.w	r3, #4294967295
 80018b8:	e030      	b.n	800191c <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80018c0:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d104      	bne.n	80018d2 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80018ce:	73fb      	strb	r3, [r7, #15]
 80018d0:	e003      	b.n	80018da <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80018d8:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	4619      	mov	r1, r3
 80018de:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80018e2:	f7fe fc87 	bl	80001f4 <WIZCHIP_WRITE>
   wizphy_reset();
 80018e6:	f7ff feff 	bl	80016e8 <wizphy_reset>
   tmp = getPHYCFGR();
 80018ea:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80018ee:	f7fe fc35 	bl	800015c <WIZCHIP_READ>
 80018f2:	4603      	mov	r3, r0
 80018f4:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d106      	bne.n	800190a <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 80018fc:	7bfb      	ldrb	r3, [r7, #15]
 80018fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001902:	2b00      	cmp	r3, #0
 8001904:	d008      	beq.n	8001918 <wizphy_setphypmode+0x88>
 8001906:	2300      	movs	r3, #0
 8001908:	e008      	b.n	800191c <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <wizphy_setphypmode+0x88>
 8001914:	2300      	movs	r3, #0
 8001916:	e001      	b.n	800191c <wizphy_setphypmode+0x8c>
   }
   return -1;
 8001918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800191c:	4618      	mov	r0, r3
 800191e:	3710      	adds	r7, #16
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2206      	movs	r2, #6
 8001930:	4619      	mov	r1, r3
 8001932:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001936:	f7fe fd0b 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	330e      	adds	r3, #14
 800193e:	2204      	movs	r2, #4
 8001940:	4619      	mov	r1, r3
 8001942:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001946:	f7fe fd03 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	330a      	adds	r3, #10
 800194e:	2204      	movs	r2, #4
 8001950:	4619      	mov	r1, r3
 8001952:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8001956:	f7fe fcfb 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	3306      	adds	r3, #6
 800195e:	2204      	movs	r2, #4
 8001960:	4619      	mov	r1, r3
 8001962:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001966:	f7fe fcf3 	bl	8000350 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	7c9a      	ldrb	r2, [r3, #18]
 800196e:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <wizchip_setnetinfo+0x78>)
 8001970:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	7cda      	ldrb	r2, [r3, #19]
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <wizchip_setnetinfo+0x78>)
 8001978:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	7d1a      	ldrb	r2, [r3, #20]
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <wizchip_setnetinfo+0x78>)
 8001980:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	7d5a      	ldrb	r2, [r3, #21]
 8001986:	4b05      	ldr	r3, [pc, #20]	@ (800199c <wizchip_setnetinfo+0x78>)
 8001988:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	7d9a      	ldrb	r2, [r3, #22]
 800198e:	4b04      	ldr	r3, [pc, #16]	@ (80019a0 <wizchip_setnetinfo+0x7c>)
 8001990:	701a      	strb	r2, [r3, #0]
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000084 	.word	0x20000084
 80019a0:	20000088 	.word	0x20000088

080019a4 <csLOW>:
#include "main.h"
#include "W25Qxx.h"

uint8_t tempBytes[4];
void csLOW(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_W25_GPIO_Port, CS_W25_Pin, GPIO_PIN_RESET);
 80019a8:	2200      	movs	r2, #0
 80019aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019ae:	4802      	ldr	r0, [pc, #8]	@ (80019b8 <csLOW+0x14>)
 80019b0:	f005 f8f1 	bl	8006b96 <HAL_GPIO_WritePin>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40010c00 	.word	0x40010c00

080019bc <csHIGH>:
void csHIGH(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_W25_GPIO_Port, CS_W25_Pin, GPIO_PIN_SET);
 80019c0:	2201      	movs	r2, #1
 80019c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019c6:	4802      	ldr	r0, [pc, #8]	@ (80019d0 <csHIGH+0x14>)
 80019c8:	f005 f8e5 	bl	8006b96 <HAL_GPIO_WritePin>
}
 80019cc:	bf00      	nop
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40010c00 	.word	0x40010c00

080019d4 <W25Q_delay>:
void W25Q_delay(uint32_t time)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
	HAL_Delay(time);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f003 fa7b 	bl	8004ed8 <HAL_Delay>
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <SPI_Write>:
void SPI_Write(uint8_t *data, uint16_t len)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	460b      	mov	r3, r1
 80019f6:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&W25Q_SPI, data, len, 2000);
 80019f8:	887a      	ldrh	r2, [r7, #2]
 80019fa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4803      	ldr	r0, [pc, #12]	@ (8001a10 <SPI_Write+0x24>)
 8001a02:	f005 fdfb 	bl	80075fc <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&W25Q_SPI, data, len);
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000128 	.word	0x20000128

08001a14 <SPI_Read>:
void SPI_Read(uint8_t *data, uint16_t len)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&W25Q_SPI, data, len, 5000);
 8001a20:	887a      	ldrh	r2, [r7, #2]
 8001a22:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4803      	ldr	r0, [pc, #12]	@ (8001a38 <SPI_Read+0x24>)
 8001a2a:	f005 ff2b 	bl	8007884 <HAL_SPI_Receive>
//	HAL_SPI_Receive_DMA(&W25Q_SPI, data, len);
}
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000128 	.word	0x20000128

08001a3c <W25Q_WaitForWriteEnd>:
//	uint8_t	ret;
//	HAL_SPI_TransmitReceive(&W25Q_SPI,&Data,&ret,1,100);
//	return ret;
//}
void W25Q_WaitForWriteEnd(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
	uint8_t w25q_stt;
	uint8_t tData = 0x05;
 8001a42:	2305      	movs	r3, #5
 8001a44:	71bb      	strb	r3, [r7, #6]
	W25Q_delay(1);
 8001a46:	2001      	movs	r0, #1
 8001a48:	f7ff ffc4 	bl	80019d4 <W25Q_delay>

	csLOW();
 8001a4c:	f7ff ffaa 	bl	80019a4 <csLOW>
	HAL_SPI_Transmit(&W25Q_SPI, &tData, 1, 1000);
 8001a50:	1db9      	adds	r1, r7, #6
 8001a52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a56:	2201      	movs	r2, #1
 8001a58:	480b      	ldr	r0, [pc, #44]	@ (8001a88 <W25Q_WaitForWriteEnd+0x4c>)
 8001a5a:	f005 fdcf 	bl	80075fc <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&W25Q_SPI, &tData, 1);
	do
	{
		HAL_SPI_Receive(&W25Q_SPI, &w25q_stt, 1, 1000);
 8001a5e:	1df9      	adds	r1, r7, #7
 8001a60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a64:	2201      	movs	r2, #1
 8001a66:	4808      	ldr	r0, [pc, #32]	@ (8001a88 <W25Q_WaitForWriteEnd+0x4c>)
 8001a68:	f005 ff0c 	bl	8007884 <HAL_SPI_Receive>
//		HAL_SPI_Receive_DMA(&W25Q_SPI, &w25q_stt, 1);
		W25Q_delay(1);
 8001a6c:	2001      	movs	r0, #1
 8001a6e:	f7ff ffb1 	bl	80019d4 <W25Q_delay>
	}
	while ((w25q_stt & 0x01) == 0x01);
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1f0      	bne.n	8001a5e <W25Q_WaitForWriteEnd+0x22>
	csHIGH();
 8001a7c:	f7ff ff9e 	bl	80019bc <csHIGH>
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20000128 	.word	0x20000128

08001a8c <W25Q_Reset>:
void W25Q_Reset (void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
	uint8_t tData[2];
	tData[0] = 0x66; //  enable reset
 8001a92:	2366      	movs	r3, #102	@ 0x66
 8001a94:	713b      	strb	r3, [r7, #4]
	tData[1] = 0x99; //reset
 8001a96:	2399      	movs	r3, #153	@ 0x99
 8001a98:	717b      	strb	r3, [r7, #5]
	csLOW();
 8001a9a:	f7ff ff83 	bl	80019a4 <csLOW>
	HAL_SPI_Transmit(&W25Q_SPI, tData, 2, 1000);
 8001a9e:	1d39      	adds	r1, r7, #4
 8001aa0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	4804      	ldr	r0, [pc, #16]	@ (8001ab8 <W25Q_Reset+0x2c>)
 8001aa8:	f005 fda8 	bl	80075fc <HAL_SPI_Transmit>
	csHIGH();
 8001aac:	f7ff ff86 	bl	80019bc <csHIGH>
}
 8001ab0:	bf00      	nop
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000128 	.word	0x20000128

08001abc <W25Q_FastRead>:
	}
	SPI_Read(rData, size);
	csHIGH();
}
void W25Q_FastRead(uint32_t startPage, uint8_t offset, uint32_t size, uint8_t *rData)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b088      	sub	sp, #32
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	607a      	str	r2, [r7, #4]
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	72fb      	strb	r3, [r7, #11]
	uint8_t tData[6];
	uint32_t memAddr = (startPage*256) + offset;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	021a      	lsls	r2, r3, #8
 8001ad0:	7afb      	ldrb	r3, [r7, #11]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	61fb      	str	r3, [r7, #28]
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x0B;// enable fast read
 8001ad6:	230b      	movs	r3, #11
 8001ad8:	753b      	strb	r3, [r7, #20]
		tData[1] = (memAddr>>16)&0xFF;// MSB addr
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	0c1b      	lsrs	r3, r3, #16
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	757b      	strb	r3, [r7, #21]
		tData[2] = (memAddr>>8)&0xFF;
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	0a1b      	lsrs	r3, r3, #8
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	75bb      	strb	r3, [r7, #22]
		tData[3] = (memAddr>>0)&0xFF;// LSB addr
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	75fb      	strb	r3, [r7, #23]
		tData[4] = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	763b      	strb	r3, [r7, #24]
		tData[2] = (memAddr>>16)&0xFF;
		tData[3] = (memAddr>>8)&0xFF;// LSB addr;
		tData[4] = (memAddr>>0)&0xFF;// LSB addr
		tData[5] = 0;
	}
	csLOW();
 8001af4:	f7ff ff56 	bl	80019a4 <csLOW>
	if (numBLOCK<1024)// size < 512mb
	{
		SPI_Write(tData, 5);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	2105      	movs	r1, #5
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff ff74 	bl	80019ec <SPI_Write>
	} else
	{
		SPI_Write(tData, 6);
	}
	SPI_Read(rData, size);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	4619      	mov	r1, r3
 8001b0a:	6838      	ldr	r0, [r7, #0]
 8001b0c:	f7ff ff82 	bl	8001a14 <SPI_Read>
	csHIGH();
 8001b10:	f7ff ff54 	bl	80019bc <csHIGH>
}
 8001b14:	bf00      	nop
 8001b16:	3720      	adds	r7, #32
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <W25Q_FastRead_address>:

void W25Q_FastRead_address(uint32_t memAddr, uint32_t size, uint8_t *rData)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
	uint8_t tData[6];
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x0B;// enable fast read
 8001b28:	230b      	movs	r3, #11
 8001b2a:	743b      	strb	r3, [r7, #16]
		tData[1] = (memAddr>>16)&0xFF;// MSB addr
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	0c1b      	lsrs	r3, r3, #16
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	747b      	strb	r3, [r7, #17]
		tData[2] = (memAddr>>8)&0xFF;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	0a1b      	lsrs	r3, r3, #8
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	74bb      	strb	r3, [r7, #18]
		tData[3] = (memAddr>>0)&0xFF;// LSB addr
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	74fb      	strb	r3, [r7, #19]
		tData[4] = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	753b      	strb	r3, [r7, #20]
		tData[2] = (memAddr>>16)&0xFF;
		tData[3] = (memAddr>>8)&0xFF;// LSB addr;
		tData[4] = (memAddr>>0)&0xFF;// LSB addr
		tData[5] = 0;
	}
	csLOW();
 8001b46:	f7ff ff2d 	bl	80019a4 <csLOW>
	if (numBLOCK<1024)// size < 512mb
	{
		SPI_Write(tData, 5);
 8001b4a:	f107 0310 	add.w	r3, r7, #16
 8001b4e:	2105      	movs	r1, #5
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff4b 	bl	80019ec <SPI_Write>
	} else
	{
		SPI_Write(tData, 6);
	}
	SPI_Read(rData, size);
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ff59 	bl	8001a14 <SPI_Read>
	csHIGH();
 8001b62:	f7ff ff2b 	bl	80019bc <csHIGH>
}
 8001b66:	bf00      	nop
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <write_enable>:


void write_enable(void)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
	uint8_t tData = 0x06; // enable write
 8001b74:	2306      	movs	r3, #6
 8001b76:	71fb      	strb	r3, [r7, #7]
	csLOW();
 8001b78:	f7ff ff14 	bl	80019a4 <csLOW>
	SPI_Write(&tData, 1);
 8001b7c:	1dfb      	adds	r3, r7, #7
 8001b7e:	2101      	movs	r1, #1
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff ff33 	bl	80019ec <SPI_Write>
	csHIGH();
 8001b86:	f7ff ff19 	bl	80019bc <csHIGH>
	W25Q_delay(1);
 8001b8a:	2001      	movs	r0, #1
 8001b8c:	f7ff ff22 	bl	80019d4 <W25Q_delay>
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <write_disable>:
void write_disable(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
	uint8_t tData = 0x04; // disable write
 8001b9e:	2304      	movs	r3, #4
 8001ba0:	71fb      	strb	r3, [r7, #7]
	csLOW();
 8001ba2:	f7ff feff 	bl	80019a4 <csLOW>
	SPI_Write(&tData, 1);
 8001ba6:	1dfb      	adds	r3, r7, #7
 8001ba8:	2101      	movs	r1, #1
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff ff1e 	bl	80019ec <SPI_Write>
	csHIGH();
 8001bb0:	f7ff ff04 	bl	80019bc <csHIGH>
	W25Q_delay(1);
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	f7ff ff0d 	bl	80019d4 <W25Q_delay>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <W25Q_EraseChip>:
{
	if ((size+offset)<4096) return size;
	else return 4096-offset;
}
void W25Q_EraseChip(void)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
	uint8_t tData = 0xC7;
 8001bc8:	23c7      	movs	r3, #199	@ 0xc7
 8001bca:	71fb      	strb	r3, [r7, #7]
	write_enable();
 8001bcc:	f7ff ffcf 	bl	8001b6e <write_enable>
	csLOW();
 8001bd0:	f7ff fee8 	bl	80019a4 <csLOW>
	SPI_Write(&tData, 1);
 8001bd4:	1dfb      	adds	r3, r7, #7
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff07 	bl	80019ec <SPI_Write>
	csHIGH();
 8001bde:	f7ff feed 	bl	80019bc <csHIGH>
	W25Q_WaitForWriteEnd();
 8001be2:	f7ff ff2b 	bl	8001a3c <W25Q_WaitForWriteEnd>
	W25Q_delay(5);
 8001be6:	2005      	movs	r0, #5
 8001be8:	f7ff fef4 	bl	80019d4 <W25Q_delay>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <W25Q_Erase_Sector>:
void W25Q_Erase_Sector (uint16_t numsector)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	80fb      	strh	r3, [r7, #6]
	uint8_t tData[6];
	uint32_t memAddr = numsector*16*256; // mi sector c 16 page * 256 byte
 8001bfe:	88fb      	ldrh	r3, [r7, #6]
 8001c00:	031b      	lsls	r3, r3, #12
 8001c02:	617b      	str	r3, [r7, #20]
	W25Q_WaitForWriteEnd();
 8001c04:	f7ff ff1a 	bl	8001a3c <W25Q_WaitForWriteEnd>
	write_enable();
 8001c08:	f7ff ffb1 	bl	8001b6e <write_enable>
	if (numBLOCK<512)
	{
		tData[0] = 0x20;//Erase sector
 8001c0c:	2320      	movs	r3, #32
 8001c0e:	733b      	strb	r3, [r7, #12]
		tData[1] = (memAddr>>16)&0xFF;// MSB addr
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	0c1b      	lsrs	r3, r3, #16
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	737b      	strb	r3, [r7, #13]
		tData[2] = (memAddr>>8)&0xFF;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	73bb      	strb	r3, [r7, #14]
		tData[3] = (memAddr>>0)&0xFF;// LSB addr
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	73fb      	strb	r3, [r7, #15]
		csLOW();
 8001c26:	f7ff febd 	bl	80019a4 <csLOW>
		SPI_Write(tData, 4);
 8001c2a:	f107 030c 	add.w	r3, r7, #12
 8001c2e:	2104      	movs	r1, #4
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fedb 	bl	80019ec <SPI_Write>
		csHIGH();
 8001c36:	f7ff fec1 	bl	80019bc <csHIGH>
		tData[4] = (memAddr>>0)&0xFF;// LSB addr
		csLOW();
		SPI_Write(tData, 5);
		csHIGH();
	}
	W25Q_WaitForWriteEnd();
 8001c3a:	f7ff feff 	bl	8001a3c <W25Q_WaitForWriteEnd>
	write_disable();
 8001c3e:	f7ff ffab 	bl	8001b98 <write_disable>
}
 8001c42:	bf00      	nop
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <W25Q_Read_Byte>:
		dataindx = dataindx + bytesRemaining;
		size = size - bytesRemaining;
	}
}
uint8_t W25Q_Read_Byte(uint32_t Addr)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b086      	sub	sp, #24
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
	uint8_t tData[5];
	uint8_t rData;
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x03;// enable read
 8001c52:	2303      	movs	r3, #3
 8001c54:	743b      	strb	r3, [r7, #16]
		tData[1] = (Addr>>16)&0xFF;// MSB addr
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	0c1b      	lsrs	r3, r3, #16
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	747b      	strb	r3, [r7, #17]
		tData[2] = (Addr>>8)&0xFF;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	74bb      	strb	r3, [r7, #18]
		tData[3] = (Addr>>0)&0xFF;// LSB addr
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	74fb      	strb	r3, [r7, #19]
		tData[1] = (Addr>>24)&0xFF;// MSB addr
		tData[2] = (Addr>>16)&0xFF;
		tData[3] = (Addr>>8)&0xFF;// LSB addr;
		tData[4] = (Addr>>0)&0xFF;// LSB addr
	}
	csLOW();
 8001c6c:	f7ff fe9a 	bl	80019a4 <csLOW>
	if (numBLOCK<1024)// size < 512mb
	{
		SPI_Write(tData, 4);
 8001c70:	f107 0310 	add.w	r3, r7, #16
 8001c74:	2104      	movs	r1, #4
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff feb8 	bl	80019ec <SPI_Write>
	} else
	{
		SPI_Write(tData, 5);
	}
	SPI_Read(&rData, 1);
 8001c7c:	f107 030f 	add.w	r3, r7, #15
 8001c80:	2101      	movs	r1, #1
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff fec6 	bl	8001a14 <SPI_Read>
	csHIGH();
 8001c88:	f7ff fe98 	bl	80019bc <csHIGH>
	return rData;
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <W25Q_Write_Nbytes>:
		W25Q_WaitForWriteEnd();
		write_disable();
	}
}
void W25Q_Write_Nbytes(uint32_t Addr, uint8_t *data, uint32_t len)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b0c8      	sub	sp, #288	@ 0x120
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ca0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001ca4:	6018      	str	r0, [r3, #0]
 8001ca6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001caa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001cae:	6019      	str	r1, [r3, #0]
 8001cb0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cb4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001cb8:	601a      	str	r2, [r3, #0]
	uint8_t tData[266];
	uint8_t indx;
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x02;// enable read
 8001cba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cbe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	701a      	strb	r2, [r3, #0]
		tData[1] = (Addr>>16)&0xFF;// MSB addr
 8001cc6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cca:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	0c1b      	lsrs	r3, r3, #16
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cd8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001cdc:	705a      	strb	r2, [r3, #1]
		tData[2] = (Addr>>8)&0xFF;
 8001cde:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ce2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cf0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001cf4:	709a      	strb	r2, [r3, #2]
		tData[3] = (Addr>>0)&0xFF;// LSB addr
 8001cf6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cfa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d06:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d0a:	70da      	strb	r2, [r3, #3]
		indx = 4;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
		tData[2] = (Addr>>16)&0xFF;
		tData[3] = (Addr>>8)&0xFF;// LSB addr;
		tData[4] = (Addr>>0)&0xFF;// LSB addr
		indx = 5;
	}
	uint16_t bytestosend = len + indx;
 8001d12:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d1c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	4413      	add	r3, r2
 8001d26:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
	for (uint16_t i=0; i<len; i++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
 8001d30:	e018      	b.n	8001d64 <W25Q_Write_Nbytes+0xce>
	{
		tData[indx++] = data[i];
 8001d32:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001d36:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001d3a:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	441a      	add	r2, r3
 8001d42:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001d46:	1c59      	adds	r1, r3, #1
 8001d48:	f887 111f 	strb.w	r1, [r7, #287]	@ 0x11f
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	7812      	ldrb	r2, [r2, #0]
 8001d50:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d54:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d58:	545a      	strb	r2, [r3, r1]
	for (uint16_t i=0; i<len; i++)
 8001d5a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001d5e:	3301      	adds	r3, #1
 8001d60:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
 8001d64:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001d68:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001d6c:	f5a2 728e 	sub.w	r2, r2, #284	@ 0x11c
 8001d70:	6812      	ldr	r2, [r2, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d8dd      	bhi.n	8001d32 <W25Q_Write_Nbytes+0x9c>
	}
	if (W25Q_Read_Byte(Addr) == 0xFF)
 8001d76:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d7a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d7e:	6818      	ldr	r0, [r3, #0]
 8001d80:	f7ff ff63 	bl	8001c4a <W25Q_Read_Byte>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2bff      	cmp	r3, #255	@ 0xff
 8001d88:	d12b      	bne.n	8001de2 <W25Q_Write_Nbytes+0x14c>
	{
		write_enable();
 8001d8a:	f7ff fef0 	bl	8001b6e <write_enable>
		if (bytestosend > 250)
 8001d8e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8001d92:	2bfa      	cmp	r3, #250	@ 0xfa
 8001d94:	d915      	bls.n	8001dc2 <W25Q_Write_Nbytes+0x12c>
		{
			csLOW();
 8001d96:	f7ff fe05 	bl	80019a4 <csLOW>
			SPI_Write(tData, 100);
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	2164      	movs	r1, #100	@ 0x64
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff fe23 	bl	80019ec <SPI_Write>
			SPI_Write(tData+100, bytestosend-100);
 8001da6:	f107 0310 	add.w	r3, r7, #16
 8001daa:	3364      	adds	r3, #100	@ 0x64
 8001dac:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001db0:	3a64      	subs	r2, #100	@ 0x64
 8001db2:	b292      	uxth	r2, r2
 8001db4:	4611      	mov	r1, r2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fe18 	bl	80019ec <SPI_Write>
			csHIGH();
 8001dbc:	f7ff fdfe 	bl	80019bc <csHIGH>
 8001dc0:	e00b      	b.n	8001dda <W25Q_Write_Nbytes+0x144>
		} else
		{
			csLOW();
 8001dc2:	f7ff fdef 	bl	80019a4 <csLOW>
			SPI_Write(tData, bytestosend);
 8001dc6:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001dca:	f107 0310 	add.w	r3, r7, #16
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fe0b 	bl	80019ec <SPI_Write>
			csHIGH();
 8001dd6:	f7ff fdf1 	bl	80019bc <csHIGH>
		}
//		W25Q_delay(5);
		W25Q_WaitForWriteEnd();
 8001dda:	f7ff fe2f 	bl	8001a3c <W25Q_WaitForWriteEnd>
		write_disable();
 8001dde:	f7ff fedb 	bl	8001b98 <write_disable>
	}
}
 8001de2:	bf00      	nop
 8001de4:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == huart1.Instance)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	4b3d      	ldr	r3, [pc, #244]	@ (8001ef4 <HAL_UARTEx_RxEventCallback+0x108>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d165      	bne.n	8001ed0 <HAL_UARTEx_RxEventCallback+0xe4>
	{
		heardbit_REB = HAL_GetTick(); // Heard bit from REB
 8001e04:	f003 f85e 	bl	8004ec4 <HAL_GetTick>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	4a3b      	ldr	r2, [pc, #236]	@ (8001ef8 <HAL_UARTEx_RxEventCallback+0x10c>)
 8001e0c:	6013      	str	r3, [r2, #0]
		switch (uart_data[0])
 8001e0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001efc <HAL_UARTEx_RxEventCallback+0x110>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b43      	cmp	r3, #67	@ 0x43
 8001e14:	d03d      	beq.n	8001e92 <HAL_UARTEx_RxEventCallback+0xa6>
 8001e16:	2b44      	cmp	r3, #68	@ 0x44
 8001e18:	d15a      	bne.n	8001ed0 <HAL_UARTEx_RxEventCallback+0xe4>
		{
		case 0x44: //Data: D
			wcode = uart_data[1]<<24|uart_data[2]<<16|uart_data[3]<<8|uart_data[4];
 8001e1a:	4b38      	ldr	r3, [pc, #224]	@ (8001efc <HAL_UARTEx_RxEventCallback+0x110>)
 8001e1c:	785b      	ldrb	r3, [r3, #1]
 8001e1e:	061a      	lsls	r2, r3, #24
 8001e20:	4b36      	ldr	r3, [pc, #216]	@ (8001efc <HAL_UARTEx_RxEventCallback+0x110>)
 8001e22:	789b      	ldrb	r3, [r3, #2]
 8001e24:	041b      	lsls	r3, r3, #16
 8001e26:	431a      	orrs	r2, r3
 8001e28:	4b34      	ldr	r3, [pc, #208]	@ (8001efc <HAL_UARTEx_RxEventCallback+0x110>)
 8001e2a:	78db      	ldrb	r3, [r3, #3]
 8001e2c:	021b      	lsls	r3, r3, #8
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	4a32      	ldr	r2, [pc, #200]	@ (8001efc <HAL_UARTEx_RxEventCallback+0x110>)
 8001e32:	7912      	ldrb	r2, [r2, #4]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	461a      	mov	r2, r3
 8001e38:	4b31      	ldr	r3, [pc, #196]	@ (8001f00 <HAL_UARTEx_RxEventCallback+0x114>)
 8001e3a:	601a      	str	r2, [r3, #0]
			if (!write_mode && !write_mode_somecard && !write_card_by_hand)
 8001e3c:	4b31      	ldr	r3, [pc, #196]	@ (8001f04 <HAL_UARTEx_RxEventCallback+0x118>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	f083 0301 	eor.w	r3, r3, #1
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d01b      	beq.n	8001e82 <HAL_UARTEx_RxEventCallback+0x96>
 8001e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f08 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	f083 0301 	eor.w	r3, r3, #1
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d014      	beq.n	8001e82 <HAL_UARTEx_RxEventCallback+0x96>
 8001e58:	4b2c      	ldr	r3, [pc, #176]	@ (8001f0c <HAL_UARTEx_RxEventCallback+0x120>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	f083 0301 	eor.w	r3, r3, #1
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d00d      	beq.n	8001e82 <HAL_UARTEx_RxEventCallback+0x96>
			{
				sendData_eth("D", wcode);
 8001e66:	4b26      	ldr	r3, [pc, #152]	@ (8001f00 <HAL_UARTEx_RxEventCallback+0x114>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4828      	ldr	r0, [pc, #160]	@ (8001f10 <HAL_UARTEx_RxEventCallback+0x124>)
 8001e6e:	f001 ff85 	bl	8003d7c <sendData_eth>
				isSendDataEth = true;
 8001e72:	4b28      	ldr	r3, [pc, #160]	@ (8001f14 <HAL_UARTEx_RxEventCallback+0x128>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	701a      	strb	r2, [r3, #0]
				timeSendDataEth = HAL_GetTick();
 8001e78:	f003 f824 	bl	8004ec4 <HAL_GetTick>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	4a26      	ldr	r2, [pc, #152]	@ (8001f18 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001e80:	6013      	str	r3, [r2, #0]
			}
			if (write_card_by_hand)
 8001e82:	4b22      	ldr	r3, [pc, #136]	@ (8001f0c <HAL_UARTEx_RxEventCallback+0x120>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d021      	beq.n	8001ece <HAL_UARTEx_RxEventCallback+0xe2>
			{
				new_wcode = true;
 8001e8a:	4b24      	ldr	r3, [pc, #144]	@ (8001f1c <HAL_UARTEx_RxEventCallback+0x130>)
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001e90:	e01d      	b.n	8001ece <HAL_UARTEx_RxEventCallback+0xe2>
		case 0x43://Comand: C
//			send_uart_to_REB = true;
			if (send_uart_to_REB)
 8001e92:	4b23      	ldr	r3, [pc, #140]	@ (8001f20 <HAL_UARTEx_RxEventCallback+0x134>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d009      	beq.n	8001eae <HAL_UARTEx_RxEventCallback+0xc2>
			{
				send_uart_to_REB = false;
 8001e9a:	4b21      	ldr	r3, [pc, #132]	@ (8001f20 <HAL_UARTEx_RxEventCallback+0x134>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
				sendData_uart("I", send_uart);
 8001ea0:	4b20      	ldr	r3, [pc, #128]	@ (8001f24 <HAL_UARTEx_RxEventCallback+0x138>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4820      	ldr	r0, [pc, #128]	@ (8001f28 <HAL_UARTEx_RxEventCallback+0x13c>)
 8001ea8:	f002 f8ec 	bl	8004084 <sendData_uart>
 8001eac:	e005      	b.n	8001eba <HAL_UARTEx_RxEventCallback+0xce>
			} else
			{
				sendData_uart("I", uart_bypass);
 8001eae:	4b1f      	ldr	r3, [pc, #124]	@ (8001f2c <HAL_UARTEx_RxEventCallback+0x140>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	481c      	ldr	r0, [pc, #112]	@ (8001f28 <HAL_UARTEx_RxEventCallback+0x13c>)
 8001eb6:	f002 f8e5 	bl	8004084 <sendData_uart>
			}
//			time_send_uart = HAL_GetTick();
			bypass_from_REB = uart_data[4];
 8001eba:	4b10      	ldr	r3, [pc, #64]	@ (8001efc <HAL_UARTEx_RxEventCallback+0x110>)
 8001ebc:	791b      	ldrb	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bf14      	ite	ne
 8001ec2:	2301      	movne	r3, #1
 8001ec4:	2300      	moveq	r3, #0
 8001ec6:	b2da      	uxtb	r2, r3
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <HAL_UARTEx_RxEventCallback+0x144>)
 8001eca:	701a      	strb	r2, [r3, #0]
			break;
 8001ecc:	e000      	b.n	8001ed0 <HAL_UARTEx_RxEventCallback+0xe4>
			break;
 8001ece:	bf00      	nop
		}
	}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_data, 50);
 8001ed0:	2232      	movs	r2, #50	@ 0x32
 8001ed2:	490a      	ldr	r1, [pc, #40]	@ (8001efc <HAL_UARTEx_RxEventCallback+0x110>)
 8001ed4:	4807      	ldr	r0, [pc, #28]	@ (8001ef4 <HAL_UARTEx_RxEventCallback+0x108>)
 8001ed6:	f006 fd6e 	bl	80089b6 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001eda:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <HAL_UARTEx_RxEventCallback+0x148>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b14      	ldr	r3, [pc, #80]	@ (8001f34 <HAL_UARTEx_RxEventCallback+0x148>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0204 	bic.w	r2, r2, #4
 8001ee8:	601a      	str	r2, [r3, #0]
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000210 	.word	0x20000210
 8001ef8:	200006b4 	.word	0x200006b4
 8001efc:	200002d0 	.word	0x200002d0
 8001f00:	2000058c 	.word	0x2000058c
 8001f04:	20000723 	.word	0x20000723
 8001f08:	20000722 	.word	0x20000722
 8001f0c:	2000072b 	.word	0x2000072b
 8001f10:	08009908 	.word	0x08009908
 8001f14:	20000721 	.word	0x20000721
 8001f18:	200006b8 	.word	0x200006b8
 8001f1c:	20000727 	.word	0x20000727
 8001f20:	2000072f 	.word	0x2000072f
 8001f24:	20000580 	.word	0x20000580
 8001f28:	0800990c 	.word	0x0800990c
 8001f2c:	20000030 	.word	0x20000030
 8001f30:	200006dc 	.word	0x200006dc
 8001f34:	20000258 	.word	0x20000258

08001f38 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == RST_Pin)
 8001f42:	88fb      	ldrh	r3, [r7, #6]
 8001f44:	2b40      	cmp	r3, #64	@ 0x40
 8001f46:	d145      	bne.n	8001fd4 <HAL_GPIO_EXTI_Callback+0x9c>
	{
		HAL_Delay(20);
 8001f48:	2014      	movs	r0, #20
 8001f4a:	f002 ffc5 	bl	8004ed8 <HAL_Delay>
		if (HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin) == 0)
 8001f4e:	2140      	movs	r1, #64	@ 0x40
 8001f50:	4822      	ldr	r0, [pc, #136]	@ (8001fdc <HAL_GPIO_EXTI_Callback+0xa4>)
 8001f52:	f004 fe09 	bl	8006b68 <HAL_GPIO_ReadPin>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d13b      	bne.n	8001fd4 <HAL_GPIO_EXTI_Callback+0x9c>
		{
			RST_set = true;
 8001f5c:	4b20      	ldr	r3, [pc, #128]	@ (8001fe0 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
			RST_timer = HAL_GetTick();
 8001f62:	f002 ffaf 	bl	8004ec4 <HAL_GetTick>
 8001f66:	4603      	mov	r3, r0
 8001f68:	4a1e      	ldr	r2, [pc, #120]	@ (8001fe4 <HAL_GPIO_EXTI_Callback+0xac>)
 8001f6a:	6013      	str	r3, [r2, #0]
			count_RST = 2000;
 8001f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe8 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001f6e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001f72:	601a      	str	r2, [r3, #0]
			while (!HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin))
 8001f74:	e027      	b.n	8001fc6 <HAL_GPIO_EXTI_Callback+0x8e>
			{
				RST_timer_last = HAL_GetTick() - RST_timer;
 8001f76:	f002 ffa5 	bl	8004ec4 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <HAL_GPIO_EXTI_Callback+0xac>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	4a1a      	ldr	r2, [pc, #104]	@ (8001fec <HAL_GPIO_EXTI_Callback+0xb4>)
 8001f84:	6013      	str	r3, [r2, #0]
//				if ((RST_timer_last > 5000) && (RST_timer_last < 10000))
//				{
//					count_RST = 500;
//				} else
				if (RST_timer_last > 10000)
 8001f86:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <HAL_GPIO_EXTI_Callback+0xb4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d902      	bls.n	8001f98 <HAL_GPIO_EXTI_Callback+0x60>
				{
					count_RST = 100;
 8001f92:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001f94:	2264      	movs	r2, #100	@ 0x64
 8001f96:	601a      	str	r2, [r3, #0]
				}
				if (HAL_GetTick() - RST_timer_now > count_RST)
 8001f98:	f002 ff94 	bl	8004ec4 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	4b14      	ldr	r3, [pc, #80]	@ (8001ff0 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	1ad2      	subs	r2, r2, r3
 8001fa4:	4b10      	ldr	r3, [pc, #64]	@ (8001fe8 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d909      	bls.n	8001fc0 <HAL_GPIO_EXTI_Callback+0x88>
				{
					RST_timer_now = HAL_GetTick();
 8001fac:	f002 ff8a 	bl	8004ec4 <HAL_GetTick>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ff0 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001fb4:	6013      	str	r3, [r2, #0]
					HAL_GPIO_TogglePin(LED_STT_GPIO_Port, LED_STT_Pin);
 8001fb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fba:	480e      	ldr	r0, [pc, #56]	@ (8001ff4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001fbc:	f004 fe03 	bl	8006bc6 <HAL_GPIO_TogglePin>
				}
				HAL_Delay(10);
 8001fc0:	200a      	movs	r0, #10
 8001fc2:	f002 ff89 	bl	8004ed8 <HAL_Delay>
			while (!HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin))
 8001fc6:	2140      	movs	r1, #64	@ 0x40
 8001fc8:	4804      	ldr	r0, [pc, #16]	@ (8001fdc <HAL_GPIO_EXTI_Callback+0xa4>)
 8001fca:	f004 fdcd 	bl	8006b68 <HAL_GPIO_ReadPin>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0d0      	beq.n	8001f76 <HAL_GPIO_EXTI_Callback+0x3e>
			}
		}
	}
}
 8001fd4:	bf00      	nop
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40010c00 	.word	0x40010c00
 8001fe0:	2000072d 	.word	0x2000072d
 8001fe4:	200006bc 	.word	0x200006bc
 8001fe8:	200006c8 	.word	0x200006c8
 8001fec:	200006c4 	.word	0x200006c4
 8001ff0:	200006c0 	.word	0x200006c0
 8001ff4:	40011000 	.word	0x40011000

08001ff8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af02      	add	r7, sp, #8
 8001ffe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim2.Instance)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b43      	ldr	r3, [pc, #268]	@ (8002114 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d169      	bne.n	80020e0 <HAL_TIM_PeriodElapsedCallback+0xe8>
	{
		// calculator data
		if (counter_start < time_delay)
 800200c:	4b42      	ldr	r3, [pc, #264]	@ (8002118 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800200e:	781a      	ldrb	r2, [r3, #0]
 8002010:	4b42      	ldr	r3, [pc, #264]	@ (800211c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	429a      	cmp	r2, r3
 8002016:	d205      	bcs.n	8002024 <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			counter_start++;
 8002018:	4b3f      	ldr	r3, [pc, #252]	@ (8002118 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	3301      	adds	r3, #1
 800201e:	b2da      	uxtb	r2, r3
 8002020:	4b3d      	ldr	r3, [pc, #244]	@ (8002118 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002022:	701a      	strb	r2, [r3, #0]
		}
		if (write_mode || write_mode_somecard || unlock_fire || bypass_from_Eth || bypass_from_REB || !REB_connected || !HAL_GPIO_ReadPin(BYPASS_GPIO_Port, BYPASS_Pin))
 8002024:	4b3e      	ldr	r3, [pc, #248]	@ (8002120 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d11d      	bne.n	8002068 <HAL_TIM_PeriodElapsedCallback+0x70>
 800202c:	4b3d      	ldr	r3, [pc, #244]	@ (8002124 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d119      	bne.n	8002068 <HAL_TIM_PeriodElapsedCallback+0x70>
 8002034:	4b3c      	ldr	r3, [pc, #240]	@ (8002128 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d115      	bne.n	8002068 <HAL_TIM_PeriodElapsedCallback+0x70>
 800203c:	4b3b      	ldr	r3, [pc, #236]	@ (800212c <HAL_TIM_PeriodElapsedCallback+0x134>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d111      	bne.n	8002068 <HAL_TIM_PeriodElapsedCallback+0x70>
 8002044:	4b3a      	ldr	r3, [pc, #232]	@ (8002130 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10d      	bne.n	8002068 <HAL_TIM_PeriodElapsedCallback+0x70>
 800204c:	4b39      	ldr	r3, [pc, #228]	@ (8002134 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	f083 0301 	eor.w	r3, r3, #1
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d106      	bne.n	8002068 <HAL_TIM_PeriodElapsedCallback+0x70>
 800205a:	2104      	movs	r1, #4
 800205c:	4836      	ldr	r0, [pc, #216]	@ (8002138 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800205e:	f004 fd83 	bl	8006b68 <HAL_GPIO_ReadPin>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d121      	bne.n	80020ac <HAL_TIM_PeriodElapsedCallback+0xb4>
		{
			data_MC2B[0] = 1;
 8002068:	4b34      	ldr	r3, [pc, #208]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 800206a:	2201      	movs	r2, #1
 800206c:	701a      	strb	r2, [r3, #0]
			data_MC2B[1] = 0;
 800206e:	4b33      	ldr	r3, [pc, #204]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002070:	2200      	movs	r2, #0
 8002072:	705a      	strb	r2, [r3, #1]
			data_MC2B[2] = 0;
 8002074:	4b31      	ldr	r3, [pc, #196]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002076:	2200      	movs	r2, #0
 8002078:	709a      	strb	r2, [r3, #2]
			data_MC2B[3] = 0;
 800207a:	4b30      	ldr	r3, [pc, #192]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 800207c:	2200      	movs	r2, #0
 800207e:	70da      	strb	r2, [r3, #3]
			data_MC2B[4] = 0;
 8002080:	4b2e      	ldr	r3, [pc, #184]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002082:	2200      	movs	r2, #0
 8002084:	711a      	strb	r2, [r3, #4]
			data_MC2B[5] = 0;
 8002086:	4b2d      	ldr	r3, [pc, #180]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002088:	2200      	movs	r2, #0
 800208a:	715a      	strb	r2, [r3, #5]
			data_MC2B[6] = 0;
 800208c:	4b2b      	ldr	r3, [pc, #172]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 800208e:	2200      	movs	r2, #0
 8002090:	719a      	strb	r2, [r3, #6]
			data_MC2B[7] = 0;
 8002092:	4b2a      	ldr	r3, [pc, #168]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002094:	2200      	movs	r2, #0
 8002096:	71da      	strb	r2, [r3, #7]
			HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, 1);
 8002098:	2201      	movs	r2, #1
 800209a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800209e:	4828      	ldr	r0, [pc, #160]	@ (8002140 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80020a0:	f004 fd79 	bl	8006b96 <HAL_GPIO_WritePin>
//			sendData_uart("I", 2);
			uart_bypass = 2;
 80020a4:	4b27      	ldr	r3, [pc, #156]	@ (8002144 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80020a6:	2202      	movs	r2, #2
 80020a8:	701a      	strb	r2, [r3, #0]
 80020aa:	e013      	b.n	80020d4 <HAL_TIM_PeriodElapsedCallback+0xdc>
//			send_uart_to_REB = true;
		} else
		{
			calculate_data_can(x, x_timer, data_MC2B, lock_default, time_delay, &counter_start);
 80020ac:	4b1b      	ldr	r3, [pc, #108]	@ (800211c <HAL_TIM_PeriodElapsedCallback+0x124>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	4a19      	ldr	r2, [pc, #100]	@ (8002118 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80020b2:	9201      	str	r2, [sp, #4]
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	4b24      	ldr	r3, [pc, #144]	@ (8002148 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80020b8:	4a20      	ldr	r2, [pc, #128]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 80020ba:	4924      	ldr	r1, [pc, #144]	@ (800214c <HAL_TIM_PeriodElapsedCallback+0x154>)
 80020bc:	4824      	ldr	r0, [pc, #144]	@ (8002150 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80020be:	f002 f9bf 	bl	8004440 <calculate_data_can>
			HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, 0);
 80020c2:	2200      	movs	r2, #0
 80020c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020c8:	481d      	ldr	r0, [pc, #116]	@ (8002140 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80020ca:	f004 fd64 	bl	8006b96 <HAL_GPIO_WritePin>
			uart_bypass = 3;
 80020ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002144 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80020d0:	2203      	movs	r2, #3
 80020d2:	701a      	strb	r2, [r3, #0]
	//		send_uart_to_REB = true;
		}
		HAL_CAN_AddTxMessage(&hcan, &TxHeader_MC2B, data_MC2B, &TxMailbox);
 80020d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002154 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80020d6:	4a19      	ldr	r2, [pc, #100]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x144>)
 80020d8:	491f      	ldr	r1, [pc, #124]	@ (8002158 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80020da:	4820      	ldr	r0, [pc, #128]	@ (800215c <HAL_TIM_PeriodElapsedCallback+0x164>)
 80020dc:	f003 f946 	bl	800536c <HAL_CAN_AddTxMessage>
//		sendData_uart("I", 3);
	}
	if (htim->Instance == htim3.Instance)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002160 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d10e      	bne.n	800210a <HAL_TIM_PeriodElapsedCallback+0x112>
	{
		HAL_IWDG_Refresh(&hiwdg);
 80020ec:	481d      	ldr	r0, [pc, #116]	@ (8002164 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80020ee:	f004 fddf 	bl	8006cb0 <HAL_IWDG_Refresh>
		if (!RST_set)
 80020f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	f083 0301 	eor.w	r3, r3, #1
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d004      	beq.n	800210a <HAL_TIM_PeriodElapsedCallback+0x112>
		{
			HAL_GPIO_TogglePin(LED_STT_GPIO_Port, LED_STT_Pin);
 8002100:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002104:	480e      	ldr	r0, [pc, #56]	@ (8002140 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8002106:	f004 fd5e 	bl	8006bc6 <HAL_GPIO_TogglePin>
		}
	}
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	20000180 	.word	0x20000180
 8002118:	20000576 	.word	0x20000576
 800211c:	20000510 	.word	0x20000510
 8002120:	20000723 	.word	0x20000723
 8002124:	20000722 	.word	0x20000722
 8002128:	2000072e 	.word	0x2000072e
 800212c:	200006dd 	.word	0x200006dd
 8002130:	200006dc 	.word	0x200006dc
 8002134:	20000036 	.word	0x20000036
 8002138:	40010800 	.word	0x40010800
 800213c:	20000544 	.word	0x20000544
 8002140:	40011000 	.word	0x40011000
 8002144:	20000030 	.word	0x20000030
 8002148:	20000514 	.word	0x20000514
 800214c:	20000594 	.word	0x20000594
 8002150:	200006e0 	.word	0x200006e0
 8002154:	20000590 	.word	0x20000590
 8002158:	200002b8 	.word	0x200002b8
 800215c:	2000009c 	.word	0x2000009c
 8002160:	200001c8 	.word	0x200001c8
 8002164:	200000c4 	.word	0x200000c4
 8002168:	2000072d 	.word	0x2000072d

0800216c <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002174:	4b12      	ldr	r3, [pc, #72]	@ (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002176:	4a13      	ldr	r2, [pc, #76]	@ (80021c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8002178:	2100      	movs	r1, #0
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f003 fa3d 	bl	80055fa <HAL_CAN_GetRxMessage>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
	    Error_Handler();
 8002186:	f002 fbdb 	bl	8004940 <Error_Handler>
	}
	if (RxHeader.StdId == 0x740 && RxData[2] == 0x48)
 800218a:	4b0e      	ldr	r3, [pc, #56]	@ (80021c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f5b3 6fe8 	cmp.w	r3, #1856	@ 0x740
 8002192:	d110      	bne.n	80021b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 8002194:	4b0a      	ldr	r3, [pc, #40]	@ (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002196:	789b      	ldrb	r3, [r3, #2]
 8002198:	2b48      	cmp	r3, #72	@ 0x48
 800219a:	d10c      	bne.n	80021b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
	{
		if ((RxData[4] & 0x40) == 0x40)
 800219c:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800219e:	791b      	ldrb	r3, [r3, #4]
 80021a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d003      	beq.n	80021b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
		{
			unlock_fire = true;
 80021a8:	4b07      	ldr	r3, [pc, #28]	@ (80021c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	701a      	strb	r2, [r3, #0]
		} else
		{
			unlock_fire = false;
		}
	}
}
 80021ae:	e002      	b.n	80021b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
			unlock_fire = false;
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]
}
 80021b6:	bf00      	nop
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000578 	.word	0x20000578
 80021c4:	2000029c 	.word	0x2000029c
 80021c8:	2000072e 	.word	0x2000072e

080021cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ce:	b0b5      	sub	sp, #212	@ 0xd4
 80021d0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021d2:	f002 fe1f 	bl	8004e14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021d6:	f001 fb07 	bl	80037e8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_DBGMCU_FREEZE_IWDG();
 80021da:	4b92      	ldr	r3, [pc, #584]	@ (8002424 <main+0x258>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	4a91      	ldr	r2, [pc, #580]	@ (8002424 <main+0x258>)
 80021e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e4:	6053      	str	r3, [r2, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021e6:	f001 fce7 	bl	8003bb8 <MX_GPIO_Init>
  MX_DMA_Init();
 80021ea:	f001 fcc7 	bl	8003b7c <MX_DMA_Init>
  MX_CAN_Init();
 80021ee:	f001 fb43 	bl	8003878 <MX_CAN_Init>
  MX_SPI1_Init();
 80021f2:	f001 fb91 	bl	8003918 <MX_SPI1_Init>
  MX_SPI2_Init();
 80021f6:	f001 fbc5 	bl	8003984 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80021fa:	f001 fc95 	bl	8003b28 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80021fe:	f001 fc45 	bl	8003a8c <MX_TIM3_Init>
  MX_IWDG_Init();
 8002202:	f001 fb6f 	bl	80038e4 <MX_IWDG_Init>
  MX_TIM2_Init();
 8002206:	f001 fbf3 	bl	80039f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 800220a:	4887      	ldr	r0, [pc, #540]	@ (8002428 <main+0x25c>)
 800220c:	f005 ff56 	bl	80080bc <HAL_TIM_Base_Start_IT>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_data, 50);
 8002210:	2232      	movs	r2, #50	@ 0x32
 8002212:	4986      	ldr	r1, [pc, #536]	@ (800242c <main+0x260>)
 8002214:	4886      	ldr	r0, [pc, #536]	@ (8002430 <main+0x264>)
 8002216:	f006 fbce 	bl	80089b6 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800221a:	4b86      	ldr	r3, [pc, #536]	@ (8002434 <main+0x268>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4b84      	ldr	r3, [pc, #528]	@ (8002434 <main+0x268>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0204 	bic.w	r2, r2, #4
 8002228:	601a      	str	r2, [r3, #0]
  TxHeader_MC2B.DLC = 8;
 800222a:	4b83      	ldr	r3, [pc, #524]	@ (8002438 <main+0x26c>)
 800222c:	2208      	movs	r2, #8
 800222e:	611a      	str	r2, [r3, #16]
  TxHeader_MC2B.ExtId = 0x47FF;
 8002230:	4b81      	ldr	r3, [pc, #516]	@ (8002438 <main+0x26c>)
 8002232:	f244 72ff 	movw	r2, #18431	@ 0x47ff
 8002236:	605a      	str	r2, [r3, #4]
  TxHeader_MC2B.IDE = CAN_ID_EXT;
 8002238:	4b7f      	ldr	r3, [pc, #508]	@ (8002438 <main+0x26c>)
 800223a:	2204      	movs	r2, #4
 800223c:	609a      	str	r2, [r3, #8]
  TxHeader_MC2B.RTR = CAN_RTR_DATA;
 800223e:	4b7e      	ldr	r3, [pc, #504]	@ (8002438 <main+0x26c>)
 8002240:	2200      	movs	r2, #0
 8002242:	60da      	str	r2, [r3, #12]
  TxHeader_MC2B.StdId = 0;
 8002244:	4b7c      	ldr	r3, [pc, #496]	@ (8002438 <main+0x26c>)
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
  TxHeader_MC2B.TransmitGlobalTime = DISABLE;
 800224a:	4b7b      	ldr	r3, [pc, #492]	@ (8002438 <main+0x26c>)
 800224c:	2200      	movs	r2, #0
 800224e:	751a      	strb	r2, [r3, #20]

  EraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8002250:	4b7a      	ldr	r3, [pc, #488]	@ (800243c <main+0x270>)
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
  EraseInit.Banks = FLASH_BANK_1;
 8002256:	4b79      	ldr	r3, [pc, #484]	@ (800243c <main+0x270>)
 8002258:	2201      	movs	r2, #1
 800225a:	605a      	str	r2, [r3, #4]
  EraseInit.PageAddress =  0x0800FC00;
 800225c:	4b77      	ldr	r3, [pc, #476]	@ (800243c <main+0x270>)
 800225e:	4a78      	ldr	r2, [pc, #480]	@ (8002440 <main+0x274>)
 8002260:	609a      	str	r2, [r3, #8]
  EraseInit.NbPages = 1;
 8002262:	4b76      	ldr	r3, [pc, #472]	@ (800243c <main+0x270>)
 8002264:	2201      	movs	r2, #1
 8002266:	60da      	str	r2, [r3, #12]
  ip1 = *(uint32_t *)(0x0800FC00);
 8002268:	4b75      	ldr	r3, [pc, #468]	@ (8002440 <main+0x274>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	b2da      	uxtb	r2, r3
 800226e:	4b75      	ldr	r3, [pc, #468]	@ (8002444 <main+0x278>)
 8002270:	701a      	strb	r2, [r3, #0]
  ip2 = *(uint32_t *)(0x0800FC04);
 8002272:	4b75      	ldr	r3, [pc, #468]	@ (8002448 <main+0x27c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	4b74      	ldr	r3, [pc, #464]	@ (800244c <main+0x280>)
 800227a:	701a      	strb	r2, [r3, #0]
  ip3 = *(uint32_t *)(0x0800FC08);
 800227c:	4b74      	ldr	r3, [pc, #464]	@ (8002450 <main+0x284>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4b74      	ldr	r3, [pc, #464]	@ (8002454 <main+0x288>)
 8002284:	701a      	strb	r2, [r3, #0]
  ip4 = *(uint32_t *)(0x0800FC0C);
 8002286:	4b74      	ldr	r3, [pc, #464]	@ (8002458 <main+0x28c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	b2da      	uxtb	r2, r3
 800228c:	4b73      	ldr	r3, [pc, #460]	@ (800245c <main+0x290>)
 800228e:	701a      	strb	r2, [r3, #0]
  port_client = *(uint32_t *)(0x0800FC10);
 8002290:	4b73      	ldr	r3, [pc, #460]	@ (8002460 <main+0x294>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	b29a      	uxth	r2, r3
 8002296:	4b73      	ldr	r3, [pc, #460]	@ (8002464 <main+0x298>)
 8002298:	801a      	strh	r2, [r3, #0]
  ip_server1 = *(uint32_t *)(0x0800FC14);
 800229a:	4b73      	ldr	r3, [pc, #460]	@ (8002468 <main+0x29c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	4b72      	ldr	r3, [pc, #456]	@ (800246c <main+0x2a0>)
 80022a2:	701a      	strb	r2, [r3, #0]
  ip_server2 = *(uint32_t *)(0x0800FC18);
 80022a4:	4b72      	ldr	r3, [pc, #456]	@ (8002470 <main+0x2a4>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4b72      	ldr	r3, [pc, #456]	@ (8002474 <main+0x2a8>)
 80022ac:	701a      	strb	r2, [r3, #0]
  ip_server3 = *(uint32_t *)(0x0800FC1C);
 80022ae:	4b72      	ldr	r3, [pc, #456]	@ (8002478 <main+0x2ac>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	4b71      	ldr	r3, [pc, #452]	@ (800247c <main+0x2b0>)
 80022b6:	701a      	strb	r2, [r3, #0]
  ip_server4 = *(uint32_t *)(0x0800FC20);
 80022b8:	4b71      	ldr	r3, [pc, #452]	@ (8002480 <main+0x2b4>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	4b71      	ldr	r3, [pc, #452]	@ (8002484 <main+0x2b8>)
 80022c0:	701a      	strb	r2, [r3, #0]
  port_server = *(uint32_t *)(0x0800FC24);
 80022c2:	4b71      	ldr	r3, [pc, #452]	@ (8002488 <main+0x2bc>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	4b70      	ldr	r3, [pc, #448]	@ (800248c <main+0x2c0>)
 80022ca:	801a      	strh	r2, [r3, #0]
  time_delay = *(uint32_t *)(0x0800FC28);
 80022cc:	4b70      	ldr	r3, [pc, #448]	@ (8002490 <main+0x2c4>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	4b70      	ldr	r3, [pc, #448]	@ (8002494 <main+0x2c8>)
 80022d4:	701a      	strb	r2, [r3, #0]
  elevator_mode = *(uint32_t *)(0x0800FC2C);
 80022d6:	4b70      	ldr	r3, [pc, #448]	@ (8002498 <main+0x2cc>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	b2da      	uxtb	r2, r3
 80022dc:	4b6f      	ldr	r3, [pc, #444]	@ (800249c <main+0x2d0>)
 80022de:	701a      	strb	r2, [r3, #0]
  lock_default_1 = *(uint32_t *)(0x0800FC30);
 80022e0:	4b6f      	ldr	r3, [pc, #444]	@ (80024a0 <main+0x2d4>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a6f      	ldr	r2, [pc, #444]	@ (80024a4 <main+0x2d8>)
 80022e6:	6013      	str	r3, [r2, #0]
  lock_default_2 = *(uint32_t *)(0x0800FC34);
 80022e8:	4b6f      	ldr	r3, [pc, #444]	@ (80024a8 <main+0x2dc>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a6f      	ldr	r2, [pc, #444]	@ (80024ac <main+0x2e0>)
 80022ee:	6013      	str	r3, [r2, #0]
  if (ip1 == 0xFF) ip1 = 192;
 80022f0:	4b54      	ldr	r3, [pc, #336]	@ (8002444 <main+0x278>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2bff      	cmp	r3, #255	@ 0xff
 80022f6:	d102      	bne.n	80022fe <main+0x132>
 80022f8:	4b52      	ldr	r3, [pc, #328]	@ (8002444 <main+0x278>)
 80022fa:	22c0      	movs	r2, #192	@ 0xc0
 80022fc:	701a      	strb	r2, [r3, #0]
  if (ip2 == 0xFF) ip2 = 168;
 80022fe:	4b53      	ldr	r3, [pc, #332]	@ (800244c <main+0x280>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	2bff      	cmp	r3, #255	@ 0xff
 8002304:	d102      	bne.n	800230c <main+0x140>
 8002306:	4b51      	ldr	r3, [pc, #324]	@ (800244c <main+0x280>)
 8002308:	22a8      	movs	r2, #168	@ 0xa8
 800230a:	701a      	strb	r2, [r3, #0]
  if (ip3 == 0xFF) ip3 = 0;
 800230c:	4b51      	ldr	r3, [pc, #324]	@ (8002454 <main+0x288>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2bff      	cmp	r3, #255	@ 0xff
 8002312:	d102      	bne.n	800231a <main+0x14e>
 8002314:	4b4f      	ldr	r3, [pc, #316]	@ (8002454 <main+0x288>)
 8002316:	2200      	movs	r2, #0
 8002318:	701a      	strb	r2, [r3, #0]
  if (ip4 == 0xFF) ip4 = 72;
 800231a:	4b50      	ldr	r3, [pc, #320]	@ (800245c <main+0x290>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2bff      	cmp	r3, #255	@ 0xff
 8002320:	d102      	bne.n	8002328 <main+0x15c>
 8002322:	4b4e      	ldr	r3, [pc, #312]	@ (800245c <main+0x290>)
 8002324:	2248      	movs	r2, #72	@ 0x48
 8002326:	701a      	strb	r2, [r3, #0]
  if (port_client == 0xFFFF) port_client = 0;
 8002328:	4b4e      	ldr	r3, [pc, #312]	@ (8002464 <main+0x298>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002330:	4293      	cmp	r3, r2
 8002332:	d102      	bne.n	800233a <main+0x16e>
 8002334:	4b4b      	ldr	r3, [pc, #300]	@ (8002464 <main+0x298>)
 8002336:	2200      	movs	r2, #0
 8002338:	801a      	strh	r2, [r3, #0]
  if (ip_server1 == 0xFF) ip_server1 = 192;
 800233a:	4b4c      	ldr	r3, [pc, #304]	@ (800246c <main+0x2a0>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2bff      	cmp	r3, #255	@ 0xff
 8002340:	d102      	bne.n	8002348 <main+0x17c>
 8002342:	4b4a      	ldr	r3, [pc, #296]	@ (800246c <main+0x2a0>)
 8002344:	22c0      	movs	r2, #192	@ 0xc0
 8002346:	701a      	strb	r2, [r3, #0]
  if (ip_server2 == 0xFF) ip_server2 = 168;
 8002348:	4b4a      	ldr	r3, [pc, #296]	@ (8002474 <main+0x2a8>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	2bff      	cmp	r3, #255	@ 0xff
 800234e:	d102      	bne.n	8002356 <main+0x18a>
 8002350:	4b48      	ldr	r3, [pc, #288]	@ (8002474 <main+0x2a8>)
 8002352:	22a8      	movs	r2, #168	@ 0xa8
 8002354:	701a      	strb	r2, [r3, #0]
  if (ip_server3 == 0xFF) ip_server3 = 0;
 8002356:	4b49      	ldr	r3, [pc, #292]	@ (800247c <main+0x2b0>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2bff      	cmp	r3, #255	@ 0xff
 800235c:	d102      	bne.n	8002364 <main+0x198>
 800235e:	4b47      	ldr	r3, [pc, #284]	@ (800247c <main+0x2b0>)
 8002360:	2200      	movs	r2, #0
 8002362:	701a      	strb	r2, [r3, #0]
  if (ip_server4 == 0xFF) ip_server4 = 2;
 8002364:	4b47      	ldr	r3, [pc, #284]	@ (8002484 <main+0x2b8>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2bff      	cmp	r3, #255	@ 0xff
 800236a:	d102      	bne.n	8002372 <main+0x1a6>
 800236c:	4b45      	ldr	r3, [pc, #276]	@ (8002484 <main+0x2b8>)
 800236e:	2202      	movs	r2, #2
 8002370:	701a      	strb	r2, [r3, #0]
  if (port_server == 0xFFFF) port_server = 6000;
 8002372:	4b46      	ldr	r3, [pc, #280]	@ (800248c <main+0x2c0>)
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800237a:	4293      	cmp	r3, r2
 800237c:	d103      	bne.n	8002386 <main+0x1ba>
 800237e:	4b43      	ldr	r3, [pc, #268]	@ (800248c <main+0x2c0>)
 8002380:	f241 7270 	movw	r2, #6000	@ 0x1770
 8002384:	801a      	strh	r2, [r3, #0]
  if (time_delay == 0xFF) time_delay = 1;
 8002386:	4b43      	ldr	r3, [pc, #268]	@ (8002494 <main+0x2c8>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2bff      	cmp	r3, #255	@ 0xff
 800238c:	d102      	bne.n	8002394 <main+0x1c8>
 800238e:	4b41      	ldr	r3, [pc, #260]	@ (8002494 <main+0x2c8>)
 8002390:	2201      	movs	r2, #1
 8002392:	701a      	strb	r2, [r3, #0]
  if (elevator_mode == 0xFF) elevator_mode = 0;
 8002394:	4b41      	ldr	r3, [pc, #260]	@ (800249c <main+0x2d0>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2bff      	cmp	r3, #255	@ 0xff
 800239a:	d102      	bne.n	80023a2 <main+0x1d6>
 800239c:	4b3f      	ldr	r3, [pc, #252]	@ (800249c <main+0x2d0>)
 800239e:	2200      	movs	r2, #0
 80023a0:	701a      	strb	r2, [r3, #0]
//  if (lock_default_1 == 0xFFFFFFFF) lock_default_1 = 0;
//  if (lock_default_2 == 0xFFFFFFFF) lock_default_2 = 0;
  lock_default[0] = lock_default_1 & 0xFF;
 80023a2:	4b40      	ldr	r3, [pc, #256]	@ (80024a4 <main+0x2d8>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	4b41      	ldr	r3, [pc, #260]	@ (80024b0 <main+0x2e4>)
 80023aa:	701a      	strb	r2, [r3, #0]
  lock_default[1] = (lock_default_1>>8) & 0xFF;
 80023ac:	4b3d      	ldr	r3, [pc, #244]	@ (80024a4 <main+0x2d8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	0a1b      	lsrs	r3, r3, #8
 80023b2:	b2da      	uxtb	r2, r3
 80023b4:	4b3e      	ldr	r3, [pc, #248]	@ (80024b0 <main+0x2e4>)
 80023b6:	705a      	strb	r2, [r3, #1]
  lock_default[2] = (lock_default_1>>16) & 0xFF;
 80023b8:	4b3a      	ldr	r3, [pc, #232]	@ (80024a4 <main+0x2d8>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	0c1b      	lsrs	r3, r3, #16
 80023be:	b2da      	uxtb	r2, r3
 80023c0:	4b3b      	ldr	r3, [pc, #236]	@ (80024b0 <main+0x2e4>)
 80023c2:	709a      	strb	r2, [r3, #2]
  lock_default[3] = (lock_default_1>>24) & 0xFF;
 80023c4:	4b37      	ldr	r3, [pc, #220]	@ (80024a4 <main+0x2d8>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	0e1b      	lsrs	r3, r3, #24
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	4b38      	ldr	r3, [pc, #224]	@ (80024b0 <main+0x2e4>)
 80023ce:	70da      	strb	r2, [r3, #3]
  lock_default[4] = lock_default_2 & 0xFF;
 80023d0:	4b36      	ldr	r3, [pc, #216]	@ (80024ac <main+0x2e0>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4b36      	ldr	r3, [pc, #216]	@ (80024b0 <main+0x2e4>)
 80023d8:	711a      	strb	r2, [r3, #4]
  lock_default[5] = (lock_default_2>>8) & 0xFF;
 80023da:	4b34      	ldr	r3, [pc, #208]	@ (80024ac <main+0x2e0>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	0a1b      	lsrs	r3, r3, #8
 80023e0:	b2da      	uxtb	r2, r3
 80023e2:	4b33      	ldr	r3, [pc, #204]	@ (80024b0 <main+0x2e4>)
 80023e4:	715a      	strb	r2, [r3, #5]
  lock_default[6] = (lock_default_2>>16) & 0xFF;
 80023e6:	4b31      	ldr	r3, [pc, #196]	@ (80024ac <main+0x2e0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	0c1b      	lsrs	r3, r3, #16
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4b30      	ldr	r3, [pc, #192]	@ (80024b0 <main+0x2e4>)
 80023f0:	719a      	strb	r2, [r3, #6]
  lock_default[7] = (lock_default_2>>24) & 0xFF;
 80023f2:	4b2e      	ldr	r3, [pc, #184]	@ (80024ac <main+0x2e0>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	0e1b      	lsrs	r3, r3, #24
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4b2d      	ldr	r3, [pc, #180]	@ (80024b0 <main+0x2e4>)
 80023fc:	71da      	strb	r2, [r3, #7]
  server_ip[0] = ip_server1;
 80023fe:	4b1b      	ldr	r3, [pc, #108]	@ (800246c <main+0x2a0>)
 8002400:	781a      	ldrb	r2, [r3, #0]
 8002402:	4b2c      	ldr	r3, [pc, #176]	@ (80024b4 <main+0x2e8>)
 8002404:	701a      	strb	r2, [r3, #0]
  server_ip[1] = ip_server2;
 8002406:	4b1b      	ldr	r3, [pc, #108]	@ (8002474 <main+0x2a8>)
 8002408:	781a      	ldrb	r2, [r3, #0]
 800240a:	4b2a      	ldr	r3, [pc, #168]	@ (80024b4 <main+0x2e8>)
 800240c:	705a      	strb	r2, [r3, #1]
  server_ip[2] = ip_server3;
 800240e:	4b1b      	ldr	r3, [pc, #108]	@ (800247c <main+0x2b0>)
 8002410:	781a      	ldrb	r2, [r3, #0]
 8002412:	4b28      	ldr	r3, [pc, #160]	@ (80024b4 <main+0x2e8>)
 8002414:	709a      	strb	r2, [r3, #2]
  server_ip[3] = ip_server4;
 8002416:	4b1b      	ldr	r3, [pc, #108]	@ (8002484 <main+0x2b8>)
 8002418:	781a      	ldrb	r2, [r3, #0]
 800241a:	4b26      	ldr	r3, [pc, #152]	@ (80024b4 <main+0x2e8>)
 800241c:	70da      	strb	r2, [r3, #3]

  W25Q_Reset();
 800241e:	f7ff fb35 	bl	8001a8c <W25Q_Reset>
//  W25Q_EraseChip();
  while(user.STT!=0xFFFFFFFF)
 8002422:	e05c      	b.n	80024de <main+0x312>
 8002424:	e0042000 	.word	0xe0042000
 8002428:	200001c8 	.word	0x200001c8
 800242c:	200002d0 	.word	0x200002d0
 8002430:	20000210 	.word	0x20000210
 8002434:	20000258 	.word	0x20000258
 8002438:	200002b8 	.word	0x200002b8
 800243c:	2000008c 	.word	0x2000008c
 8002440:	0800fc00 	.word	0x0800fc00
 8002444:	2000051c 	.word	0x2000051c
 8002448:	0800fc04 	.word	0x0800fc04
 800244c:	2000051d 	.word	0x2000051d
 8002450:	0800fc08 	.word	0x0800fc08
 8002454:	2000051e 	.word	0x2000051e
 8002458:	0800fc0c 	.word	0x0800fc0c
 800245c:	2000051f 	.word	0x2000051f
 8002460:	0800fc10 	.word	0x0800fc10
 8002464:	20000584 	.word	0x20000584
 8002468:	0800fc14 	.word	0x0800fc14
 800246c:	20000520 	.word	0x20000520
 8002470:	0800fc18 	.word	0x0800fc18
 8002474:	20000521 	.word	0x20000521
 8002478:	0800fc1c 	.word	0x0800fc1c
 800247c:	20000522 	.word	0x20000522
 8002480:	0800fc20 	.word	0x0800fc20
 8002484:	20000523 	.word	0x20000523
 8002488:	0800fc24 	.word	0x0800fc24
 800248c:	20000582 	.word	0x20000582
 8002490:	0800fc28 	.word	0x0800fc28
 8002494:	20000510 	.word	0x20000510
 8002498:	0800fc2c 	.word	0x0800fc2c
 800249c:	20000542 	.word	0x20000542
 80024a0:	0800fc30 	.word	0x0800fc30
 80024a4:	200006a8 	.word	0x200006a8
 80024a8:	0800fc34 	.word	0x0800fc34
 80024ac:	200006ac 	.word	0x200006ac
 80024b0:	20000514 	.word	0x20000514
 80024b4:	2000050c 	.word	0x2000050c
  {
	  W25Q_FastRead_address(number_card*sizeof(user_info_t), sizeof(user_info_t), (uint8_t *)&user);
 80024b8:	4bb2      	ldr	r3, [pc, #712]	@ (8002784 <main+0x5b8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	015b      	lsls	r3, r3, #5
 80024be:	4ab2      	ldr	r2, [pc, #712]	@ (8002788 <main+0x5bc>)
 80024c0:	2120      	movs	r1, #32
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff fb2a 	bl	8001b1c <W25Q_FastRead_address>
	  if (user.STT -1 == number_card)
 80024c8:	4baf      	ldr	r3, [pc, #700]	@ (8002788 <main+0x5bc>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	1e5a      	subs	r2, r3, #1
 80024ce:	4bad      	ldr	r3, [pc, #692]	@ (8002784 <main+0x5b8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d103      	bne.n	80024de <main+0x312>
	  {
		  number_card = user.STT;
 80024d6:	4bac      	ldr	r3, [pc, #688]	@ (8002788 <main+0x5bc>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4aaa      	ldr	r2, [pc, #680]	@ (8002784 <main+0x5b8>)
 80024dc:	6013      	str	r3, [r2, #0]
  while(user.STT!=0xFFFFFFFF)
 80024de:	4baa      	ldr	r3, [pc, #680]	@ (8002788 <main+0x5bc>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e6:	d1e7      	bne.n	80024b8 <main+0x2ec>
	  }
  }
  while(user_before.STT!=0xFFFFFFFF)
 80024e8:	e014      	b.n	8002514 <main+0x348>
  {
	  W25Q_FastRead_address(number_card_old*sizeof(user_info_t) + Block32, sizeof(user_info_t), (uint8_t *)&user_before);
 80024ea:	4ba8      	ldr	r3, [pc, #672]	@ (800278c <main+0x5c0>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80024f2:	015b      	lsls	r3, r3, #5
 80024f4:	4aa6      	ldr	r2, [pc, #664]	@ (8002790 <main+0x5c4>)
 80024f6:	2120      	movs	r1, #32
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff fb0f 	bl	8001b1c <W25Q_FastRead_address>
	  if (user_before.STT -1 == number_card_old)
 80024fe:	4ba4      	ldr	r3, [pc, #656]	@ (8002790 <main+0x5c4>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	1e5a      	subs	r2, r3, #1
 8002504:	4ba1      	ldr	r3, [pc, #644]	@ (800278c <main+0x5c0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	429a      	cmp	r2, r3
 800250a:	d103      	bne.n	8002514 <main+0x348>
	  {
		  number_card_old = user_before.STT;
 800250c:	4ba0      	ldr	r3, [pc, #640]	@ (8002790 <main+0x5c4>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a9e      	ldr	r2, [pc, #632]	@ (800278c <main+0x5c0>)
 8002512:	6013      	str	r3, [r2, #0]
  while(user_before.STT!=0xFFFFFFFF)
 8002514:	4b9e      	ldr	r3, [pc, #632]	@ (8002790 <main+0x5c4>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251c:	d1e5      	bne.n	80024ea <main+0x31e>
	  }
  }
  if (number_card_old > 0)
 800251e:	4b9b      	ldr	r3, [pc, #620]	@ (800278c <main+0x5c0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d01a      	beq.n	800255c <main+0x390>
  {
	  for (uint32_t i=0; i<(number_card_old*sizeof(user_info_t)/Sector +2); i++)
 8002526:	2300      	movs	r3, #0
 8002528:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800252c:	e00d      	b.n	800254a <main+0x37e>
	  {
		  W25Q_Erase_Sector(i + Block32/0x1000);
 800252e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002532:	b29b      	uxth	r3, r3
 8002534:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002538:	b29b      	uxth	r3, r3
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff fb5a 	bl	8001bf4 <W25Q_Erase_Sector>
	  for (uint32_t i=0; i<(number_card_old*sizeof(user_info_t)/Sector +2); i++)
 8002540:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002544:	3301      	adds	r3, #1
 8002546:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800254a:	4b90      	ldr	r3, [pc, #576]	@ (800278c <main+0x5c0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	015b      	lsls	r3, r3, #5
 8002550:	0b1b      	lsrs	r3, r3, #12
 8002552:	3302      	adds	r3, #2
 8002554:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002558:	429a      	cmp	r2, r3
 800255a:	d3e8      	bcc.n	800252e <main+0x362>
	  }
  }
  wiz_NetInfo gWIZNETINFO = {
 800255c:	2300      	movs	r3, #0
 800255e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8002562:	231c      	movs	r3, #28
 8002564:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8002568:	2316      	movs	r3, #22
 800256a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  		  .mac = {0x00, 0x1c, 0x16, (HAL_GetUIDw0()^ip4)&0xFF, (HAL_GetUIDw1()^ip4)&0xFF, (HAL_GetUIDw2()^ip4)&0xFF},
 800256e:	f002 fcd7 	bl	8004f20 <HAL_GetUIDw0>
 8002572:	4603      	mov	r3, r0
 8002574:	b2da      	uxtb	r2, r3
 8002576:	4b87      	ldr	r3, [pc, #540]	@ (8002794 <main+0x5c8>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	4053      	eors	r3, r2
 800257c:	b2db      	uxtb	r3, r3
  wiz_NetInfo gWIZNETINFO = {
 800257e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  		  .mac = {0x00, 0x1c, 0x16, (HAL_GetUIDw0()^ip4)&0xFF, (HAL_GetUIDw1()^ip4)&0xFF, (HAL_GetUIDw2()^ip4)&0xFF},
 8002582:	f002 fcd7 	bl	8004f34 <HAL_GetUIDw1>
 8002586:	4603      	mov	r3, r0
 8002588:	b2da      	uxtb	r2, r3
 800258a:	4b82      	ldr	r3, [pc, #520]	@ (8002794 <main+0x5c8>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	4053      	eors	r3, r2
 8002590:	b2db      	uxtb	r3, r3
  wiz_NetInfo gWIZNETINFO = {
 8002592:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
  		  .mac = {0x00, 0x1c, 0x16, (HAL_GetUIDw0()^ip4)&0xFF, (HAL_GetUIDw1()^ip4)&0xFF, (HAL_GetUIDw2()^ip4)&0xFF},
 8002596:	f002 fcd7 	bl	8004f48 <HAL_GetUIDw2>
 800259a:	4603      	mov	r3, r0
 800259c:	b2da      	uxtb	r2, r3
 800259e:	4b7d      	ldr	r3, [pc, #500]	@ (8002794 <main+0x5c8>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	4053      	eors	r3, r2
 80025a4:	b2db      	uxtb	r3, r3
  wiz_NetInfo gWIZNETINFO = {
 80025a6:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
 80025aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002798 <main+0x5cc>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
 80025b2:	4b7a      	ldr	r3, [pc, #488]	@ (800279c <main+0x5d0>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 80025ba:	4b79      	ldr	r3, [pc, #484]	@ (80027a0 <main+0x5d4>)
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
 80025c2:	4b74      	ldr	r3, [pc, #464]	@ (8002794 <main+0x5c8>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 80025ca:	4a76      	ldr	r2, [pc, #472]	@ (80027a4 <main+0x5d8>)
 80025cc:	f107 036e 	add.w	r3, r7, #110	@ 0x6e
 80025d0:	6810      	ldr	r0, [r2, #0]
 80025d2:	6018      	str	r0, [r3, #0]
 80025d4:	4a74      	ldr	r2, [pc, #464]	@ (80027a8 <main+0x5dc>)
 80025d6:	f107 0372 	add.w	r3, r7, #114	@ 0x72
 80025da:	6810      	ldr	r0, [r2, #0]
 80025dc:	6018      	str	r0, [r3, #0]
 80025de:	4a73      	ldr	r2, [pc, #460]	@ (80027ac <main+0x5e0>)
 80025e0:	f107 0376 	add.w	r3, r7, #118	@ 0x76
 80025e4:	6810      	ldr	r0, [r2, #0]
 80025e6:	6018      	str	r0, [r3, #0]
 80025e8:	2301      	movs	r3, #1
 80025ea:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
  		  .ip = {ip1,ip2,ip3,ip4},
  		  .sn = {255, 255, 255, 0},
  		  .gw = {192, 168, 0, 1},
  		  .dns = {168, 126, 63, 1},
  		  .dhcp = NETINFO_STATIC};
  W5500Init();
 80025ee:	f7fe f8b9 	bl	8000764 <W5500Init>
  HAL_Delay(2000);
 80025f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80025f6:	f002 fc6f 	bl	8004ed8 <HAL_Delay>
  wizchip_setnetinfo(&gWIZNETINFO);
 80025fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff f990 	bl	8001924 <wizchip_setnetinfo>
  socket(SOCK_NUM, Sn_MR_TCP, port_client, SF_TCP_NODELAY);
 8002604:	4b6a      	ldr	r3, [pc, #424]	@ (80027b0 <main+0x5e4>)
 8002606:	881a      	ldrh	r2, [r3, #0]
 8002608:	2320      	movs	r3, #32
 800260a:	2101      	movs	r1, #1
 800260c:	2000      	movs	r0, #0
 800260e:	f7fe f8f5 	bl	80007fc <socket>
  connect(SOCK_NUM, server_ip, port_server);
 8002612:	4b68      	ldr	r3, [pc, #416]	@ (80027b4 <main+0x5e8>)
 8002614:	881b      	ldrh	r3, [r3, #0]
 8002616:	461a      	mov	r2, r3
 8002618:	4967      	ldr	r1, [pc, #412]	@ (80027b8 <main+0x5ec>)
 800261a:	2000      	movs	r0, #0
 800261c:	f7fe fa7c 	bl	8000b18 <connect>
  Set_speed_can(elevator_mode);
 8002620:	4b66      	ldr	r3, [pc, #408]	@ (80027bc <main+0x5f0>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f002 f873 	bl	8004710 <Set_speed_can>
  HAL_TIM_Base_Start_IT(&htim2);
 800262a:	4865      	ldr	r0, [pc, #404]	@ (80027c0 <main+0x5f4>)
 800262c:	f005 fd46 	bl	80080bc <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  lenData = getSn_RX_RSR(SOCK_NUM);
 8002630:	2000      	movs	r0, #0
 8002632:	f7fd ff36 	bl	80004a2 <getSn_RX_RSR>
 8002636:	4603      	mov	r3, r0
 8002638:	461a      	mov	r2, r3
 800263a:	4b62      	ldr	r3, [pc, #392]	@ (80027c4 <main+0x5f8>)
 800263c:	601a      	str	r2, [r3, #0]
	  if (getSn_RX_RSR(SOCK_NUM) == lenData)
 800263e:	2000      	movs	r0, #0
 8002640:	f7fd ff2f 	bl	80004a2 <getSn_RX_RSR>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	4b5e      	ldr	r3, [pc, #376]	@ (80027c4 <main+0x5f8>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	429a      	cmp	r2, r3
 800264e:	f041 8096 	bne.w	800377e <main+0x15b2>
	  {
		  if (lenData > 512)
 8002652:	4b5c      	ldr	r3, [pc, #368]	@ (80027c4 <main+0x5f8>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800265a:	d901      	bls.n	8002660 <main+0x494>
		  {
			  HAL_NVIC_SystemReset();
 800265c:	f003 fc4d 	bl	8005efa <HAL_NVIC_SystemReset>
		  }
		  if (lenData > 0)
 8002660:	4b58      	ldr	r3, [pc, #352]	@ (80027c4 <main+0x5f8>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	f000 8105 	beq.w	8002874 <main+0x6a8>
		  {
			  recv(SOCK_NUM, buf, lenData);
 800266a:	4b56      	ldr	r3, [pc, #344]	@ (80027c4 <main+0x5f8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	b29b      	uxth	r3, r3
 8002670:	461a      	mov	r2, r3
 8002672:	4955      	ldr	r1, [pc, #340]	@ (80027c8 <main+0x5fc>)
 8002674:	2000      	movs	r0, #0
 8002676:	f7fe fc2f 	bl	8000ed8 <recv>
			  switch (buf[0])
 800267a:	4b53      	ldr	r3, [pc, #332]	@ (80027c8 <main+0x5fc>)
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	3b44      	subs	r3, #68	@ 0x44
 8002680:	2b13      	cmp	r3, #19
 8002682:	f200 80f7 	bhi.w	8002874 <main+0x6a8>
 8002686:	a201      	add	r2, pc, #4	@ (adr r2, 800268c <main+0x4c0>)
 8002688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268c:	0800271d 	.word	0x0800271d
 8002690:	08002875 	.word	0x08002875
 8002694:	08002875 	.word	0x08002875
 8002698:	08002875 	.word	0x08002875
 800269c:	080026dd 	.word	0x080026dd
 80026a0:	08002875 	.word	0x08002875
 80026a4:	08002875 	.word	0x08002875
 80026a8:	08002875 	.word	0x08002875
 80026ac:	08002875 	.word	0x08002875
 80026b0:	08002875 	.word	0x08002875
 80026b4:	08002875 	.word	0x08002875
 80026b8:	08002875 	.word	0x08002875
 80026bc:	08002875 	.word	0x08002875
 80026c0:	08002875 	.word	0x08002875
 80026c4:	080027e5 	.word	0x080027e5
 80026c8:	08002751 	.word	0x08002751
 80026cc:	08002875 	.word	0x08002875
 80026d0:	08002875 	.word	0x08002875
 80026d4:	08002875 	.word	0x08002875
 80026d8:	08002829 	.word	0x08002829
			  {
			  case 0x48:
				  connected = HAL_GetTick();
 80026dc:	f002 fbf2 	bl	8004ec4 <HAL_GetTick>
 80026e0:	4603      	mov	r3, r0
 80026e2:	4a3a      	ldr	r2, [pc, #232]	@ (80027cc <main+0x600>)
 80026e4:	6013      	str	r3, [r2, #0]
				  timeNow = mktime((buf[3]<<8) & buf[4], buf[2], buf[1], buf[5], buf[6]);
 80026e6:	4b38      	ldr	r3, [pc, #224]	@ (80027c8 <main+0x5fc>)
 80026e8:	78db      	ldrb	r3, [r3, #3]
 80026ea:	b21b      	sxth	r3, r3
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	b21a      	sxth	r2, r3
 80026f0:	4b35      	ldr	r3, [pc, #212]	@ (80027c8 <main+0x5fc>)
 80026f2:	791b      	ldrb	r3, [r3, #4]
 80026f4:	b21b      	sxth	r3, r3
 80026f6:	4013      	ands	r3, r2
 80026f8:	b21b      	sxth	r3, r3
 80026fa:	b298      	uxth	r0, r3
 80026fc:	4b32      	ldr	r3, [pc, #200]	@ (80027c8 <main+0x5fc>)
 80026fe:	7899      	ldrb	r1, [r3, #2]
 8002700:	4b31      	ldr	r3, [pc, #196]	@ (80027c8 <main+0x5fc>)
 8002702:	785a      	ldrb	r2, [r3, #1]
 8002704:	4b30      	ldr	r3, [pc, #192]	@ (80027c8 <main+0x5fc>)
 8002706:	795c      	ldrb	r4, [r3, #5]
 8002708:	4b2f      	ldr	r3, [pc, #188]	@ (80027c8 <main+0x5fc>)
 800270a:	799b      	ldrb	r3, [r3, #6]
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	4623      	mov	r3, r4
 8002710:	f002 f896 	bl	8004840 <mktime>
 8002714:	4603      	mov	r3, r0
 8002716:	4a2e      	ldr	r2, [pc, #184]	@ (80027d0 <main+0x604>)
 8002718:	6013      	str	r3, [r2, #0]
				  break;
 800271a:	e0ab      	b.n	8002874 <main+0x6a8>
			  case 0x44://data: D
				  Ethernet_received = true;
 800271c:	4b2d      	ldr	r3, [pc, #180]	@ (80027d4 <main+0x608>)
 800271e:	2201      	movs	r2, #1
 8002720:	701a      	strb	r2, [r3, #0]
				  for (uint8_t i =0; i<9; i++)
 8002722:	2300      	movs	r3, #0
 8002724:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8002728:	e00d      	b.n	8002746 <main+0x57a>
				  {
					  Ethernet_received_data[i] = buf[i+1];
 800272a:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002734:	4924      	ldr	r1, [pc, #144]	@ (80027c8 <main+0x5fc>)
 8002736:	5c89      	ldrb	r1, [r1, r2]
 8002738:	4a27      	ldr	r2, [pc, #156]	@ (80027d8 <main+0x60c>)
 800273a:	54d1      	strb	r1, [r2, r3]
				  for (uint8_t i =0; i<9; i++)
 800273c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002740:	3301      	adds	r3, #1
 8002742:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8002746:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800274a:	2b08      	cmp	r3, #8
 800274c:	d9ed      	bls.n	800272a <main+0x55e>
				  }
				  break;
 800274e:	e091      	b.n	8002874 <main+0x6a8>
			  case 0x53://setting: S
				  Ethernet_setting = true;
 8002750:	4b22      	ldr	r3, [pc, #136]	@ (80027dc <main+0x610>)
 8002752:	2201      	movs	r2, #1
 8002754:	701a      	strb	r2, [r3, #0]
				  for (uint8_t i =0; i<23; i++)
 8002756:	2300      	movs	r3, #0
 8002758:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2
 800275c:	e00d      	b.n	800277a <main+0x5ae>
				  {
					  Ethernet_setting_data[i] = buf[i+1];
 800275e:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 8002768:	4917      	ldr	r1, [pc, #92]	@ (80027c8 <main+0x5fc>)
 800276a:	5c89      	ldrb	r1, [r1, r2]
 800276c:	4a1c      	ldr	r2, [pc, #112]	@ (80027e0 <main+0x614>)
 800276e:	54d1      	strb	r1, [r2, r3]
				  for (uint8_t i =0; i<23; i++)
 8002770:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 8002774:	3301      	adds	r3, #1
 8002776:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2
 800277a:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 800277e:	2b16      	cmp	r3, #22
 8002780:	d9ed      	bls.n	800275e <main+0x592>
				  }
				  break;
 8002782:	e077      	b.n	8002874 <main+0x6a8>
 8002784:	20000694 	.word	0x20000694
 8002788:	20000730 	.word	0x20000730
 800278c:	200006a4 	.word	0x200006a4
 8002790:	20000750 	.word	0x20000750
 8002794:	2000051f 	.word	0x2000051f
 8002798:	2000051c 	.word	0x2000051c
 800279c:	2000051d 	.word	0x2000051d
 80027a0:	2000051e 	.word	0x2000051e
 80027a4:	0800993c 	.word	0x0800993c
 80027a8:	08009940 	.word	0x08009940
 80027ac:	08009944 	.word	0x08009944
 80027b0:	20000584 	.word	0x20000584
 80027b4:	20000582 	.word	0x20000582
 80027b8:	2000050c 	.word	0x2000050c
 80027bc:	20000542 	.word	0x20000542
 80027c0:	20000180 	.word	0x20000180
 80027c4:	200006a0 	.word	0x200006a0
 80027c8:	20000304 	.word	0x20000304
 80027cc:	20000698 	.word	0x20000698
 80027d0:	200006d0 	.word	0x200006d0
 80027d4:	20000728 	.word	0x20000728
 80027d8:	20000550 	.word	0x20000550
 80027dc:	20000729 	.word	0x20000729
 80027e0:	2000055c 	.word	0x2000055c
			  case 0x52:// reset board R: 0; read data: 1
				  if (buf[1] == 2)
 80027e4:	4b93      	ldr	r3, [pc, #588]	@ (8002a34 <main+0x868>)
 80027e6:	785b      	ldrb	r3, [r3, #1]
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d108      	bne.n	80027fe <main+0x632>
				  {
					  send_card_to_pc = true;
 80027ec:	4b92      	ldr	r3, [pc, #584]	@ (8002a38 <main+0x86c>)
 80027ee:	2201      	movs	r2, #1
 80027f0:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 80027f2:	f002 fb67 	bl	8004ec4 <HAL_GetTick>
 80027f6:	4603      	mov	r3, r0
 80027f8:	4a90      	ldr	r2, [pc, #576]	@ (8002a3c <main+0x870>)
 80027fa:	6013      	str	r3, [r2, #0]
				  } else
				  {
					  Ethernet_read_and_reset = true;
					  Ethernet_read_and_reset_data = buf[1];
				  }
				  break;
 80027fc:	e03a      	b.n	8002874 <main+0x6a8>
				  } else if (buf[1] == 3)
 80027fe:	4b8d      	ldr	r3, [pc, #564]	@ (8002a34 <main+0x868>)
 8002800:	785b      	ldrb	r3, [r3, #1]
 8002802:	2b03      	cmp	r3, #3
 8002804:	d108      	bne.n	8002818 <main+0x64c>
					  send_card_done = true;
 8002806:	4b8e      	ldr	r3, [pc, #568]	@ (8002a40 <main+0x874>)
 8002808:	2201      	movs	r2, #1
 800280a:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 800280c:	f002 fb5a 	bl	8004ec4 <HAL_GetTick>
 8002810:	4603      	mov	r3, r0
 8002812:	4a8a      	ldr	r2, [pc, #552]	@ (8002a3c <main+0x870>)
 8002814:	6013      	str	r3, [r2, #0]
				  break;
 8002816:	e02d      	b.n	8002874 <main+0x6a8>
					  Ethernet_read_and_reset = true;
 8002818:	4b8a      	ldr	r3, [pc, #552]	@ (8002a44 <main+0x878>)
 800281a:	2201      	movs	r2, #1
 800281c:	701a      	strb	r2, [r3, #0]
					  Ethernet_read_and_reset_data = buf[1];
 800281e:	4b85      	ldr	r3, [pc, #532]	@ (8002a34 <main+0x868>)
 8002820:	785a      	ldrb	r2, [r3, #1]
 8002822:	4b89      	ldr	r3, [pc, #548]	@ (8002a48 <main+0x87c>)
 8002824:	701a      	strb	r2, [r3, #0]
				  break;
 8002826:	e025      	b.n	8002874 <main+0x6a8>
			  case 0x57: // W
				  switch (buf[1])
 8002828:	4b82      	ldr	r3, [pc, #520]	@ (8002a34 <main+0x868>)
 800282a:	785b      	ldrb	r3, [r3, #1]
 800282c:	2b48      	cmp	r3, #72	@ 0x48
 800282e:	d017      	beq.n	8002860 <main+0x694>
 8002830:	2b48      	cmp	r3, #72	@ 0x48
 8002832:	dc1e      	bgt.n	8002872 <main+0x6a6>
 8002834:	2b41      	cmp	r3, #65	@ 0x41
 8002836:	d00a      	beq.n	800284e <main+0x682>
 8002838:	2b45      	cmp	r3, #69	@ 0x45
 800283a:	d11a      	bne.n	8002872 <main+0x6a6>
				  {
				  case 0x45:// E: errase
					  write_mode = true;
 800283c:	4b83      	ldr	r3, [pc, #524]	@ (8002a4c <main+0x880>)
 800283e:	2201      	movs	r2, #1
 8002840:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 8002842:	f002 fb3f 	bl	8004ec4 <HAL_GetTick>
 8002846:	4603      	mov	r3, r0
 8002848:	4a7c      	ldr	r2, [pc, #496]	@ (8002a3c <main+0x870>)
 800284a:	6013      	str	r3, [r2, #0]
					  break;
 800284c:	e011      	b.n	8002872 <main+0x6a6>
				  case 0x41:// A: add card
					  write_mode_somecard = true;
 800284e:	4b80      	ldr	r3, [pc, #512]	@ (8002a50 <main+0x884>)
 8002850:	2201      	movs	r2, #1
 8002852:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 8002854:	f002 fb36 	bl	8004ec4 <HAL_GetTick>
 8002858:	4603      	mov	r3, r0
 800285a:	4a78      	ldr	r2, [pc, #480]	@ (8002a3c <main+0x870>)
 800285c:	6013      	str	r3, [r2, #0]
					  break;
 800285e:	e008      	b.n	8002872 <main+0x6a6>
				  case 0x48:// H: add card by hand
					  write_card_by_hand = true;
 8002860:	4b7c      	ldr	r3, [pc, #496]	@ (8002a54 <main+0x888>)
 8002862:	2201      	movs	r2, #1
 8002864:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 8002866:	f002 fb2d 	bl	8004ec4 <HAL_GetTick>
 800286a:	4603      	mov	r3, r0
 800286c:	4a73      	ldr	r2, [pc, #460]	@ (8002a3c <main+0x870>)
 800286e:	6013      	str	r3, [r2, #0]
					  break;
 8002870:	bf00      	nop
				  }
				  break;
 8002872:	bf00      	nop
	  } else
	  {
		  continue;
	  }

	  if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 8002874:	4878      	ldr	r0, [pc, #480]	@ (8002a58 <main+0x88c>)
 8002876:	f002 fe8c 	bl	8005592 <HAL_CAN_GetTxMailboxesFreeLevel>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10a      	bne.n	8002896 <main+0x6ca>
	  {
		  if (HAL_CAN_AbortTxRequest(&hcan, TxMailbox) != HAL_OK)
 8002880:	4b76      	ldr	r3, [pc, #472]	@ (8002a5c <main+0x890>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4619      	mov	r1, r3
 8002886:	4874      	ldr	r0, [pc, #464]	@ (8002a58 <main+0x88c>)
 8002888:	f002 fe3f 	bl	800550a <HAL_CAN_AbortTxRequest>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <main+0x6ca>
		  {
			HAL_NVIC_SystemReset();
 8002892:	f003 fb32 	bl	8005efa <HAL_NVIC_SystemReset>
		  }
	  }

	  // check connection Ethernet
	  if (keepalive == SOCK_ESTABLISHED && (abs(HAL_GetTick() - connected) < Timeout_heartbit))
 8002896:	4b72      	ldr	r3, [pc, #456]	@ (8002a60 <main+0x894>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b17      	cmp	r3, #23
 800289c:	d110      	bne.n	80028c0 <main+0x6f4>
 800289e:	f002 fb11 	bl	8004ec4 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	4b6f      	ldr	r3, [pc, #444]	@ (8002a64 <main+0x898>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	bfb8      	it	lt
 80028ae:	425b      	neglt	r3, r3
 80028b0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80028b4:	4293      	cmp	r3, r2
 80028b6:	dc03      	bgt.n	80028c0 <main+0x6f4>
	  {
		  Ethernet_connected = true;
 80028b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002a68 <main+0x89c>)
 80028ba:	2201      	movs	r2, #1
 80028bc:	701a      	strb	r2, [r3, #0]
 80028be:	e002      	b.n	80028c6 <main+0x6fa>
	  } else
	  {
		  Ethernet_connected = false;// false
 80028c0:	4b69      	ldr	r3, [pc, #420]	@ (8002a68 <main+0x89c>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	701a      	strb	r2, [r3, #0]
	  }
	  // check connection REB
	  if (abs(HAL_GetTick() - heardbit_REB) > Timeout_heartbit)
 80028c6:	f002 fafd 	bl	8004ec4 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	4b67      	ldr	r3, [pc, #412]	@ (8002a6c <main+0x8a0>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	bfb8      	it	lt
 80028d6:	425b      	neglt	r3, r3
 80028d8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80028dc:	4293      	cmp	r3, r2
 80028de:	dd03      	ble.n	80028e8 <main+0x71c>
	  {
		  REB_connected = false;// false
 80028e0:	4b63      	ldr	r3, [pc, #396]	@ (8002a70 <main+0x8a4>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	701a      	strb	r2, [r3, #0]
 80028e6:	e002      	b.n	80028ee <main+0x722>
	  } else
	  {
		  REB_connected = true;
 80028e8:	4b61      	ldr	r3, [pc, #388]	@ (8002a70 <main+0x8a4>)
 80028ea:	2201      	movs	r2, #1
 80028ec:	701a      	strb	r2, [r3, #0]
	  }
	  //// received data from Ethernet
	  if (Ethernet_received)// 0x44
 80028ee:	4b61      	ldr	r3, [pc, #388]	@ (8002a74 <main+0x8a8>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d022      	beq.n	800293c <main+0x770>
	  {
		  Ethernet_received = false;
 80028f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002a74 <main+0x8a8>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]
		  switch (Ethernet_received_data[0])
 80028fc:	4b5e      	ldr	r3, [pc, #376]	@ (8002a78 <main+0x8ac>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d002      	beq.n	800290a <main+0x73e>
 8002904:	2b01      	cmp	r3, #1
 8002906:	d00a      	beq.n	800291e <main+0x752>
 8002908:	e018      	b.n	800293c <main+0x770>
		  {
		  case 0:
			  send_uart = 0;
 800290a:	4b5c      	ldr	r3, [pc, #368]	@ (8002a7c <main+0x8b0>)
 800290c:	2200      	movs	r2, #0
 800290e:	701a      	strb	r2, [r3, #0]
			  send_uart_to_REB = true;
 8002910:	4b5b      	ldr	r3, [pc, #364]	@ (8002a80 <main+0x8b4>)
 8002912:	2201      	movs	r2, #1
 8002914:	701a      	strb	r2, [r3, #0]
			  isSendDataEth = false;
 8002916:	4b5b      	ldr	r3, [pc, #364]	@ (8002a84 <main+0x8b8>)
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
			  break;
 800291c:	e00e      	b.n	800293c <main+0x770>
		  case 1: // data ok
			  new_card_update(&Ethernet_received_data[1], x, x_timer);
 800291e:	4a5a      	ldr	r2, [pc, #360]	@ (8002a88 <main+0x8bc>)
 8002920:	495a      	ldr	r1, [pc, #360]	@ (8002a8c <main+0x8c0>)
 8002922:	485b      	ldr	r0, [pc, #364]	@ (8002a90 <main+0x8c4>)
 8002924:	f001 fd21 	bl	800436a <new_card_update>
			  send_uart = 1;
 8002928:	4b54      	ldr	r3, [pc, #336]	@ (8002a7c <main+0x8b0>)
 800292a:	2201      	movs	r2, #1
 800292c:	701a      	strb	r2, [r3, #0]
			  send_uart_to_REB = true;
 800292e:	4b54      	ldr	r3, [pc, #336]	@ (8002a80 <main+0x8b4>)
 8002930:	2201      	movs	r2, #1
 8002932:	701a      	strb	r2, [r3, #0]
			  isSendDataEth = false;
 8002934:	4b53      	ldr	r3, [pc, #332]	@ (8002a84 <main+0x8b8>)
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
			  break;
 800293a:	bf00      	nop
		  }
	  }

	  // Nu khng nhn c Data t server sau khi gi m th, th x l offline

	  if ((isSendDataEth == true) && (!Ethernet_connected || ((HAL_GetTick() - timeSendDataEth) > 500)))
 800293c:	4b51      	ldr	r3, [pc, #324]	@ (8002a84 <main+0x8b8>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d067      	beq.n	8002a14 <main+0x848>
 8002944:	4b48      	ldr	r3, [pc, #288]	@ (8002a68 <main+0x89c>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	f083 0301 	eor.w	r3, r3, #1
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d108      	bne.n	8002964 <main+0x798>
 8002952:	f002 fab7 	bl	8004ec4 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	4b4e      	ldr	r3, [pc, #312]	@ (8002a94 <main+0x8c8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002962:	d957      	bls.n	8002a14 <main+0x848>
	  {
		  isSendDataEth = false;
 8002964:	4b47      	ldr	r3, [pc, #284]	@ (8002a84 <main+0x8b8>)
 8002966:	2200      	movs	r2, #0
 8002968:	701a      	strb	r2, [r3, #0]
		  compare_user = binary_search(number_card, wcode);
 800296a:	4b4b      	ldr	r3, [pc, #300]	@ (8002a98 <main+0x8cc>)
 800296c:	6819      	ldr	r1, [r3, #0]
 800296e:	4b4b      	ldr	r3, [pc, #300]	@ (8002a9c <main+0x8d0>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4c4b      	ldr	r4, [pc, #300]	@ (8002aa0 <main+0x8d4>)
 8002974:	463b      	mov	r3, r7
 8002976:	4618      	mov	r0, r3
 8002978:	f001 fca4 	bl	80042c4 <binary_search>
 800297c:	4625      	mov	r5, r4
 800297e:	463c      	mov	r4, r7
 8002980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002984:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002988:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		  if (compare_user.STT)
 800298c:	4b44      	ldr	r3, [pc, #272]	@ (8002aa0 <main+0x8d4>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d039      	beq.n	8002a08 <main+0x83c>
		  {
			  timeBegin = mktime(compare_user.beginYear, compare_user.beginMonth, compare_user.beginDate, compare_user.beginHour, compare_user.beginMinute);
 8002994:	4b42      	ldr	r3, [pc, #264]	@ (8002aa0 <main+0x8d4>)
 8002996:	8a18      	ldrh	r0, [r3, #16]
 8002998:	4b41      	ldr	r3, [pc, #260]	@ (8002aa0 <main+0x8d4>)
 800299a:	7c99      	ldrb	r1, [r3, #18]
 800299c:	4b40      	ldr	r3, [pc, #256]	@ (8002aa0 <main+0x8d4>)
 800299e:	7cda      	ldrb	r2, [r3, #19]
 80029a0:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa0 <main+0x8d4>)
 80029a2:	7d1c      	ldrb	r4, [r3, #20]
 80029a4:	4b3e      	ldr	r3, [pc, #248]	@ (8002aa0 <main+0x8d4>)
 80029a6:	7d5b      	ldrb	r3, [r3, #21]
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	4623      	mov	r3, r4
 80029ac:	f001 ff48 	bl	8004840 <mktime>
 80029b0:	4603      	mov	r3, r0
 80029b2:	4a3c      	ldr	r2, [pc, #240]	@ (8002aa4 <main+0x8d8>)
 80029b4:	6013      	str	r3, [r2, #0]
			  timeEnd = mktime(compare_user.endYear, compare_user.endMonth, compare_user.endDate, compare_user.endHour, compare_user.endMinute);
 80029b6:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa0 <main+0x8d4>)
 80029b8:	8ad8      	ldrh	r0, [r3, #22]
 80029ba:	4b39      	ldr	r3, [pc, #228]	@ (8002aa0 <main+0x8d4>)
 80029bc:	7e19      	ldrb	r1, [r3, #24]
 80029be:	4b38      	ldr	r3, [pc, #224]	@ (8002aa0 <main+0x8d4>)
 80029c0:	7e5a      	ldrb	r2, [r3, #25]
 80029c2:	4b37      	ldr	r3, [pc, #220]	@ (8002aa0 <main+0x8d4>)
 80029c4:	7e9c      	ldrb	r4, [r3, #26]
 80029c6:	4b36      	ldr	r3, [pc, #216]	@ (8002aa0 <main+0x8d4>)
 80029c8:	7edb      	ldrb	r3, [r3, #27]
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	4623      	mov	r3, r4
 80029ce:	f001 ff37 	bl	8004840 <mktime>
 80029d2:	4603      	mov	r3, r0
 80029d4:	4a34      	ldr	r2, [pc, #208]	@ (8002aa8 <main+0x8dc>)
 80029d6:	6013      	str	r3, [r2, #0]
			  if ((timeBegin < timeNow) && (timeEnd > timeNow))
 80029d8:	4b32      	ldr	r3, [pc, #200]	@ (8002aa4 <main+0x8d8>)
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	4b33      	ldr	r3, [pc, #204]	@ (8002aac <main+0x8e0>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d217      	bcs.n	8002a14 <main+0x848>
 80029e4:	4b30      	ldr	r3, [pc, #192]	@ (8002aa8 <main+0x8dc>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	4b30      	ldr	r3, [pc, #192]	@ (8002aac <main+0x8e0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d911      	bls.n	8002a14 <main+0x848>
			  {
				  new_card_update(compare_user.permis, x, x_timer);
 80029f0:	4a25      	ldr	r2, [pc, #148]	@ (8002a88 <main+0x8bc>)
 80029f2:	4926      	ldr	r1, [pc, #152]	@ (8002a8c <main+0x8c0>)
 80029f4:	482e      	ldr	r0, [pc, #184]	@ (8002ab0 <main+0x8e4>)
 80029f6:	f001 fcb8 	bl	800436a <new_card_update>
				  send_uart = 1;
 80029fa:	4b20      	ldr	r3, [pc, #128]	@ (8002a7c <main+0x8b0>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	701a      	strb	r2, [r3, #0]
				  send_uart_to_REB = true;
 8002a00:	4b1f      	ldr	r3, [pc, #124]	@ (8002a80 <main+0x8b4>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	701a      	strb	r2, [r3, #0]
 8002a06:	e005      	b.n	8002a14 <main+0x848>
			  }
		  } else
		  {
			  send_uart = 0;
 8002a08:	4b1c      	ldr	r3, [pc, #112]	@ (8002a7c <main+0x8b0>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	701a      	strb	r2, [r3, #0]
			  send_uart_to_REB = true;
 8002a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002a80 <main+0x8b4>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  //// setting from PC Ethernet
	  if (Ethernet_setting) // 0x53
 8002a14:	4b27      	ldr	r3, [pc, #156]	@ (8002ab4 <main+0x8e8>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 80c8 	beq.w	8002bae <main+0x9e2>
	  {
		  Ethernet_setting = false;
 8002a1e:	4b25      	ldr	r3, [pc, #148]	@ (8002ab4 <main+0x8e8>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	701a      	strb	r2, [r3, #0]
		  switch (Ethernet_setting_data[0])
 8002a24:	4b24      	ldr	r3, [pc, #144]	@ (8002ab8 <main+0x8ec>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d047      	beq.n	8002abc <main+0x8f0>
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	f000 80b4 	beq.w	8002b9a <main+0x9ce>
 8002a32:	e0bc      	b.n	8002bae <main+0x9e2>
 8002a34:	20000304 	.word	0x20000304
 8002a38:	20000725 	.word	0x20000725
 8002a3c:	2000069c 	.word	0x2000069c
 8002a40:	20000726 	.word	0x20000726
 8002a44:	2000072c 	.word	0x2000072c
 8002a48:	20000575 	.word	0x20000575
 8002a4c:	20000723 	.word	0x20000723
 8002a50:	20000722 	.word	0x20000722
 8002a54:	2000072b 	.word	0x2000072b
 8002a58:	2000009c 	.word	0x2000009c
 8002a5c:	20000590 	.word	0x20000590
 8002a60:	2000054c 	.word	0x2000054c
 8002a64:	20000698 	.word	0x20000698
 8002a68:	20000720 	.word	0x20000720
 8002a6c:	200006b4 	.word	0x200006b4
 8002a70:	20000036 	.word	0x20000036
 8002a74:	20000728 	.word	0x20000728
 8002a78:	20000550 	.word	0x20000550
 8002a7c:	20000580 	.word	0x20000580
 8002a80:	2000072f 	.word	0x2000072f
 8002a84:	20000721 	.word	0x20000721
 8002a88:	20000594 	.word	0x20000594
 8002a8c:	200006e0 	.word	0x200006e0
 8002a90:	20000551 	.word	0x20000551
 8002a94:	200006b8 	.word	0x200006b8
 8002a98:	20000694 	.word	0x20000694
 8002a9c:	2000058c 	.word	0x2000058c
 8002aa0:	20000770 	.word	0x20000770
 8002aa4:	200006d4 	.word	0x200006d4
 8002aa8:	200006d8 	.word	0x200006d8
 8002aac:	200006d0 	.word	0x200006d0
 8002ab0:	20000778 	.word	0x20000778
 8002ab4:	20000729 	.word	0x20000729
 8002ab8:	2000055c 	.word	0x2000055c
		  {
		  case 0:// setting board
			  ip1 = Ethernet_setting_data[1];
 8002abc:	4b98      	ldr	r3, [pc, #608]	@ (8002d20 <main+0xb54>)
 8002abe:	785a      	ldrb	r2, [r3, #1]
 8002ac0:	4b98      	ldr	r3, [pc, #608]	@ (8002d24 <main+0xb58>)
 8002ac2:	701a      	strb	r2, [r3, #0]
			  ip2 = Ethernet_setting_data[2];
 8002ac4:	4b96      	ldr	r3, [pc, #600]	@ (8002d20 <main+0xb54>)
 8002ac6:	789a      	ldrb	r2, [r3, #2]
 8002ac8:	4b97      	ldr	r3, [pc, #604]	@ (8002d28 <main+0xb5c>)
 8002aca:	701a      	strb	r2, [r3, #0]
			  ip3 = Ethernet_setting_data[3];
 8002acc:	4b94      	ldr	r3, [pc, #592]	@ (8002d20 <main+0xb54>)
 8002ace:	78da      	ldrb	r2, [r3, #3]
 8002ad0:	4b96      	ldr	r3, [pc, #600]	@ (8002d2c <main+0xb60>)
 8002ad2:	701a      	strb	r2, [r3, #0]
			  ip4 = Ethernet_setting_data[4];
 8002ad4:	4b92      	ldr	r3, [pc, #584]	@ (8002d20 <main+0xb54>)
 8002ad6:	791a      	ldrb	r2, [r3, #4]
 8002ad8:	4b95      	ldr	r3, [pc, #596]	@ (8002d30 <main+0xb64>)
 8002ada:	701a      	strb	r2, [r3, #0]
			  port_client = Ethernet_setting_data[5]<<8|Ethernet_setting_data[6];
 8002adc:	4b90      	ldr	r3, [pc, #576]	@ (8002d20 <main+0xb54>)
 8002ade:	795b      	ldrb	r3, [r3, #5]
 8002ae0:	b21b      	sxth	r3, r3
 8002ae2:	021b      	lsls	r3, r3, #8
 8002ae4:	b21a      	sxth	r2, r3
 8002ae6:	4b8e      	ldr	r3, [pc, #568]	@ (8002d20 <main+0xb54>)
 8002ae8:	799b      	ldrb	r3, [r3, #6]
 8002aea:	b21b      	sxth	r3, r3
 8002aec:	4313      	orrs	r3, r2
 8002aee:	b21b      	sxth	r3, r3
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	4b90      	ldr	r3, [pc, #576]	@ (8002d34 <main+0xb68>)
 8002af4:	801a      	strh	r2, [r3, #0]
			  ip_server1 = Ethernet_setting_data[7];
 8002af6:	4b8a      	ldr	r3, [pc, #552]	@ (8002d20 <main+0xb54>)
 8002af8:	79da      	ldrb	r2, [r3, #7]
 8002afa:	4b8f      	ldr	r3, [pc, #572]	@ (8002d38 <main+0xb6c>)
 8002afc:	701a      	strb	r2, [r3, #0]
			  ip_server2 = Ethernet_setting_data[8];
 8002afe:	4b88      	ldr	r3, [pc, #544]	@ (8002d20 <main+0xb54>)
 8002b00:	7a1a      	ldrb	r2, [r3, #8]
 8002b02:	4b8e      	ldr	r3, [pc, #568]	@ (8002d3c <main+0xb70>)
 8002b04:	701a      	strb	r2, [r3, #0]
			  ip_server3 = Ethernet_setting_data[9];
 8002b06:	4b86      	ldr	r3, [pc, #536]	@ (8002d20 <main+0xb54>)
 8002b08:	7a5a      	ldrb	r2, [r3, #9]
 8002b0a:	4b8d      	ldr	r3, [pc, #564]	@ (8002d40 <main+0xb74>)
 8002b0c:	701a      	strb	r2, [r3, #0]
			  ip_server4 = Ethernet_setting_data[10];
 8002b0e:	4b84      	ldr	r3, [pc, #528]	@ (8002d20 <main+0xb54>)
 8002b10:	7a9a      	ldrb	r2, [r3, #10]
 8002b12:	4b8c      	ldr	r3, [pc, #560]	@ (8002d44 <main+0xb78>)
 8002b14:	701a      	strb	r2, [r3, #0]
			  port_server = Ethernet_setting_data[11]<<8|Ethernet_setting_data[12];
 8002b16:	4b82      	ldr	r3, [pc, #520]	@ (8002d20 <main+0xb54>)
 8002b18:	7adb      	ldrb	r3, [r3, #11]
 8002b1a:	b21b      	sxth	r3, r3
 8002b1c:	021b      	lsls	r3, r3, #8
 8002b1e:	b21a      	sxth	r2, r3
 8002b20:	4b7f      	ldr	r3, [pc, #508]	@ (8002d20 <main+0xb54>)
 8002b22:	7b1b      	ldrb	r3, [r3, #12]
 8002b24:	b21b      	sxth	r3, r3
 8002b26:	4313      	orrs	r3, r2
 8002b28:	b21b      	sxth	r3, r3
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	4b86      	ldr	r3, [pc, #536]	@ (8002d48 <main+0xb7c>)
 8002b2e:	801a      	strh	r2, [r3, #0]
			  time_delay = Ethernet_setting_data[13];
 8002b30:	4b7b      	ldr	r3, [pc, #492]	@ (8002d20 <main+0xb54>)
 8002b32:	7b5a      	ldrb	r2, [r3, #13]
 8002b34:	4b85      	ldr	r3, [pc, #532]	@ (8002d4c <main+0xb80>)
 8002b36:	701a      	strb	r2, [r3, #0]
			  elevator_mode = Ethernet_setting_data[14];
 8002b38:	4b79      	ldr	r3, [pc, #484]	@ (8002d20 <main+0xb54>)
 8002b3a:	7b9a      	ldrb	r2, [r3, #14]
 8002b3c:	4b84      	ldr	r3, [pc, #528]	@ (8002d50 <main+0xb84>)
 8002b3e:	701a      	strb	r2, [r3, #0]
			  lock_default_1 = Ethernet_setting_data[15]|(Ethernet_setting_data[16]<<8)|(Ethernet_setting_data[17]<<16)|(Ethernet_setting_data[18]<<24);
 8002b40:	4b77      	ldr	r3, [pc, #476]	@ (8002d20 <main+0xb54>)
 8002b42:	7bdb      	ldrb	r3, [r3, #15]
 8002b44:	461a      	mov	r2, r3
 8002b46:	4b76      	ldr	r3, [pc, #472]	@ (8002d20 <main+0xb54>)
 8002b48:	7c1b      	ldrb	r3, [r3, #16]
 8002b4a:	021b      	lsls	r3, r3, #8
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	4b74      	ldr	r3, [pc, #464]	@ (8002d20 <main+0xb54>)
 8002b50:	7c5b      	ldrb	r3, [r3, #17]
 8002b52:	041b      	lsls	r3, r3, #16
 8002b54:	431a      	orrs	r2, r3
 8002b56:	4b72      	ldr	r3, [pc, #456]	@ (8002d20 <main+0xb54>)
 8002b58:	7c9b      	ldrb	r3, [r3, #18]
 8002b5a:	061b      	lsls	r3, r3, #24
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4b7c      	ldr	r3, [pc, #496]	@ (8002d54 <main+0xb88>)
 8002b62:	601a      	str	r2, [r3, #0]
			  lock_default_2 = Ethernet_setting_data[19]|(Ethernet_setting_data[20]<<8)|(Ethernet_setting_data[21]<<16)|(Ethernet_setting_data[22]<<24);
 8002b64:	4b6e      	ldr	r3, [pc, #440]	@ (8002d20 <main+0xb54>)
 8002b66:	7cdb      	ldrb	r3, [r3, #19]
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8002d20 <main+0xb54>)
 8002b6c:	7d1b      	ldrb	r3, [r3, #20]
 8002b6e:	021b      	lsls	r3, r3, #8
 8002b70:	431a      	orrs	r2, r3
 8002b72:	4b6b      	ldr	r3, [pc, #428]	@ (8002d20 <main+0xb54>)
 8002b74:	7d5b      	ldrb	r3, [r3, #21]
 8002b76:	041b      	lsls	r3, r3, #16
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	4b69      	ldr	r3, [pc, #420]	@ (8002d20 <main+0xb54>)
 8002b7c:	7d9b      	ldrb	r3, [r3, #22]
 8002b7e:	061b      	lsls	r3, r3, #24
 8002b80:	4313      	orrs	r3, r2
 8002b82:	461a      	mov	r2, r3
 8002b84:	4b74      	ldr	r3, [pc, #464]	@ (8002d58 <main+0xb8c>)
 8002b86:	601a      	str	r2, [r3, #0]
			  save_data();
 8002b88:	f001 faa8 	bl	80040dc <save_data>
			  sendString("S", "OK");
 8002b8c:	4973      	ldr	r1, [pc, #460]	@ (8002d5c <main+0xb90>)
 8002b8e:	4874      	ldr	r0, [pc, #464]	@ (8002d60 <main+0xb94>)
 8002b90:	f001 f934 	bl	8003dfc <sendString>
			  HAL_NVIC_SystemReset();
 8002b94:	f003 f9b1 	bl	8005efa <HAL_NVIC_SystemReset>
			  break;
 8002b98:	e009      	b.n	8002bae <main+0x9e2>
		  case 1:// bypass mode
			  bypass_from_Eth = Ethernet_setting_data[1];
 8002b9a:	4b61      	ldr	r3, [pc, #388]	@ (8002d20 <main+0xb54>)
 8002b9c:	785b      	ldrb	r3, [r3, #1]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	bf14      	ite	ne
 8002ba2:	2301      	movne	r3, #1
 8002ba4:	2300      	moveq	r3, #0
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	4b6e      	ldr	r3, [pc, #440]	@ (8002d64 <main+0xb98>)
 8002baa:	701a      	strb	r2, [r3, #0]
			  break;
 8002bac:	bf00      	nop
		  }
	  }
	  /// reset or conmand read data from PC
	  if (Ethernet_read_and_reset)// 0x52
 8002bae:	4b6e      	ldr	r3, [pc, #440]	@ (8002d68 <main+0xb9c>)
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 8089 	beq.w	8002cca <main+0xafe>
	  {
		  Ethernet_read_and_reset = false;
 8002bb8:	4b6b      	ldr	r3, [pc, #428]	@ (8002d68 <main+0xb9c>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
		  switch (Ethernet_read_and_reset_data)
 8002bbe:	4b6b      	ldr	r3, [pc, #428]	@ (8002d6c <main+0xba0>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <main+0xa00>
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d003      	beq.n	8002bd2 <main+0xa06>
 8002bca:	e07e      	b.n	8002cca <main+0xafe>
		  {
		  case 0:
			  HAL_NVIC_SystemReset();
 8002bcc:	f003 f995 	bl	8005efa <HAL_NVIC_SystemReset>
			  break;
 8002bd0:	e07b      	b.n	8002cca <main+0xafe>
		  case 1:
			  data_info[0] = ip1;
 8002bd2:	4b54      	ldr	r3, [pc, #336]	@ (8002d24 <main+0xb58>)
 8002bd4:	781a      	ldrb	r2, [r3, #0]
 8002bd6:	4b66      	ldr	r3, [pc, #408]	@ (8002d70 <main+0xba4>)
 8002bd8:	701a      	strb	r2, [r3, #0]
			  data_info[1] = ip2;
 8002bda:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <main+0xb5c>)
 8002bdc:	781a      	ldrb	r2, [r3, #0]
 8002bde:	4b64      	ldr	r3, [pc, #400]	@ (8002d70 <main+0xba4>)
 8002be0:	705a      	strb	r2, [r3, #1]
			  data_info[2] = ip3;
 8002be2:	4b52      	ldr	r3, [pc, #328]	@ (8002d2c <main+0xb60>)
 8002be4:	781a      	ldrb	r2, [r3, #0]
 8002be6:	4b62      	ldr	r3, [pc, #392]	@ (8002d70 <main+0xba4>)
 8002be8:	709a      	strb	r2, [r3, #2]
			  data_info[3] = ip4;
 8002bea:	4b51      	ldr	r3, [pc, #324]	@ (8002d30 <main+0xb64>)
 8002bec:	781a      	ldrb	r2, [r3, #0]
 8002bee:	4b60      	ldr	r3, [pc, #384]	@ (8002d70 <main+0xba4>)
 8002bf0:	70da      	strb	r2, [r3, #3]
			  data_info[4] = port_client>>8;
 8002bf2:	4b50      	ldr	r3, [pc, #320]	@ (8002d34 <main+0xb68>)
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	0a1b      	lsrs	r3, r3, #8
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	4b5c      	ldr	r3, [pc, #368]	@ (8002d70 <main+0xba4>)
 8002bfe:	711a      	strb	r2, [r3, #4]
			  data_info[5] = port_client & 0xFF;
 8002c00:	4b4c      	ldr	r3, [pc, #304]	@ (8002d34 <main+0xb68>)
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	4b5a      	ldr	r3, [pc, #360]	@ (8002d70 <main+0xba4>)
 8002c08:	715a      	strb	r2, [r3, #5]
			  data_info[6] = ip_server1;
 8002c0a:	4b4b      	ldr	r3, [pc, #300]	@ (8002d38 <main+0xb6c>)
 8002c0c:	781a      	ldrb	r2, [r3, #0]
 8002c0e:	4b58      	ldr	r3, [pc, #352]	@ (8002d70 <main+0xba4>)
 8002c10:	719a      	strb	r2, [r3, #6]
			  data_info[7] = ip_server2;
 8002c12:	4b4a      	ldr	r3, [pc, #296]	@ (8002d3c <main+0xb70>)
 8002c14:	781a      	ldrb	r2, [r3, #0]
 8002c16:	4b56      	ldr	r3, [pc, #344]	@ (8002d70 <main+0xba4>)
 8002c18:	71da      	strb	r2, [r3, #7]
			  data_info[8] = ip_server3;
 8002c1a:	4b49      	ldr	r3, [pc, #292]	@ (8002d40 <main+0xb74>)
 8002c1c:	781a      	ldrb	r2, [r3, #0]
 8002c1e:	4b54      	ldr	r3, [pc, #336]	@ (8002d70 <main+0xba4>)
 8002c20:	721a      	strb	r2, [r3, #8]
			  data_info[9] = ip_server4;
 8002c22:	4b48      	ldr	r3, [pc, #288]	@ (8002d44 <main+0xb78>)
 8002c24:	781a      	ldrb	r2, [r3, #0]
 8002c26:	4b52      	ldr	r3, [pc, #328]	@ (8002d70 <main+0xba4>)
 8002c28:	725a      	strb	r2, [r3, #9]
			  data_info[10] = port_server>>8;
 8002c2a:	4b47      	ldr	r3, [pc, #284]	@ (8002d48 <main+0xb7c>)
 8002c2c:	881b      	ldrh	r3, [r3, #0]
 8002c2e:	0a1b      	lsrs	r3, r3, #8
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	4b4e      	ldr	r3, [pc, #312]	@ (8002d70 <main+0xba4>)
 8002c36:	729a      	strb	r2, [r3, #10]
			  data_info[11] = port_server & 0xFF;
 8002c38:	4b43      	ldr	r3, [pc, #268]	@ (8002d48 <main+0xb7c>)
 8002c3a:	881b      	ldrh	r3, [r3, #0]
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	4b4c      	ldr	r3, [pc, #304]	@ (8002d70 <main+0xba4>)
 8002c40:	72da      	strb	r2, [r3, #11]
			  data_info[12] = time_delay;
 8002c42:	4b42      	ldr	r3, [pc, #264]	@ (8002d4c <main+0xb80>)
 8002c44:	781a      	ldrb	r2, [r3, #0]
 8002c46:	4b4a      	ldr	r3, [pc, #296]	@ (8002d70 <main+0xba4>)
 8002c48:	731a      	strb	r2, [r3, #12]
			  data_info[13] = elevator_mode;
 8002c4a:	4b41      	ldr	r3, [pc, #260]	@ (8002d50 <main+0xb84>)
 8002c4c:	781a      	ldrb	r2, [r3, #0]
 8002c4e:	4b48      	ldr	r3, [pc, #288]	@ (8002d70 <main+0xba4>)
 8002c50:	735a      	strb	r2, [r3, #13]
			  data_info[14] = number_card>>24&0xFF;
 8002c52:	4b48      	ldr	r3, [pc, #288]	@ (8002d74 <main+0xba8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	0e1b      	lsrs	r3, r3, #24
 8002c58:	b2da      	uxtb	r2, r3
 8002c5a:	4b45      	ldr	r3, [pc, #276]	@ (8002d70 <main+0xba4>)
 8002c5c:	739a      	strb	r2, [r3, #14]
			  data_info[15] = number_card>>16&0xFF;
 8002c5e:	4b45      	ldr	r3, [pc, #276]	@ (8002d74 <main+0xba8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	0c1b      	lsrs	r3, r3, #16
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	4b42      	ldr	r3, [pc, #264]	@ (8002d70 <main+0xba4>)
 8002c68:	73da      	strb	r2, [r3, #15]
			  data_info[16] = number_card>>8&0xFF;
 8002c6a:	4b42      	ldr	r3, [pc, #264]	@ (8002d74 <main+0xba8>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	0a1b      	lsrs	r3, r3, #8
 8002c70:	b2da      	uxtb	r2, r3
 8002c72:	4b3f      	ldr	r3, [pc, #252]	@ (8002d70 <main+0xba4>)
 8002c74:	741a      	strb	r2, [r3, #16]
			  data_info[17] = number_card&0xFF;
 8002c76:	4b3f      	ldr	r3, [pc, #252]	@ (8002d74 <main+0xba8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	4b3c      	ldr	r3, [pc, #240]	@ (8002d70 <main+0xba4>)
 8002c7e:	745a      	strb	r2, [r3, #17]
			  data_info[18] = lock_default[0];
 8002c80:	4b3d      	ldr	r3, [pc, #244]	@ (8002d78 <main+0xbac>)
 8002c82:	781a      	ldrb	r2, [r3, #0]
 8002c84:	4b3a      	ldr	r3, [pc, #232]	@ (8002d70 <main+0xba4>)
 8002c86:	749a      	strb	r2, [r3, #18]
			  data_info[19] = lock_default[1];
 8002c88:	4b3b      	ldr	r3, [pc, #236]	@ (8002d78 <main+0xbac>)
 8002c8a:	785a      	ldrb	r2, [r3, #1]
 8002c8c:	4b38      	ldr	r3, [pc, #224]	@ (8002d70 <main+0xba4>)
 8002c8e:	74da      	strb	r2, [r3, #19]
			  data_info[20] = lock_default[2];
 8002c90:	4b39      	ldr	r3, [pc, #228]	@ (8002d78 <main+0xbac>)
 8002c92:	789a      	ldrb	r2, [r3, #2]
 8002c94:	4b36      	ldr	r3, [pc, #216]	@ (8002d70 <main+0xba4>)
 8002c96:	751a      	strb	r2, [r3, #20]
			  data_info[21] = lock_default[3];
 8002c98:	4b37      	ldr	r3, [pc, #220]	@ (8002d78 <main+0xbac>)
 8002c9a:	78da      	ldrb	r2, [r3, #3]
 8002c9c:	4b34      	ldr	r3, [pc, #208]	@ (8002d70 <main+0xba4>)
 8002c9e:	755a      	strb	r2, [r3, #21]
			  data_info[22] = lock_default[4];
 8002ca0:	4b35      	ldr	r3, [pc, #212]	@ (8002d78 <main+0xbac>)
 8002ca2:	791a      	ldrb	r2, [r3, #4]
 8002ca4:	4b32      	ldr	r3, [pc, #200]	@ (8002d70 <main+0xba4>)
 8002ca6:	759a      	strb	r2, [r3, #22]
			  data_info[23] = lock_default[5];
 8002ca8:	4b33      	ldr	r3, [pc, #204]	@ (8002d78 <main+0xbac>)
 8002caa:	795a      	ldrb	r2, [r3, #5]
 8002cac:	4b30      	ldr	r3, [pc, #192]	@ (8002d70 <main+0xba4>)
 8002cae:	75da      	strb	r2, [r3, #23]
			  data_info[24] = lock_default[6];
 8002cb0:	4b31      	ldr	r3, [pc, #196]	@ (8002d78 <main+0xbac>)
 8002cb2:	799a      	ldrb	r2, [r3, #6]
 8002cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002d70 <main+0xba4>)
 8002cb6:	761a      	strb	r2, [r3, #24]
			  data_info[25] = lock_default[7];
 8002cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8002d78 <main+0xbac>)
 8002cba:	79da      	ldrb	r2, [r3, #7]
 8002cbc:	4b2c      	ldr	r3, [pc, #176]	@ (8002d70 <main+0xba4>)
 8002cbe:	765a      	strb	r2, [r3, #25]
			  sendData_eth_info("R", data_info);
 8002cc0:	492b      	ldr	r1, [pc, #172]	@ (8002d70 <main+0xba4>)
 8002cc2:	482e      	ldr	r0, [pc, #184]	@ (8002d7c <main+0xbb0>)
 8002cc4:	f001 f8f0 	bl	8003ea8 <sendData_eth_info>
			  break;
 8002cc8:	bf00      	nop
		  }
	  }
	  //// send data to PC, to keep alive connection
	  if (!add_card_uart && (abs(HAL_GetTick() - time_check) > 5000))
 8002cca:	4b2d      	ldr	r3, [pc, #180]	@ (8002d80 <main+0xbb4>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	f083 0301 	eor.w	r3, r3, #1
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 80c9 	beq.w	8002e6c <main+0xca0>
 8002cda:	f002 f8f3 	bl	8004ec4 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	4b28      	ldr	r3, [pc, #160]	@ (8002d84 <main+0xbb8>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	bfb8      	it	lt
 8002cea:	425b      	neglt	r3, r3
 8002cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	f340 80bb 	ble.w	8002e6c <main+0xca0>
	  {
		  keepalive = reconect_eth(SOCK_NUM);
 8002cf6:	2000      	movs	r0, #0
 8002cf8:	f001 fc84 	bl	8004604 <reconect_eth>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	461a      	mov	r2, r3
 8002d00:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <main+0xbbc>)
 8002d02:	701a      	strb	r2, [r3, #0]
		  if (keepalive == SOCK_ESTABLISHED)
 8002d04:	4b20      	ldr	r3, [pc, #128]	@ (8002d88 <main+0xbbc>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b17      	cmp	r3, #23
 8002d0a:	f040 80af 	bne.w	8002e6c <main+0xca0>
		  {
			  if (unlock_fire)
 8002d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8002d8c <main+0xbc0>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d03e      	beq.n	8002d94 <main+0xbc8>
			  {
				  c[1] = 0x46;//F
 8002d16:	4b1e      	ldr	r3, [pc, #120]	@ (8002d90 <main+0xbc4>)
 8002d18:	2246      	movs	r2, #70	@ 0x46
 8002d1a:	705a      	strb	r2, [r3, #1]
 8002d1c:	e06e      	b.n	8002dfc <main+0xc30>
 8002d1e:	bf00      	nop
 8002d20:	2000055c 	.word	0x2000055c
 8002d24:	2000051c 	.word	0x2000051c
 8002d28:	2000051d 	.word	0x2000051d
 8002d2c:	2000051e 	.word	0x2000051e
 8002d30:	2000051f 	.word	0x2000051f
 8002d34:	20000584 	.word	0x20000584
 8002d38:	20000520 	.word	0x20000520
 8002d3c:	20000521 	.word	0x20000521
 8002d40:	20000522 	.word	0x20000522
 8002d44:	20000523 	.word	0x20000523
 8002d48:	20000582 	.word	0x20000582
 8002d4c:	20000510 	.word	0x20000510
 8002d50:	20000542 	.word	0x20000542
 8002d54:	200006a8 	.word	0x200006a8
 8002d58:	200006ac 	.word	0x200006ac
 8002d5c:	08009910 	.word	0x08009910
 8002d60:	08009914 	.word	0x08009914
 8002d64:	200006dd 	.word	0x200006dd
 8002d68:	2000072c 	.word	0x2000072c
 8002d6c:	20000575 	.word	0x20000575
 8002d70:	20000524 	.word	0x20000524
 8002d74:	20000694 	.word	0x20000694
 8002d78:	20000514 	.word	0x20000514
 8002d7c:	08009918 	.word	0x08009918
 8002d80:	2000072a 	.word	0x2000072a
 8002d84:	200006b0 	.word	0x200006b0
 8002d88:	2000054c 	.word	0x2000054c
 8002d8c:	2000072e 	.word	0x2000072e
 8002d90:	20000034 	.word	0x20000034
			  } else if (bypass_from_Eth)
 8002d94:	4ba1      	ldr	r3, [pc, #644]	@ (800301c <main+0xe50>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d003      	beq.n	8002da4 <main+0xbd8>
			  {
				  c[1] = 0x50;//P
 8002d9c:	4ba0      	ldr	r3, [pc, #640]	@ (8003020 <main+0xe54>)
 8002d9e:	2250      	movs	r2, #80	@ 0x50
 8002da0:	705a      	strb	r2, [r3, #1]
 8002da2:	e02b      	b.n	8002dfc <main+0xc30>
			  } else if (bypass_from_REB)
 8002da4:	4b9f      	ldr	r3, [pc, #636]	@ (8003024 <main+0xe58>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <main+0xbe8>
			  {
				  c[1] = 0x45;//E
 8002dac:	4b9c      	ldr	r3, [pc, #624]	@ (8003020 <main+0xe54>)
 8002dae:	2245      	movs	r2, #69	@ 0x45
 8002db0:	705a      	strb	r2, [r3, #1]
 8002db2:	e023      	b.n	8002dfc <main+0xc30>
			  } else if (!REB_connected)
 8002db4:	4b9c      	ldr	r3, [pc, #624]	@ (8003028 <main+0xe5c>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	f083 0301 	eor.w	r3, r3, #1
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <main+0xbfe>
			  {
				  c[1] = 0x44;//D
 8002dc2:	4b97      	ldr	r3, [pc, #604]	@ (8003020 <main+0xe54>)
 8002dc4:	2244      	movs	r2, #68	@ 0x44
 8002dc6:	705a      	strb	r2, [r3, #1]
 8002dc8:	e018      	b.n	8002dfc <main+0xc30>
			  } else if (!HAL_GPIO_ReadPin(BYPASS_GPIO_Port, BYPASS_Pin))
 8002dca:	2104      	movs	r1, #4
 8002dcc:	4897      	ldr	r0, [pc, #604]	@ (800302c <main+0xe60>)
 8002dce:	f003 fecb 	bl	8006b68 <HAL_GPIO_ReadPin>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d103      	bne.n	8002de0 <main+0xc14>
			  {
				  c[1] = 0x43;//C
 8002dd8:	4b91      	ldr	r3, [pc, #580]	@ (8003020 <main+0xe54>)
 8002dda:	2243      	movs	r2, #67	@ 0x43
 8002ddc:	705a      	strb	r2, [r3, #1]
 8002dde:	e00d      	b.n	8002dfc <main+0xc30>
			  } else if (!Ethernet_connected)
 8002de0:	4b93      	ldr	r3, [pc, #588]	@ (8003030 <main+0xe64>)
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	f083 0301 	eor.w	r3, r3, #1
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <main+0xc2a>
			  {
				  c[1] = 0x4F;//o
 8002dee:	4b8c      	ldr	r3, [pc, #560]	@ (8003020 <main+0xe54>)
 8002df0:	224f      	movs	r2, #79	@ 0x4f
 8002df2:	705a      	strb	r2, [r3, #1]
 8002df4:	e002      	b.n	8002dfc <main+0xc30>
			  } else
			  {
				  c[1] = 0x52;//r
 8002df6:	4b8a      	ldr	r3, [pc, #552]	@ (8003020 <main+0xe54>)
 8002df8:	2252      	movs	r2, #82	@ 0x52
 8002dfa:	705a      	strb	r2, [r3, #1]
			  }
			  send(SOCK_NUM, c, 2);
 8002dfc:	2202      	movs	r2, #2
 8002dfe:	4988      	ldr	r1, [pc, #544]	@ (8003020 <main+0xe54>)
 8002e00:	2000      	movs	r0, #0
 8002e02:	f7fd ff71 	bl	8000ce8 <send>
		  }
	  }

	  while (send_card_to_pc)
 8002e06:	e031      	b.n	8002e6c <main+0xca0>
	  {
		  HAL_Delay(1000);
 8002e08:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e0c:	f002 f864 	bl	8004ed8 <HAL_Delay>
		  for (uint32_t i=0; i< number_card; i++)
 8002e10:	2300      	movs	r3, #0
 8002e12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e16:	e01c      	b.n	8002e52 <main+0xc86>
		  {
			  W25Q_FastRead_address(i*sizeof(user_info_t), sizeof(user_info_t), (uint8_t *)&send_user);
 8002e18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e1c:	015b      	lsls	r3, r3, #5
 8002e1e:	4a85      	ldr	r2, [pc, #532]	@ (8003034 <main+0xe68>)
 8002e20:	2120      	movs	r1, #32
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fe7a 	bl	8001b1c <W25Q_FastRead_address>
			  sendData_eth_CardID ("X", send_user);
 8002e28:	4e82      	ldr	r6, [pc, #520]	@ (8003034 <main+0xe68>)
 8002e2a:	466d      	mov	r5, sp
 8002e2c:	f106 040c 	add.w	r4, r6, #12
 8002e30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e34:	6823      	ldr	r3, [r4, #0]
 8002e36:	602b      	str	r3, [r5, #0]
 8002e38:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8002e3c:	487e      	ldr	r0, [pc, #504]	@ (8003038 <main+0xe6c>)
 8002e3e:	f001 f865 	bl	8003f0c <sendData_eth_CardID>
			  HAL_Delay(100);
 8002e42:	2064      	movs	r0, #100	@ 0x64
 8002e44:	f002 f848 	bl	8004ed8 <HAL_Delay>
		  for (uint32_t i=0; i< number_card; i++)
 8002e48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e52:	4b7a      	ldr	r3, [pc, #488]	@ (800303c <main+0xe70>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d3dc      	bcc.n	8002e18 <main+0xc4c>
		  }
		  send_u8_eth("X", 1);
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4875      	ldr	r0, [pc, #468]	@ (8003038 <main+0xe6c>)
 8002e62:	f000 ffb1 	bl	8003dc8 <send_u8_eth>
		  send_card_to_pc = false;
 8002e66:	4b76      	ldr	r3, [pc, #472]	@ (8003040 <main+0xe74>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	701a      	strb	r2, [r3, #0]
	  while (send_card_to_pc)
 8002e6c:	4b74      	ldr	r3, [pc, #464]	@ (8003040 <main+0xe74>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1c9      	bne.n	8002e08 <main+0xc3c>
	  }
	  while (write_mode)
 8002e74:	e16f      	b.n	8003156 <main+0xf8a>
	  {
		  HAL_Delay(1000);
 8002e76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e7a:	f002 f82d 	bl	8004ed8 <HAL_Delay>
		  uint32_t totalCard = 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		  sendString("W", "EOK");
 8002e84:	496f      	ldr	r1, [pc, #444]	@ (8003044 <main+0xe78>)
 8002e86:	4870      	ldr	r0, [pc, #448]	@ (8003048 <main+0xe7c>)
 8002e88:	f000 ffb8 	bl	8003dfc <sendString>
		  time_break = HAL_GetTick();
 8002e8c:	f002 f81a 	bl	8004ec4 <HAL_GetTick>
 8002e90:	4603      	mov	r3, r0
 8002e92:	4a6e      	ldr	r2, [pc, #440]	@ (800304c <main+0xe80>)
 8002e94:	6013      	str	r3, [r2, #0]
		  bypass_from_Eth = true;
 8002e96:	4b61      	ldr	r3, [pc, #388]	@ (800301c <main+0xe50>)
 8002e98:	2201      	movs	r2, #1
 8002e9a:	701a      	strb	r2, [r3, #0]
		  while (1)
		  {
			  lenData = getSn_RX_RSR(SOCK_NUM);
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f7fd fb00 	bl	80004a2 <getSn_RX_RSR>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4b6a      	ldr	r3, [pc, #424]	@ (8003050 <main+0xe84>)
 8002ea8:	601a      	str	r2, [r3, #0]
			  if (getSn_RX_RSR(SOCK_NUM) == lenData)
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f7fd faf9 	bl	80004a2 <getSn_RX_RSR>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	4b66      	ldr	r3, [pc, #408]	@ (8003050 <main+0xe84>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	f040 814a 	bne.w	8003152 <main+0xf86>
			  {
				  if (lenData > 500)
 8002ebe:	4b64      	ldr	r3, [pc, #400]	@ (8003050 <main+0xe84>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002ec6:	d901      	bls.n	8002ecc <main+0xd00>
				  {
					  HAL_NVIC_SystemReset();
 8002ec8:	f003 f817 	bl	8005efa <HAL_NVIC_SystemReset>
				  }
				  if (!add_card_uart && (lenData > 0))
 8002ecc:	4b61      	ldr	r3, [pc, #388]	@ (8003054 <main+0xe88>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	f083 0301 	eor.w	r3, r3, #1
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 8126 	beq.w	8003128 <main+0xf5c>
 8002edc:	4b5c      	ldr	r3, [pc, #368]	@ (8003050 <main+0xe84>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 8121 	beq.w	8003128 <main+0xf5c>
				  {
					  recv(SOCK_NUM, buf, lenData);
 8002ee6:	4b5a      	ldr	r3, [pc, #360]	@ (8003050 <main+0xe84>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	461a      	mov	r2, r3
 8002eee:	495a      	ldr	r1, [pc, #360]	@ (8003058 <main+0xe8c>)
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f7fd fff1 	bl	8000ed8 <recv>
					  if (buf[0] == 0x57)
 8002ef6:	4b58      	ldr	r3, [pc, #352]	@ (8003058 <main+0xe8c>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b57      	cmp	r3, #87	@ 0x57
 8002efc:	f040 8114 	bne.w	8003128 <main+0xf5c>
					  {
						  if (buf[1] == 0x44)
 8002f00:	4b55      	ldr	r3, [pc, #340]	@ (8003058 <main+0xe8c>)
 8002f02:	785b      	ldrb	r3, [r3, #1]
 8002f04:	2b44      	cmp	r3, #68	@ 0x44
 8002f06:	f040 80ad 	bne.w	8003064 <main+0xe98>
						  {
							  totalCard++;
 8002f0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f0e:	3301      	adds	r3, #1
 8002f10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
							  write_user.STT = totalCard;
 8002f14:	4a51      	ldr	r2, [pc, #324]	@ (800305c <main+0xe90>)
 8002f16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f1a:	6013      	str	r3, [r2, #0]
							  write_user.cardID =  buf[2]<<24|buf[3]<<16|buf[4]<<8|buf[5];
 8002f1c:	4b4e      	ldr	r3, [pc, #312]	@ (8003058 <main+0xe8c>)
 8002f1e:	789b      	ldrb	r3, [r3, #2]
 8002f20:	061a      	lsls	r2, r3, #24
 8002f22:	4b4d      	ldr	r3, [pc, #308]	@ (8003058 <main+0xe8c>)
 8002f24:	78db      	ldrb	r3, [r3, #3]
 8002f26:	041b      	lsls	r3, r3, #16
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	4b4b      	ldr	r3, [pc, #300]	@ (8003058 <main+0xe8c>)
 8002f2c:	791b      	ldrb	r3, [r3, #4]
 8002f2e:	021b      	lsls	r3, r3, #8
 8002f30:	4313      	orrs	r3, r2
 8002f32:	4a49      	ldr	r2, [pc, #292]	@ (8003058 <main+0xe8c>)
 8002f34:	7952      	ldrb	r2, [r2, #5]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4b48      	ldr	r3, [pc, #288]	@ (800305c <main+0xe90>)
 8002f3c:	605a      	str	r2, [r3, #4]
							  write_user.permis[0] = buf[6];
 8002f3e:	4b46      	ldr	r3, [pc, #280]	@ (8003058 <main+0xe8c>)
 8002f40:	799a      	ldrb	r2, [r3, #6]
 8002f42:	4b46      	ldr	r3, [pc, #280]	@ (800305c <main+0xe90>)
 8002f44:	721a      	strb	r2, [r3, #8]
							  write_user.permis[1] = buf[7];
 8002f46:	4b44      	ldr	r3, [pc, #272]	@ (8003058 <main+0xe8c>)
 8002f48:	79da      	ldrb	r2, [r3, #7]
 8002f4a:	4b44      	ldr	r3, [pc, #272]	@ (800305c <main+0xe90>)
 8002f4c:	725a      	strb	r2, [r3, #9]
							  write_user.permis[2] = buf[8];
 8002f4e:	4b42      	ldr	r3, [pc, #264]	@ (8003058 <main+0xe8c>)
 8002f50:	7a1a      	ldrb	r2, [r3, #8]
 8002f52:	4b42      	ldr	r3, [pc, #264]	@ (800305c <main+0xe90>)
 8002f54:	729a      	strb	r2, [r3, #10]
							  write_user.permis[3] = buf[9];
 8002f56:	4b40      	ldr	r3, [pc, #256]	@ (8003058 <main+0xe8c>)
 8002f58:	7a5a      	ldrb	r2, [r3, #9]
 8002f5a:	4b40      	ldr	r3, [pc, #256]	@ (800305c <main+0xe90>)
 8002f5c:	72da      	strb	r2, [r3, #11]
							  write_user.permis[4] = buf[10];
 8002f5e:	4b3e      	ldr	r3, [pc, #248]	@ (8003058 <main+0xe8c>)
 8002f60:	7a9a      	ldrb	r2, [r3, #10]
 8002f62:	4b3e      	ldr	r3, [pc, #248]	@ (800305c <main+0xe90>)
 8002f64:	731a      	strb	r2, [r3, #12]
							  write_user.permis[5] = buf[11];
 8002f66:	4b3c      	ldr	r3, [pc, #240]	@ (8003058 <main+0xe8c>)
 8002f68:	7ada      	ldrb	r2, [r3, #11]
 8002f6a:	4b3c      	ldr	r3, [pc, #240]	@ (800305c <main+0xe90>)
 8002f6c:	735a      	strb	r2, [r3, #13]
							  write_user.permis[6] = buf[12];
 8002f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8003058 <main+0xe8c>)
 8002f70:	7b1a      	ldrb	r2, [r3, #12]
 8002f72:	4b3a      	ldr	r3, [pc, #232]	@ (800305c <main+0xe90>)
 8002f74:	739a      	strb	r2, [r3, #14]
							  write_user.permis[7] = buf[13];
 8002f76:	4b38      	ldr	r3, [pc, #224]	@ (8003058 <main+0xe8c>)
 8002f78:	7b5a      	ldrb	r2, [r3, #13]
 8002f7a:	4b38      	ldr	r3, [pc, #224]	@ (800305c <main+0xe90>)
 8002f7c:	73da      	strb	r2, [r3, #15]
							  write_user.beginDate = buf[14];
 8002f7e:	4b36      	ldr	r3, [pc, #216]	@ (8003058 <main+0xe8c>)
 8002f80:	7b9a      	ldrb	r2, [r3, #14]
 8002f82:	4b36      	ldr	r3, [pc, #216]	@ (800305c <main+0xe90>)
 8002f84:	74da      	strb	r2, [r3, #19]
							  write_user.beginMonth = buf[15];
 8002f86:	4b34      	ldr	r3, [pc, #208]	@ (8003058 <main+0xe8c>)
 8002f88:	7bda      	ldrb	r2, [r3, #15]
 8002f8a:	4b34      	ldr	r3, [pc, #208]	@ (800305c <main+0xe90>)
 8002f8c:	749a      	strb	r2, [r3, #18]
							  write_user.beginYear = buf[16]<<8 | buf[17];
 8002f8e:	4b32      	ldr	r3, [pc, #200]	@ (8003058 <main+0xe8c>)
 8002f90:	7c1b      	ldrb	r3, [r3, #16]
 8002f92:	b21b      	sxth	r3, r3
 8002f94:	021b      	lsls	r3, r3, #8
 8002f96:	b21a      	sxth	r2, r3
 8002f98:	4b2f      	ldr	r3, [pc, #188]	@ (8003058 <main+0xe8c>)
 8002f9a:	7c5b      	ldrb	r3, [r3, #17]
 8002f9c:	b21b      	sxth	r3, r3
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	b21b      	sxth	r3, r3
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	4b2d      	ldr	r3, [pc, #180]	@ (800305c <main+0xe90>)
 8002fa6:	821a      	strh	r2, [r3, #16]
							  write_user.beginHour = buf[18];
 8002fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8003058 <main+0xe8c>)
 8002faa:	7c9a      	ldrb	r2, [r3, #18]
 8002fac:	4b2b      	ldr	r3, [pc, #172]	@ (800305c <main+0xe90>)
 8002fae:	751a      	strb	r2, [r3, #20]
							  write_user.beginMinute = buf[19];
 8002fb0:	4b29      	ldr	r3, [pc, #164]	@ (8003058 <main+0xe8c>)
 8002fb2:	7cda      	ldrb	r2, [r3, #19]
 8002fb4:	4b29      	ldr	r3, [pc, #164]	@ (800305c <main+0xe90>)
 8002fb6:	755a      	strb	r2, [r3, #21]
							  write_user.endDate = buf[20];
 8002fb8:	4b27      	ldr	r3, [pc, #156]	@ (8003058 <main+0xe8c>)
 8002fba:	7d1a      	ldrb	r2, [r3, #20]
 8002fbc:	4b27      	ldr	r3, [pc, #156]	@ (800305c <main+0xe90>)
 8002fbe:	765a      	strb	r2, [r3, #25]
							  write_user.endMonth = buf[21];
 8002fc0:	4b25      	ldr	r3, [pc, #148]	@ (8003058 <main+0xe8c>)
 8002fc2:	7d5a      	ldrb	r2, [r3, #21]
 8002fc4:	4b25      	ldr	r3, [pc, #148]	@ (800305c <main+0xe90>)
 8002fc6:	761a      	strb	r2, [r3, #24]
							  write_user.endYear = buf[22]<<8 | buf[23];
 8002fc8:	4b23      	ldr	r3, [pc, #140]	@ (8003058 <main+0xe8c>)
 8002fca:	7d9b      	ldrb	r3, [r3, #22]
 8002fcc:	b21b      	sxth	r3, r3
 8002fce:	021b      	lsls	r3, r3, #8
 8002fd0:	b21a      	sxth	r2, r3
 8002fd2:	4b21      	ldr	r3, [pc, #132]	@ (8003058 <main+0xe8c>)
 8002fd4:	7ddb      	ldrb	r3, [r3, #23]
 8002fd6:	b21b      	sxth	r3, r3
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	b21b      	sxth	r3, r3
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	4b1f      	ldr	r3, [pc, #124]	@ (800305c <main+0xe90>)
 8002fe0:	82da      	strh	r2, [r3, #22]
							  write_user.endHour = buf[24];
 8002fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8003058 <main+0xe8c>)
 8002fe4:	7e1a      	ldrb	r2, [r3, #24]
 8002fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800305c <main+0xe90>)
 8002fe8:	769a      	strb	r2, [r3, #26]
							  write_user.endMinute = buf[25];
 8002fea:	4b1b      	ldr	r3, [pc, #108]	@ (8003058 <main+0xe8c>)
 8002fec:	7e5a      	ldrb	r2, [r3, #25]
 8002fee:	4b1b      	ldr	r3, [pc, #108]	@ (800305c <main+0xe90>)
 8002ff0:	76da      	strb	r2, [r3, #27]
							  W25Q_Write_Nbytes((totalCard-1)*sizeof(user_info_t) + Block32, (uint8_t *)&write_user, sizeof(user_info_t));
 8002ff2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ff6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8002ffa:	33ff      	adds	r3, #255	@ 0xff
 8002ffc:	015b      	lsls	r3, r3, #5
 8002ffe:	2220      	movs	r2, #32
 8003000:	4916      	ldr	r1, [pc, #88]	@ (800305c <main+0xe90>)
 8003002:	4618      	mov	r0, r3
 8003004:	f7fe fe47 	bl	8001c96 <W25Q_Write_Nbytes>
							  sendString("W", "DOK");
 8003008:	4915      	ldr	r1, [pc, #84]	@ (8003060 <main+0xe94>)
 800300a:	480f      	ldr	r0, [pc, #60]	@ (8003048 <main+0xe7c>)
 800300c:	f000 fef6 	bl	8003dfc <sendString>
							  time_break = HAL_GetTick();
 8003010:	f001 ff58 	bl	8004ec4 <HAL_GetTick>
 8003014:	4603      	mov	r3, r0
 8003016:	4a0d      	ldr	r2, [pc, #52]	@ (800304c <main+0xe80>)
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	e085      	b.n	8003128 <main+0xf5c>
 800301c:	200006dd 	.word	0x200006dd
 8003020:	20000034 	.word	0x20000034
 8003024:	200006dc 	.word	0x200006dc
 8003028:	20000036 	.word	0x20000036
 800302c:	40010800 	.word	0x40010800
 8003030:	20000720 	.word	0x20000720
 8003034:	200007b0 	.word	0x200007b0
 8003038:	0800991c 	.word	0x0800991c
 800303c:	20000694 	.word	0x20000694
 8003040:	20000725 	.word	0x20000725
 8003044:	08009920 	.word	0x08009920
 8003048:	08009924 	.word	0x08009924
 800304c:	2000069c 	.word	0x2000069c
 8003050:	200006a0 	.word	0x200006a0
 8003054:	2000072a 	.word	0x2000072a
 8003058:	20000304 	.word	0x20000304
 800305c:	20000790 	.word	0x20000790
 8003060:	08009928 	.word	0x08009928
						  } else if (buf[1] == 0x43)
 8003064:	4ba9      	ldr	r3, [pc, #676]	@ (800330c <main+0x1140>)
 8003066:	785b      	ldrb	r3, [r3, #1]
 8003068:	2b43      	cmp	r3, #67	@ 0x43
 800306a:	d15d      	bne.n	8003128 <main+0xf5c>
						  {
							  write_done = true;
 800306c:	4ba8      	ldr	r3, [pc, #672]	@ (8003310 <main+0x1144>)
 800306e:	2201      	movs	r2, #1
 8003070:	701a      	strb	r2, [r3, #0]
				  }
			  } else
			  {
				  continue;
			  }
			  while (write_done)
 8003072:	e059      	b.n	8003128 <main+0xf5c>
			  {
				  for (uint8_t i=0; i<(number_card)*sizeof(user_info_t)/Sector+1; i++)
 8003074:	2300      	movs	r3, #0
 8003076:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800307a:	e00a      	b.n	8003092 <main+0xec6>
				  {
					  W25Q_Erase_Sector(i);
 800307c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8003080:	b29b      	uxth	r3, r3
 8003082:	4618      	mov	r0, r3
 8003084:	f7fe fdb6 	bl	8001bf4 <W25Q_Erase_Sector>
				  for (uint8_t i=0; i<(number_card)*sizeof(user_info_t)/Sector+1; i++)
 8003088:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800308c:	3301      	adds	r3, #1
 800308e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8003092:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8003096:	4b9f      	ldr	r3, [pc, #636]	@ (8003314 <main+0x1148>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	015b      	lsls	r3, r3, #5
 800309c:	0b1b      	lsrs	r3, r3, #12
 800309e:	3301      	adds	r3, #1
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d3eb      	bcc.n	800307c <main+0xeb0>
				  }
				  for (uint32_t i = 0; i<totalCard; i++)
 80030a4:	2300      	movs	r3, #0
 80030a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80030aa:	e016      	b.n	80030da <main+0xf0e>
				  {
					  W25Q_FastRead_address(i*sizeof(user_info_t)+ Block32, sizeof(user_info_t), (uint8_t *)&send_user);
 80030ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030b0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80030b4:	015b      	lsls	r3, r3, #5
 80030b6:	4a98      	ldr	r2, [pc, #608]	@ (8003318 <main+0x114c>)
 80030b8:	2120      	movs	r1, #32
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe fd2e 	bl	8001b1c <W25Q_FastRead_address>
					  W25Q_Write_Nbytes(i*sizeof(user_info_t), (uint8_t *)&send_user, sizeof(user_info_t));
 80030c0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030c4:	015b      	lsls	r3, r3, #5
 80030c6:	2220      	movs	r2, #32
 80030c8:	4993      	ldr	r1, [pc, #588]	@ (8003318 <main+0x114c>)
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fe fde3 	bl	8001c96 <W25Q_Write_Nbytes>
				  for (uint32_t i = 0; i<totalCard; i++)
 80030d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030d4:	3301      	adds	r3, #1
 80030d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80030da:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80030de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d3e2      	bcc.n	80030ac <main+0xee0>
				  }
				  for (uint32_t i=0; i<((totalCard*sizeof(user_info_t)/Sector)+1); i++)
 80030e6:	2300      	movs	r3, #0
 80030e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80030ec:	e00d      	b.n	800310a <main+0xf3e>
				  {
					  W25Q_Erase_Sector(i + Block32/0x1000);
 80030ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fe fd7a 	bl	8001bf4 <W25Q_Erase_Sector>
				  for (uint32_t i=0; i<((totalCard*sizeof(user_info_t)/Sector)+1); i++)
 8003100:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003104:	3301      	adds	r3, #1
 8003106:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800310a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800310e:	015b      	lsls	r3, r3, #5
 8003110:	0b1b      	lsrs	r3, r3, #12
 8003112:	3301      	adds	r3, #1
 8003114:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8003118:	429a      	cmp	r2, r3
 800311a:	d3e8      	bcc.n	80030ee <main+0xf22>
				  }
				  sendString("W", "COK");
 800311c:	497f      	ldr	r1, [pc, #508]	@ (800331c <main+0x1150>)
 800311e:	4880      	ldr	r0, [pc, #512]	@ (8003320 <main+0x1154>)
 8003120:	f000 fe6c 	bl	8003dfc <sendString>
				  HAL_NVIC_SystemReset();
 8003124:	f002 fee9 	bl	8005efa <HAL_NVIC_SystemReset>
			  while (write_done)
 8003128:	4b79      	ldr	r3, [pc, #484]	@ (8003310 <main+0x1144>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1a1      	bne.n	8003074 <main+0xea8>
			  }

			  if ((abs(HAL_GetTick() - time_break) > Timeout_online))
 8003130:	f001 fec8 	bl	8004ec4 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	4b7b      	ldr	r3, [pc, #492]	@ (8003324 <main+0x1158>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b00      	cmp	r3, #0
 800313e:	bfb8      	it	lt
 8003140:	425b      	neglt	r3, r3
 8003142:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003146:	4293      	cmp	r3, r2
 8003148:	f77f aea8 	ble.w	8002e9c <main+0xcd0>
			  {
				  HAL_NVIC_SystemReset();
 800314c:	f002 fed5 	bl	8005efa <HAL_NVIC_SystemReset>
 8003150:	e6a4      	b.n	8002e9c <main+0xcd0>
				  continue;
 8003152:	bf00      	nop
			  lenData = getSn_RX_RSR(SOCK_NUM);
 8003154:	e6a2      	b.n	8002e9c <main+0xcd0>
	  while (write_mode)
 8003156:	4b74      	ldr	r3, [pc, #464]	@ (8003328 <main+0x115c>)
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	f47f ae8b 	bne.w	8002e76 <main+0xcaa>
			  }
		  }
	  }
	  while (write_mode_somecard)
 8003160:	e257      	b.n	8003612 <main+0x1446>
	  {
		  HAL_Delay(1000);
 8003162:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003166:	f001 feb7 	bl	8004ed8 <HAL_Delay>
		  uint32_t add_card = 0;
 800316a:	2300      	movs	r3, #0
 800316c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		  sendString("W", "AOK");
 8003170:	496e      	ldr	r1, [pc, #440]	@ (800332c <main+0x1160>)
 8003172:	486b      	ldr	r0, [pc, #428]	@ (8003320 <main+0x1154>)
 8003174:	f000 fe42 	bl	8003dfc <sendString>
		  time_break = HAL_GetTick();
 8003178:	f001 fea4 	bl	8004ec4 <HAL_GetTick>
 800317c:	4603      	mov	r3, r0
 800317e:	4a69      	ldr	r2, [pc, #420]	@ (8003324 <main+0x1158>)
 8003180:	6013      	str	r3, [r2, #0]
		  bypass_from_Eth = true;
 8003182:	4b6b      	ldr	r3, [pc, #428]	@ (8003330 <main+0x1164>)
 8003184:	2201      	movs	r2, #1
 8003186:	701a      	strb	r2, [r3, #0]
		  while (1)
		  {
			  lenData = getSn_RX_RSR(SOCK_NUM);
 8003188:	2000      	movs	r0, #0
 800318a:	f7fd f98a 	bl	80004a2 <getSn_RX_RSR>
 800318e:	4603      	mov	r3, r0
 8003190:	461a      	mov	r2, r3
 8003192:	4b68      	ldr	r3, [pc, #416]	@ (8003334 <main+0x1168>)
 8003194:	601a      	str	r2, [r3, #0]
			  if (getSn_RX_RSR(SOCK_NUM) == lenData)
 8003196:	2000      	movs	r0, #0
 8003198:	f7fd f983 	bl	80004a2 <getSn_RX_RSR>
 800319c:	4603      	mov	r3, r0
 800319e:	461a      	mov	r2, r3
 80031a0:	4b64      	ldr	r3, [pc, #400]	@ (8003334 <main+0x1168>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	f040 8232 	bne.w	800360e <main+0x1442>
			  {
				  if (lenData > 512)
 80031aa:	4b62      	ldr	r3, [pc, #392]	@ (8003334 <main+0x1168>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031b2:	d901      	bls.n	80031b8 <main+0xfec>
				  {
					  HAL_NVIC_SystemReset();
 80031b4:	f002 fea1 	bl	8005efa <HAL_NVIC_SystemReset>
				  }
				  if (!add_card_uart && (lenData > 0))
 80031b8:	4b5f      	ldr	r3, [pc, #380]	@ (8003338 <main+0x116c>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	f083 0301 	eor.w	r3, r3, #1
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 820d 	beq.w	80035e2 <main+0x1416>
 80031c8:	4b5a      	ldr	r3, [pc, #360]	@ (8003334 <main+0x1168>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 8208 	beq.w	80035e2 <main+0x1416>
				  {
					  recv(SOCK_NUM, buf, lenData);
 80031d2:	4b58      	ldr	r3, [pc, #352]	@ (8003334 <main+0x1168>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	461a      	mov	r2, r3
 80031da:	494c      	ldr	r1, [pc, #304]	@ (800330c <main+0x1140>)
 80031dc:	2000      	movs	r0, #0
 80031de:	f7fd fe7b 	bl	8000ed8 <recv>
					  if (buf[0] == 0x57)
 80031e2:	4b4a      	ldr	r3, [pc, #296]	@ (800330c <main+0x1140>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b57      	cmp	r3, #87	@ 0x57
 80031e8:	f040 81fb 	bne.w	80035e2 <main+0x1416>
					  {
						  if (buf[1] == 0x44)
 80031ec:	4b47      	ldr	r3, [pc, #284]	@ (800330c <main+0x1140>)
 80031ee:	785b      	ldrb	r3, [r3, #1]
 80031f0:	2b44      	cmp	r3, #68	@ 0x44
 80031f2:	f040 80a7 	bne.w	8003344 <main+0x1178>
						  {
							  add_card++;
 80031f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031fa:	3301      	adds	r3, #1
 80031fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
							  write_user.STT++;
 8003200:	4b4e      	ldr	r3, [pc, #312]	@ (800333c <main+0x1170>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	3301      	adds	r3, #1
 8003206:	4a4d      	ldr	r2, [pc, #308]	@ (800333c <main+0x1170>)
 8003208:	6013      	str	r3, [r2, #0]
							  write_user.cardID =  buf[2]<<24|buf[3]<<16|buf[4]<<8|buf[5];
 800320a:	4b40      	ldr	r3, [pc, #256]	@ (800330c <main+0x1140>)
 800320c:	789b      	ldrb	r3, [r3, #2]
 800320e:	061a      	lsls	r2, r3, #24
 8003210:	4b3e      	ldr	r3, [pc, #248]	@ (800330c <main+0x1140>)
 8003212:	78db      	ldrb	r3, [r3, #3]
 8003214:	041b      	lsls	r3, r3, #16
 8003216:	431a      	orrs	r2, r3
 8003218:	4b3c      	ldr	r3, [pc, #240]	@ (800330c <main+0x1140>)
 800321a:	791b      	ldrb	r3, [r3, #4]
 800321c:	021b      	lsls	r3, r3, #8
 800321e:	4313      	orrs	r3, r2
 8003220:	4a3a      	ldr	r2, [pc, #232]	@ (800330c <main+0x1140>)
 8003222:	7952      	ldrb	r2, [r2, #5]
 8003224:	4313      	orrs	r3, r2
 8003226:	461a      	mov	r2, r3
 8003228:	4b44      	ldr	r3, [pc, #272]	@ (800333c <main+0x1170>)
 800322a:	605a      	str	r2, [r3, #4]
							  write_user.permis[0] = buf[6];
 800322c:	4b37      	ldr	r3, [pc, #220]	@ (800330c <main+0x1140>)
 800322e:	799a      	ldrb	r2, [r3, #6]
 8003230:	4b42      	ldr	r3, [pc, #264]	@ (800333c <main+0x1170>)
 8003232:	721a      	strb	r2, [r3, #8]
							  write_user.permis[1] = buf[7];
 8003234:	4b35      	ldr	r3, [pc, #212]	@ (800330c <main+0x1140>)
 8003236:	79da      	ldrb	r2, [r3, #7]
 8003238:	4b40      	ldr	r3, [pc, #256]	@ (800333c <main+0x1170>)
 800323a:	725a      	strb	r2, [r3, #9]
							  write_user.permis[2] = buf[8];
 800323c:	4b33      	ldr	r3, [pc, #204]	@ (800330c <main+0x1140>)
 800323e:	7a1a      	ldrb	r2, [r3, #8]
 8003240:	4b3e      	ldr	r3, [pc, #248]	@ (800333c <main+0x1170>)
 8003242:	729a      	strb	r2, [r3, #10]
							  write_user.permis[3] = buf[9];
 8003244:	4b31      	ldr	r3, [pc, #196]	@ (800330c <main+0x1140>)
 8003246:	7a5a      	ldrb	r2, [r3, #9]
 8003248:	4b3c      	ldr	r3, [pc, #240]	@ (800333c <main+0x1170>)
 800324a:	72da      	strb	r2, [r3, #11]
							  write_user.permis[4] = buf[10];
 800324c:	4b2f      	ldr	r3, [pc, #188]	@ (800330c <main+0x1140>)
 800324e:	7a9a      	ldrb	r2, [r3, #10]
 8003250:	4b3a      	ldr	r3, [pc, #232]	@ (800333c <main+0x1170>)
 8003252:	731a      	strb	r2, [r3, #12]
							  write_user.permis[5] = buf[11];
 8003254:	4b2d      	ldr	r3, [pc, #180]	@ (800330c <main+0x1140>)
 8003256:	7ada      	ldrb	r2, [r3, #11]
 8003258:	4b38      	ldr	r3, [pc, #224]	@ (800333c <main+0x1170>)
 800325a:	735a      	strb	r2, [r3, #13]
							  write_user.permis[6] = buf[12];
 800325c:	4b2b      	ldr	r3, [pc, #172]	@ (800330c <main+0x1140>)
 800325e:	7b1a      	ldrb	r2, [r3, #12]
 8003260:	4b36      	ldr	r3, [pc, #216]	@ (800333c <main+0x1170>)
 8003262:	739a      	strb	r2, [r3, #14]
							  write_user.permis[7] = buf[13];
 8003264:	4b29      	ldr	r3, [pc, #164]	@ (800330c <main+0x1140>)
 8003266:	7b5a      	ldrb	r2, [r3, #13]
 8003268:	4b34      	ldr	r3, [pc, #208]	@ (800333c <main+0x1170>)
 800326a:	73da      	strb	r2, [r3, #15]
							  write_user.beginDate = buf[14];
 800326c:	4b27      	ldr	r3, [pc, #156]	@ (800330c <main+0x1140>)
 800326e:	7b9a      	ldrb	r2, [r3, #14]
 8003270:	4b32      	ldr	r3, [pc, #200]	@ (800333c <main+0x1170>)
 8003272:	74da      	strb	r2, [r3, #19]
							  write_user.beginMonth = buf[15];
 8003274:	4b25      	ldr	r3, [pc, #148]	@ (800330c <main+0x1140>)
 8003276:	7bda      	ldrb	r2, [r3, #15]
 8003278:	4b30      	ldr	r3, [pc, #192]	@ (800333c <main+0x1170>)
 800327a:	749a      	strb	r2, [r3, #18]
							  write_user.beginYear = buf[16]<<8 | buf[17];
 800327c:	4b23      	ldr	r3, [pc, #140]	@ (800330c <main+0x1140>)
 800327e:	7c1b      	ldrb	r3, [r3, #16]
 8003280:	b21b      	sxth	r3, r3
 8003282:	021b      	lsls	r3, r3, #8
 8003284:	b21a      	sxth	r2, r3
 8003286:	4b21      	ldr	r3, [pc, #132]	@ (800330c <main+0x1140>)
 8003288:	7c5b      	ldrb	r3, [r3, #17]
 800328a:	b21b      	sxth	r3, r3
 800328c:	4313      	orrs	r3, r2
 800328e:	b21b      	sxth	r3, r3
 8003290:	b29a      	uxth	r2, r3
 8003292:	4b2a      	ldr	r3, [pc, #168]	@ (800333c <main+0x1170>)
 8003294:	821a      	strh	r2, [r3, #16]
							  write_user.beginHour = buf[18];
 8003296:	4b1d      	ldr	r3, [pc, #116]	@ (800330c <main+0x1140>)
 8003298:	7c9a      	ldrb	r2, [r3, #18]
 800329a:	4b28      	ldr	r3, [pc, #160]	@ (800333c <main+0x1170>)
 800329c:	751a      	strb	r2, [r3, #20]
							  write_user.beginMinute = buf[19];
 800329e:	4b1b      	ldr	r3, [pc, #108]	@ (800330c <main+0x1140>)
 80032a0:	7cda      	ldrb	r2, [r3, #19]
 80032a2:	4b26      	ldr	r3, [pc, #152]	@ (800333c <main+0x1170>)
 80032a4:	755a      	strb	r2, [r3, #21]
							  write_user.endDate = buf[20];
 80032a6:	4b19      	ldr	r3, [pc, #100]	@ (800330c <main+0x1140>)
 80032a8:	7d1a      	ldrb	r2, [r3, #20]
 80032aa:	4b24      	ldr	r3, [pc, #144]	@ (800333c <main+0x1170>)
 80032ac:	765a      	strb	r2, [r3, #25]
							  write_user.endMonth = buf[21];
 80032ae:	4b17      	ldr	r3, [pc, #92]	@ (800330c <main+0x1140>)
 80032b0:	7d5a      	ldrb	r2, [r3, #21]
 80032b2:	4b22      	ldr	r3, [pc, #136]	@ (800333c <main+0x1170>)
 80032b4:	761a      	strb	r2, [r3, #24]
							  write_user.endYear = buf[22]<<8 | buf[23];
 80032b6:	4b15      	ldr	r3, [pc, #84]	@ (800330c <main+0x1140>)
 80032b8:	7d9b      	ldrb	r3, [r3, #22]
 80032ba:	b21b      	sxth	r3, r3
 80032bc:	021b      	lsls	r3, r3, #8
 80032be:	b21a      	sxth	r2, r3
 80032c0:	4b12      	ldr	r3, [pc, #72]	@ (800330c <main+0x1140>)
 80032c2:	7ddb      	ldrb	r3, [r3, #23]
 80032c4:	b21b      	sxth	r3, r3
 80032c6:	4313      	orrs	r3, r2
 80032c8:	b21b      	sxth	r3, r3
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	4b1b      	ldr	r3, [pc, #108]	@ (800333c <main+0x1170>)
 80032ce:	82da      	strh	r2, [r3, #22]
							  write_user.endHour = buf[24];
 80032d0:	4b0e      	ldr	r3, [pc, #56]	@ (800330c <main+0x1140>)
 80032d2:	7e1a      	ldrb	r2, [r3, #24]
 80032d4:	4b19      	ldr	r3, [pc, #100]	@ (800333c <main+0x1170>)
 80032d6:	769a      	strb	r2, [r3, #26]
							  write_user.endMinute = buf[25];
 80032d8:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <main+0x1140>)
 80032da:	7e5a      	ldrb	r2, [r3, #25]
 80032dc:	4b17      	ldr	r3, [pc, #92]	@ (800333c <main+0x1170>)
 80032de:	76da      	strb	r2, [r3, #27]
							  W25Q_Write_Nbytes((add_card-1)*sizeof(user_info_t) + Block63, (uint8_t *)&write_user, sizeof(user_info_t));
 80032e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032e4:	f503 33fb 	add.w	r3, r3, #128512	@ 0x1f600
 80032e8:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80032ec:	015b      	lsls	r3, r3, #5
 80032ee:	2220      	movs	r2, #32
 80032f0:	4912      	ldr	r1, [pc, #72]	@ (800333c <main+0x1170>)
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe fccf 	bl	8001c96 <W25Q_Write_Nbytes>
							  sendString("W", "DOK");
 80032f8:	4911      	ldr	r1, [pc, #68]	@ (8003340 <main+0x1174>)
 80032fa:	4809      	ldr	r0, [pc, #36]	@ (8003320 <main+0x1154>)
 80032fc:	f000 fd7e 	bl	8003dfc <sendString>
							  time_break = HAL_GetTick();
 8003300:	f001 fde0 	bl	8004ec4 <HAL_GetTick>
 8003304:	4603      	mov	r3, r0
 8003306:	4a07      	ldr	r2, [pc, #28]	@ (8003324 <main+0x1158>)
 8003308:	6013      	str	r3, [r2, #0]
 800330a:	e16a      	b.n	80035e2 <main+0x1416>
 800330c:	20000304 	.word	0x20000304
 8003310:	20000724 	.word	0x20000724
 8003314:	20000694 	.word	0x20000694
 8003318:	200007b0 	.word	0x200007b0
 800331c:	0800992c 	.word	0x0800992c
 8003320:	08009924 	.word	0x08009924
 8003324:	2000069c 	.word	0x2000069c
 8003328:	20000723 	.word	0x20000723
 800332c:	08009930 	.word	0x08009930
 8003330:	200006dd 	.word	0x200006dd
 8003334:	200006a0 	.word	0x200006a0
 8003338:	2000072a 	.word	0x2000072a
 800333c:	20000790 	.word	0x20000790
 8003340:	08009928 	.word	0x08009928
						  } else if (buf[1] == 0x43)
 8003344:	4bb6      	ldr	r3, [pc, #728]	@ (8003620 <main+0x1454>)
 8003346:	785b      	ldrb	r3, [r3, #1]
 8003348:	2b43      	cmp	r3, #67	@ 0x43
 800334a:	f040 814a 	bne.w	80035e2 <main+0x1416>
						  {
							  write_done = true;
 800334e:	4bb5      	ldr	r3, [pc, #724]	@ (8003624 <main+0x1458>)
 8003350:	2201      	movs	r2, #1
 8003352:	701a      	strb	r2, [r3, #0]
				  }
			  } else
			  {
				  continue;
			  }
			  while (write_done)
 8003354:	e145      	b.n	80035e2 <main+0x1416>
			  {
				  // ghi cc th hin ti vo b nh m t Block 33
				  for (uint32_t i = 0; i<number_card; i++)
 8003356:	2300      	movs	r3, #0
 8003358:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800335c:	e016      	b.n	800338c <main+0x11c0>
				  {
					  W25Q_FastRead_address(i*sizeof(user_info_t), sizeof(user_info_t), (uint8_t *)&send_user);
 800335e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003362:	015b      	lsls	r3, r3, #5
 8003364:	4ab0      	ldr	r2, [pc, #704]	@ (8003628 <main+0x145c>)
 8003366:	2120      	movs	r1, #32
 8003368:	4618      	mov	r0, r3
 800336a:	f7fe fbd7 	bl	8001b1c <W25Q_FastRead_address>
					  W25Q_Write_Nbytes(i*sizeof(user_info_t) + Block32, (uint8_t *)&send_user, sizeof(user_info_t));
 800336e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003372:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8003376:	015b      	lsls	r3, r3, #5
 8003378:	2220      	movs	r2, #32
 800337a:	49ab      	ldr	r1, [pc, #684]	@ (8003628 <main+0x145c>)
 800337c:	4618      	mov	r0, r3
 800337e:	f7fe fc8a 	bl	8001c96 <W25Q_Write_Nbytes>
				  for (uint32_t i = 0; i<number_card; i++)
 8003382:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003386:	3301      	adds	r3, #1
 8003388:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800338c:	4ba7      	ldr	r3, [pc, #668]	@ (800362c <main+0x1460>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003394:	429a      	cmp	r2, r3
 8003396:	d3e2      	bcc.n	800335e <main+0x1192>
				  }
				  // xa b nh ban u
				  for (uint8_t i=0; i<(number_card*sizeof(user_info_t)/Sector+1); i++)
 8003398:	2300      	movs	r3, #0
 800339a:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
 800339e:	e00a      	b.n	80033b6 <main+0x11ea>
				  {
					  W25Q_Erase_Sector(i);
 80033a0:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fe fc24 	bl	8001bf4 <W25Q_Erase_Sector>
				  for (uint8_t i=0; i<(number_card*sizeof(user_info_t)/Sector+1); i++)
 80033ac:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 80033b0:	3301      	adds	r3, #1
 80033b2:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
 80033b6:	f897 2093 	ldrb.w	r2, [r7, #147]	@ 0x93
 80033ba:	4b9c      	ldr	r3, [pc, #624]	@ (800362c <main+0x1460>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	015b      	lsls	r3, r3, #5
 80033c0:	0b1b      	lsrs	r3, r3, #12
 80033c2:	3301      	adds	r3, #1
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d3eb      	bcc.n	80033a0 <main+0x11d4>
				  }
				  uint32_t i = 0, j = 0, k = 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80033ce:	2300      	movs	r3, #0
 80033d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033d4:	2300      	movs	r3, #0
 80033d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				  user_info_t old_user, new_user;

				  while (i < number_card && j < add_card)
 80033da:	e06d      	b.n	80034b8 <main+0x12ec>
				  {
					  W25Q_FastRead_address(i*sizeof(user_info_t) + Block32, sizeof(user_info_t), (uint8_t *)&old_user);
 80033dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033e0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80033e4:	015b      	lsls	r3, r3, #5
 80033e6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80033ea:	2120      	movs	r1, #32
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7fe fb95 	bl	8001b1c <W25Q_FastRead_address>
					  W25Q_FastRead_address(j*sizeof(user_info_t) + Block63, sizeof(user_info_t), (uint8_t *)&new_user);
 80033f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033f6:	f503 33fc 	add.w	r3, r3, #129024	@ 0x1f800
 80033fa:	015b      	lsls	r3, r3, #5
 80033fc:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8003400:	2120      	movs	r1, #32
 8003402:	4618      	mov	r0, r3
 8003404:	f7fe fb8a 	bl	8001b1c <W25Q_FastRead_address>
					  if (old_user.cardID < new_user.cardID)
 8003408:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800340a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800340c:	429a      	cmp	r2, r3
 800340e:	d217      	bcs.n	8003440 <main+0x1274>
					  {
						  old_user.STT = k + 1;
 8003410:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003414:	3301      	adds	r3, #1
 8003416:	627b      	str	r3, [r7, #36]	@ 0x24
						  W25Q_Write_Nbytes(k*sizeof(user_info_t), (uint8_t *)&old_user, sizeof(user_info_t));
 8003418:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800341c:	015b      	lsls	r3, r3, #5
 800341e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8003422:	2220      	movs	r2, #32
 8003424:	4618      	mov	r0, r3
 8003426:	f7fe fc36 	bl	8001c96 <W25Q_Write_Nbytes>
						  i++; // Dch ch s ca mng  ly
 800342a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800342e:	3301      	adds	r3, #1
 8003430:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
						  k++;
 8003434:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003438:	3301      	adds	r3, #1
 800343a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800343e:	e03b      	b.n	80034b8 <main+0x12ec>
					  } else if (old_user.cardID > new_user.cardID)
 8003440:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003442:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003444:	429a      	cmp	r2, r3
 8003446:	d917      	bls.n	8003478 <main+0x12ac>
					  {
						  new_user.STT = k + 1;
 8003448:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800344c:	3301      	adds	r3, #1
 800344e:	647b      	str	r3, [r7, #68]	@ 0x44
						  W25Q_Write_Nbytes(k*sizeof(user_info_t), (uint8_t *)&new_user, sizeof(user_info_t));
 8003450:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003454:	015b      	lsls	r3, r3, #5
 8003456:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800345a:	2220      	movs	r2, #32
 800345c:	4618      	mov	r0, r3
 800345e:	f7fe fc1a 	bl	8001c96 <W25Q_Write_Nbytes>
						  j++; // Dch ch s ca mng  ly
 8003462:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003466:	3301      	adds	r3, #1
 8003468:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						  k++;
 800346c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003470:	3301      	adds	r3, #1
 8003472:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003476:	e01f      	b.n	80034b8 <main+0x12ec>
					  } else if (old_user.cardID == new_user.cardID)
 8003478:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800347a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800347c:	429a      	cmp	r2, r3
 800347e:	d11b      	bne.n	80034b8 <main+0x12ec>
					  {
						  new_user.STT = k + 1;
 8003480:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003484:	3301      	adds	r3, #1
 8003486:	647b      	str	r3, [r7, #68]	@ 0x44
						  W25Q_Write_Nbytes(k*sizeof(user_info_t), (uint8_t *)&new_user, sizeof(user_info_t));
 8003488:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800348c:	015b      	lsls	r3, r3, #5
 800348e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8003492:	2220      	movs	r2, #32
 8003494:	4618      	mov	r0, r3
 8003496:	f7fe fbfe 	bl	8001c96 <W25Q_Write_Nbytes>
						  j++; // Dch ch s ca mng  ly
 800349a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800349e:	3301      	adds	r3, #1
 80034a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						  i++;
 80034a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034a8:	3301      	adds	r3, #1
 80034aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
						  k++;
 80034ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034b2:	3301      	adds	r3, #1
 80034b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				  while (i < number_card && j < add_card)
 80034b8:	4b5c      	ldr	r3, [pc, #368]	@ (800362c <main+0x1460>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d228      	bcs.n	8003516 <main+0x134a>
 80034c4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80034c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d385      	bcc.n	80033dc <main+0x1210>
					  }
				  }
				  while (i < number_card)
 80034d0:	e021      	b.n	8003516 <main+0x134a>
				  {
					  W25Q_FastRead_address(i*sizeof(user_info_t) + Block32, sizeof(user_info_t), (uint8_t *)&old_user);
 80034d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034d6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80034da:	015b      	lsls	r3, r3, #5
 80034dc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80034e0:	2120      	movs	r1, #32
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7fe fb1a 	bl	8001b1c <W25Q_FastRead_address>
					  old_user.STT = k + 1;
 80034e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034ec:	3301      	adds	r3, #1
 80034ee:	627b      	str	r3, [r7, #36]	@ 0x24
					  W25Q_Write_Nbytes(k*sizeof(user_info_t), (uint8_t *)&old_user, sizeof(user_info_t));
 80034f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034f4:	015b      	lsls	r3, r3, #5
 80034f6:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80034fa:	2220      	movs	r2, #32
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7fe fbca 	bl	8001c96 <W25Q_Write_Nbytes>
					  i++;
 8003502:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003506:	3301      	adds	r3, #1
 8003508:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
					  k++;
 800350c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003510:	3301      	adds	r3, #1
 8003512:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				  while (i < number_card)
 8003516:	4b45      	ldr	r3, [pc, #276]	@ (800362c <main+0x1460>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800351e:	429a      	cmp	r2, r3
 8003520:	d3d7      	bcc.n	80034d2 <main+0x1306>
				  }
				  while (j < add_card)
 8003522:	e021      	b.n	8003568 <main+0x139c>
				  {
					  W25Q_FastRead_address(j*sizeof(user_info_t) + Block63, sizeof(user_info_t), (uint8_t *)&new_user);
 8003524:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003528:	f503 33fc 	add.w	r3, r3, #129024	@ 0x1f800
 800352c:	015b      	lsls	r3, r3, #5
 800352e:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8003532:	2120      	movs	r1, #32
 8003534:	4618      	mov	r0, r3
 8003536:	f7fe faf1 	bl	8001b1c <W25Q_FastRead_address>
					  new_user.STT = k + 1;
 800353a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800353e:	3301      	adds	r3, #1
 8003540:	647b      	str	r3, [r7, #68]	@ 0x44
					  W25Q_Write_Nbytes(k*sizeof(user_info_t), (uint8_t *)&new_user, sizeof(user_info_t));
 8003542:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003546:	015b      	lsls	r3, r3, #5
 8003548:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800354c:	2220      	movs	r2, #32
 800354e:	4618      	mov	r0, r3
 8003550:	f7fe fba1 	bl	8001c96 <W25Q_Write_Nbytes>
					  j++;
 8003554:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003558:	3301      	adds	r3, #1
 800355a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
					  k++;
 800355e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003562:	3301      	adds	r3, #1
 8003564:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				  while (j < add_card)
 8003568:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800356c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003570:	429a      	cmp	r2, r3
 8003572:	d3d7      	bcc.n	8003524 <main+0x1358>
				  }
				  for (uint32_t i=0; i<((number_card*sizeof(user_info_t)/Sector)+1); i++)
 8003574:	2300      	movs	r3, #0
 8003576:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800357a:	e00d      	b.n	8003598 <main+0x13cc>
				  {
					  W25Q_Erase_Sector(i + Block32/0x1000);
 800357c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003580:	b29b      	uxth	r3, r3
 8003582:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003586:	b29b      	uxth	r3, r3
 8003588:	4618      	mov	r0, r3
 800358a:	f7fe fb33 	bl	8001bf4 <W25Q_Erase_Sector>
				  for (uint32_t i=0; i<((number_card*sizeof(user_info_t)/Sector)+1); i++)
 800358e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003592:	3301      	adds	r3, #1
 8003594:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003598:	4b24      	ldr	r3, [pc, #144]	@ (800362c <main+0x1460>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	015b      	lsls	r3, r3, #5
 800359e:	0b1b      	lsrs	r3, r3, #12
 80035a0:	3301      	adds	r3, #1
 80035a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d3e8      	bcc.n	800357c <main+0x13b0>
				  }
				  for (uint32_t i=0; i<((add_card*sizeof(user_info_t)/Sector)+1); i++)
 80035aa:	2300      	movs	r3, #0
 80035ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035ae:	e00a      	b.n	80035c6 <main+0x13fa>
				  {
					  W25Q_Erase_Sector(i + Block63/0x1000);
 80035b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fe fb1a 	bl	8001bf4 <W25Q_Erase_Sector>
				  for (uint32_t i=0; i<((add_card*sizeof(user_info_t)/Sector)+1); i++)
 80035c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035c2:	3301      	adds	r3, #1
 80035c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80035ca:	015b      	lsls	r3, r3, #5
 80035cc:	0b1b      	lsrs	r3, r3, #12
 80035ce:	3301      	adds	r3, #1
 80035d0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d3ec      	bcc.n	80035b0 <main+0x13e4>
				  }
				  sendString("W", "COK");
 80035d6:	4916      	ldr	r1, [pc, #88]	@ (8003630 <main+0x1464>)
 80035d8:	4816      	ldr	r0, [pc, #88]	@ (8003634 <main+0x1468>)
 80035da:	f000 fc0f 	bl	8003dfc <sendString>
				  HAL_NVIC_SystemReset();
 80035de:	f002 fc8c 	bl	8005efa <HAL_NVIC_SystemReset>
			  while (write_done)
 80035e2:	4b10      	ldr	r3, [pc, #64]	@ (8003624 <main+0x1458>)
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f47f aeb5 	bne.w	8003356 <main+0x118a>
			  }

			  if (abs(HAL_GetTick() - time_break) > Timeout_online)
 80035ec:	f001 fc6a 	bl	8004ec4 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	4b11      	ldr	r3, [pc, #68]	@ (8003638 <main+0x146c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bfb8      	it	lt
 80035fc:	425b      	neglt	r3, r3
 80035fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003602:	4293      	cmp	r3, r2
 8003604:	f77f adc0 	ble.w	8003188 <main+0xfbc>
			  {
				  HAL_NVIC_SystemReset();
 8003608:	f002 fc77 	bl	8005efa <HAL_NVIC_SystemReset>
 800360c:	e5bc      	b.n	8003188 <main+0xfbc>
				  continue;
 800360e:	bf00      	nop
			  lenData = getSn_RX_RSR(SOCK_NUM);
 8003610:	e5ba      	b.n	8003188 <main+0xfbc>
	  while (write_mode_somecard)
 8003612:	4b0a      	ldr	r3, [pc, #40]	@ (800363c <main+0x1470>)
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	f47f ada3 	bne.w	8003162 <main+0xf96>
			  }
		  }
	  }
	  while (write_card_by_hand)
 800361c:	e06b      	b.n	80036f6 <main+0x152a>
 800361e:	bf00      	nop
 8003620:	20000304 	.word	0x20000304
 8003624:	20000724 	.word	0x20000724
 8003628:	200007b0 	.word	0x200007b0
 800362c:	20000694 	.word	0x20000694
 8003630:	0800992c 	.word	0x0800992c
 8003634:	08009924 	.word	0x08009924
 8003638:	2000069c 	.word	0x2000069c
 800363c:	20000722 	.word	0x20000722
	  {
		  sendString("W", "HOK");
 8003640:	4950      	ldr	r1, [pc, #320]	@ (8003784 <main+0x15b8>)
 8003642:	4851      	ldr	r0, [pc, #324]	@ (8003788 <main+0x15bc>)
 8003644:	f000 fbda 	bl	8003dfc <sendString>
		  time_break = HAL_GetTick();
 8003648:	f001 fc3c 	bl	8004ec4 <HAL_GetTick>
 800364c:	4603      	mov	r3, r0
 800364e:	4a4f      	ldr	r2, [pc, #316]	@ (800378c <main+0x15c0>)
 8003650:	6013      	str	r3, [r2, #0]
		  bypass_from_Eth = true;
 8003652:	4b4f      	ldr	r3, [pc, #316]	@ (8003790 <main+0x15c4>)
 8003654:	2201      	movs	r2, #1
 8003656:	701a      	strb	r2, [r3, #0]
		  while (1)
		  {
			  lenData = getSn_RX_RSR(SOCK_NUM);
 8003658:	2000      	movs	r0, #0
 800365a:	f7fc ff22 	bl	80004a2 <getSn_RX_RSR>
 800365e:	4603      	mov	r3, r0
 8003660:	461a      	mov	r2, r3
 8003662:	4b4c      	ldr	r3, [pc, #304]	@ (8003794 <main+0x15c8>)
 8003664:	601a      	str	r2, [r3, #0]
			  if (getSn_RX_RSR(SOCK_NUM) == lenData)
 8003666:	2000      	movs	r0, #0
 8003668:	f7fc ff1b 	bl	80004a2 <getSn_RX_RSR>
 800366c:	4603      	mov	r3, r0
 800366e:	461a      	mov	r2, r3
 8003670:	4b48      	ldr	r3, [pc, #288]	@ (8003794 <main+0x15c8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	429a      	cmp	r2, r3
 8003676:	d11c      	bne.n	80036b2 <main+0x14e6>
			  {
				  if (lenData > 512)
 8003678:	4b46      	ldr	r3, [pc, #280]	@ (8003794 <main+0x15c8>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003680:	d901      	bls.n	8003686 <main+0x14ba>
				  {
					  HAL_NVIC_SystemReset();
 8003682:	f002 fc3a 	bl	8005efa <HAL_NVIC_SystemReset>
				  }
				  if (lenData > 0)
 8003686:	4b43      	ldr	r3, [pc, #268]	@ (8003794 <main+0x15c8>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d011      	beq.n	80036b2 <main+0x14e6>
				  {
					  recv(SOCK_NUM, buf, lenData);
 800368e:	4b41      	ldr	r3, [pc, #260]	@ (8003794 <main+0x15c8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	b29b      	uxth	r3, r3
 8003694:	461a      	mov	r2, r3
 8003696:	4940      	ldr	r1, [pc, #256]	@ (8003798 <main+0x15cc>)
 8003698:	2000      	movs	r0, #0
 800369a:	f7fd fc1d 	bl	8000ed8 <recv>
					  if (buf[0] == 0x57)
 800369e:	4b3e      	ldr	r3, [pc, #248]	@ (8003798 <main+0x15cc>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b57      	cmp	r3, #87	@ 0x57
 80036a4:	d105      	bne.n	80036b2 <main+0x14e6>
					  {
						  if (buf[1] == 0x43)
 80036a6:	4b3c      	ldr	r3, [pc, #240]	@ (8003798 <main+0x15cc>)
 80036a8:	785b      	ldrb	r3, [r3, #1]
 80036aa:	2b43      	cmp	r3, #67	@ 0x43
 80036ac:	d101      	bne.n	80036b2 <main+0x14e6>
						  {
							  HAL_NVIC_SystemReset();
 80036ae:	f002 fc24 	bl	8005efa <HAL_NVIC_SystemReset>
						  }
					  }
				  }
			  }
			  if (new_wcode)
 80036b2:	4b3a      	ldr	r3, [pc, #232]	@ (800379c <main+0x15d0>)
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00d      	beq.n	80036d6 <main+0x150a>
			  {
				  new_wcode = false;
 80036ba:	4b38      	ldr	r3, [pc, #224]	@ (800379c <main+0x15d0>)
 80036bc:	2200      	movs	r2, #0
 80036be:	701a      	strb	r2, [r3, #0]
				  sendData_eth("H", wcode);
 80036c0:	4b37      	ldr	r3, [pc, #220]	@ (80037a0 <main+0x15d4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4619      	mov	r1, r3
 80036c6:	4837      	ldr	r0, [pc, #220]	@ (80037a4 <main+0x15d8>)
 80036c8:	f000 fb58 	bl	8003d7c <sendData_eth>
				  time_break = HAL_GetTick();
 80036cc:	f001 fbfa 	bl	8004ec4 <HAL_GetTick>
 80036d0:	4603      	mov	r3, r0
 80036d2:	4a2e      	ldr	r2, [pc, #184]	@ (800378c <main+0x15c0>)
 80036d4:	6013      	str	r3, [r2, #0]
			  }
			  if (abs(HAL_GetTick() - time_break) > Timeout_online)
 80036d6:	f001 fbf5 	bl	8004ec4 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	4b2b      	ldr	r3, [pc, #172]	@ (800378c <main+0x15c0>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	bfb8      	it	lt
 80036e6:	425b      	neglt	r3, r3
 80036e8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80036ec:	4293      	cmp	r3, r2
 80036ee:	ddb3      	ble.n	8003658 <main+0x148c>
			  {
				  HAL_NVIC_SystemReset();
 80036f0:	f002 fc03 	bl	8005efa <HAL_NVIC_SystemReset>
			  lenData = getSn_RX_RSR(SOCK_NUM);
 80036f4:	e7b0      	b.n	8003658 <main+0x148c>
	  while (write_card_by_hand)
 80036f6:	4b2c      	ldr	r3, [pc, #176]	@ (80037a8 <main+0x15dc>)
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1a0      	bne.n	8003640 <main+0x1474>
			  }
		  }
	  }
	  if (RST_set)
 80036fe:	4b2b      	ldr	r3, [pc, #172]	@ (80037ac <main+0x15e0>)
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d030      	beq.n	8003768 <main+0x159c>
	  {
		  if (RST_timer_last > 10000)
 8003706:	4b2a      	ldr	r3, [pc, #168]	@ (80037b0 <main+0x15e4>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800370e:	4293      	cmp	r3, r2
 8003710:	d928      	bls.n	8003764 <main+0x1598>
		  {
			  ip1 = 192;
 8003712:	4b28      	ldr	r3, [pc, #160]	@ (80037b4 <main+0x15e8>)
 8003714:	22c0      	movs	r2, #192	@ 0xc0
 8003716:	701a      	strb	r2, [r3, #0]
			  ip2 = 168;
 8003718:	4b27      	ldr	r3, [pc, #156]	@ (80037b8 <main+0x15ec>)
 800371a:	22a8      	movs	r2, #168	@ 0xa8
 800371c:	701a      	strb	r2, [r3, #0]
			  ip3 = 0;
 800371e:	4b27      	ldr	r3, [pc, #156]	@ (80037bc <main+0x15f0>)
 8003720:	2200      	movs	r2, #0
 8003722:	701a      	strb	r2, [r3, #0]
			  ip4 = 72;
 8003724:	4b26      	ldr	r3, [pc, #152]	@ (80037c0 <main+0x15f4>)
 8003726:	2248      	movs	r2, #72	@ 0x48
 8003728:	701a      	strb	r2, [r3, #0]
			  ip_server1 = 192;
 800372a:	4b26      	ldr	r3, [pc, #152]	@ (80037c4 <main+0x15f8>)
 800372c:	22c0      	movs	r2, #192	@ 0xc0
 800372e:	701a      	strb	r2, [r3, #0]
			  ip_server2 = 168;
 8003730:	4b25      	ldr	r3, [pc, #148]	@ (80037c8 <main+0x15fc>)
 8003732:	22a8      	movs	r2, #168	@ 0xa8
 8003734:	701a      	strb	r2, [r3, #0]
			  ip_server3 = 0;
 8003736:	4b25      	ldr	r3, [pc, #148]	@ (80037cc <main+0x1600>)
 8003738:	2200      	movs	r2, #0
 800373a:	701a      	strb	r2, [r3, #0]
			  ip_server4 = 2;
 800373c:	4b24      	ldr	r3, [pc, #144]	@ (80037d0 <main+0x1604>)
 800373e:	2202      	movs	r2, #2
 8003740:	701a      	strb	r2, [r3, #0]
			  port_server = 6000;
 8003742:	4b24      	ldr	r3, [pc, #144]	@ (80037d4 <main+0x1608>)
 8003744:	f241 7270 	movw	r2, #6000	@ 0x1770
 8003748:	801a      	strh	r2, [r3, #0]
			  port_client = 0;
 800374a:	4b23      	ldr	r3, [pc, #140]	@ (80037d8 <main+0x160c>)
 800374c:	2200      	movs	r2, #0
 800374e:	801a      	strh	r2, [r3, #0]
			  time_delay = 1;
 8003750:	4b22      	ldr	r3, [pc, #136]	@ (80037dc <main+0x1610>)
 8003752:	2201      	movs	r2, #1
 8003754:	701a      	strb	r2, [r3, #0]
			  elevator_mode = 0;
 8003756:	4b22      	ldr	r3, [pc, #136]	@ (80037e0 <main+0x1614>)
 8003758:	2200      	movs	r2, #0
 800375a:	701a      	strb	r2, [r3, #0]
			  W25Q_EraseChip();
 800375c:	f7fe fa31 	bl	8001bc2 <W25Q_EraseChip>
			  save_data();
 8003760:	f000 fcbc 	bl	80040dc <save_data>
		  }
		  HAL_NVIC_SystemReset();
 8003764:	f002 fbc9 	bl	8005efa <HAL_NVIC_SystemReset>
	  }
	  if (counter_reset == 100)
 8003768:	4b1e      	ldr	r3, [pc, #120]	@ (80037e4 <main+0x1618>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2b64      	cmp	r3, #100	@ 0x64
 800376e:	d101      	bne.n	8003774 <main+0x15a8>
	  {
		  HAL_NVIC_SystemReset();
 8003770:	f002 fbc3 	bl	8005efa <HAL_NVIC_SystemReset>
	  }
	  HAL_Delay(10);
 8003774:	200a      	movs	r0, #10
 8003776:	f001 fbaf 	bl	8004ed8 <HAL_Delay>
 800377a:	f7fe bf59 	b.w	8002630 <main+0x464>
		  continue;
 800377e:	bf00      	nop
	  lenData = getSn_RX_RSR(SOCK_NUM);
 8003780:	f7fe bf56 	b.w	8002630 <main+0x464>
 8003784:	08009934 	.word	0x08009934
 8003788:	08009924 	.word	0x08009924
 800378c:	2000069c 	.word	0x2000069c
 8003790:	200006dd 	.word	0x200006dd
 8003794:	200006a0 	.word	0x200006a0
 8003798:	20000304 	.word	0x20000304
 800379c:	20000727 	.word	0x20000727
 80037a0:	2000058c 	.word	0x2000058c
 80037a4:	08009938 	.word	0x08009938
 80037a8:	2000072b 	.word	0x2000072b
 80037ac:	2000072d 	.word	0x2000072d
 80037b0:	200006c4 	.word	0x200006c4
 80037b4:	2000051c 	.word	0x2000051c
 80037b8:	2000051d 	.word	0x2000051d
 80037bc:	2000051e 	.word	0x2000051e
 80037c0:	2000051f 	.word	0x2000051f
 80037c4:	20000520 	.word	0x20000520
 80037c8:	20000521 	.word	0x20000521
 80037cc:	20000522 	.word	0x20000522
 80037d0:	20000523 	.word	0x20000523
 80037d4:	20000582 	.word	0x20000582
 80037d8:	20000584 	.word	0x20000584
 80037dc:	20000510 	.word	0x20000510
 80037e0:	20000542 	.word	0x20000542
 80037e4:	200006cc 	.word	0x200006cc

080037e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b090      	sub	sp, #64	@ 0x40
 80037ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ee:	f107 0318 	add.w	r3, r7, #24
 80037f2:	2228      	movs	r2, #40	@ 0x28
 80037f4:	2100      	movs	r1, #0
 80037f6:	4618      	mov	r0, r3
 80037f8:	f006 f82e 	bl	8009858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037fc:	1d3b      	adds	r3, r7, #4
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	605a      	str	r2, [r3, #4]
 8003804:	609a      	str	r2, [r3, #8]
 8003806:	60da      	str	r2, [r3, #12]
 8003808:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800380a:	2309      	movs	r3, #9
 800380c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800380e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003812:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8003814:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003818:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800381a:	2301      	movs	r3, #1
 800381c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800381e:	2301      	movs	r3, #1
 8003820:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003822:	2302      	movs	r3, #2
 8003824:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003826:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800382a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800382c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8003830:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003832:	f107 0318 	add.w	r3, r7, #24
 8003836:	4618      	mov	r0, r3
 8003838:	f003 fa4a 	bl	8006cd0 <HAL_RCC_OscConfig>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003842:	f001 f87d 	bl	8004940 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003846:	230f      	movs	r3, #15
 8003848:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800384a:	2302      	movs	r3, #2
 800384c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003856:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003858:	2300      	movs	r3, #0
 800385a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800385c:	1d3b      	adds	r3, r7, #4
 800385e:	2102      	movs	r1, #2
 8003860:	4618      	mov	r0, r3
 8003862:	f003 fcb7 	bl	80071d4 <HAL_RCC_ClockConfig>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800386c:	f001 f868 	bl	8004940 <Error_Handler>
  }
}
 8003870:	bf00      	nop
 8003872:	3740      	adds	r7, #64	@ 0x40
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800387c:	4b17      	ldr	r3, [pc, #92]	@ (80038dc <MX_CAN_Init+0x64>)
 800387e:	4a18      	ldr	r2, [pc, #96]	@ (80038e0 <MX_CAN_Init+0x68>)
 8003880:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 60;
 8003882:	4b16      	ldr	r3, [pc, #88]	@ (80038dc <MX_CAN_Init+0x64>)
 8003884:	223c      	movs	r2, #60	@ 0x3c
 8003886:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003888:	4b14      	ldr	r3, [pc, #80]	@ (80038dc <MX_CAN_Init+0x64>)
 800388a:	2200      	movs	r2, #0
 800388c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800388e:	4b13      	ldr	r3, [pc, #76]	@ (80038dc <MX_CAN_Init+0x64>)
 8003890:	2200      	movs	r2, #0
 8003892:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_16TQ;
 8003894:	4b11      	ldr	r3, [pc, #68]	@ (80038dc <MX_CAN_Init+0x64>)
 8003896:	f44f 2270 	mov.w	r2, #983040	@ 0xf0000
 800389a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_7TQ;
 800389c:	4b0f      	ldr	r3, [pc, #60]	@ (80038dc <MX_CAN_Init+0x64>)
 800389e:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 80038a2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80038a4:	4b0d      	ldr	r3, [pc, #52]	@ (80038dc <MX_CAN_Init+0x64>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80038aa:	4b0c      	ldr	r3, [pc, #48]	@ (80038dc <MX_CAN_Init+0x64>)
 80038ac:	2201      	movs	r2, #1
 80038ae:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80038b0:	4b0a      	ldr	r3, [pc, #40]	@ (80038dc <MX_CAN_Init+0x64>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80038b6:	4b09      	ldr	r3, [pc, #36]	@ (80038dc <MX_CAN_Init+0x64>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80038bc:	4b07      	ldr	r3, [pc, #28]	@ (80038dc <MX_CAN_Init+0x64>)
 80038be:	2200      	movs	r2, #0
 80038c0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80038c2:	4b06      	ldr	r3, [pc, #24]	@ (80038dc <MX_CAN_Init+0x64>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80038c8:	4804      	ldr	r0, [pc, #16]	@ (80038dc <MX_CAN_Init+0x64>)
 80038ca:	f001 fb47 	bl	8004f5c <HAL_CAN_Init>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d001      	beq.n	80038d8 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80038d4:	f001 f834 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80038d8:	bf00      	nop
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	2000009c 	.word	0x2000009c
 80038e0:	40006400 	.word	0x40006400

080038e4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80038e8:	4b09      	ldr	r3, [pc, #36]	@ (8003910 <MX_IWDG_Init+0x2c>)
 80038ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003914 <MX_IWDG_Init+0x30>)
 80038ec:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80038ee:	4b08      	ldr	r3, [pc, #32]	@ (8003910 <MX_IWDG_Init+0x2c>)
 80038f0:	2204      	movs	r2, #4
 80038f2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1874;
 80038f4:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <MX_IWDG_Init+0x2c>)
 80038f6:	f240 7252 	movw	r2, #1874	@ 0x752
 80038fa:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80038fc:	4804      	ldr	r0, [pc, #16]	@ (8003910 <MX_IWDG_Init+0x2c>)
 80038fe:	f003 f993 	bl	8006c28 <HAL_IWDG_Init>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8003908:	f001 f81a 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800390c:	bf00      	nop
 800390e:	bd80      	pop	{r7, pc}
 8003910:	200000c4 	.word	0x200000c4
 8003914:	40003000 	.word	0x40003000

08003918 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800391c:	4b17      	ldr	r3, [pc, #92]	@ (800397c <MX_SPI1_Init+0x64>)
 800391e:	4a18      	ldr	r2, [pc, #96]	@ (8003980 <MX_SPI1_Init+0x68>)
 8003920:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003922:	4b16      	ldr	r3, [pc, #88]	@ (800397c <MX_SPI1_Init+0x64>)
 8003924:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003928:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800392a:	4b14      	ldr	r3, [pc, #80]	@ (800397c <MX_SPI1_Init+0x64>)
 800392c:	2200      	movs	r2, #0
 800392e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003930:	4b12      	ldr	r3, [pc, #72]	@ (800397c <MX_SPI1_Init+0x64>)
 8003932:	2200      	movs	r2, #0
 8003934:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003936:	4b11      	ldr	r3, [pc, #68]	@ (800397c <MX_SPI1_Init+0x64>)
 8003938:	2200      	movs	r2, #0
 800393a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800393c:	4b0f      	ldr	r3, [pc, #60]	@ (800397c <MX_SPI1_Init+0x64>)
 800393e:	2200      	movs	r2, #0
 8003940:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003942:	4b0e      	ldr	r3, [pc, #56]	@ (800397c <MX_SPI1_Init+0x64>)
 8003944:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003948:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800394a:	4b0c      	ldr	r3, [pc, #48]	@ (800397c <MX_SPI1_Init+0x64>)
 800394c:	2220      	movs	r2, #32
 800394e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003950:	4b0a      	ldr	r3, [pc, #40]	@ (800397c <MX_SPI1_Init+0x64>)
 8003952:	2200      	movs	r2, #0
 8003954:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003956:	4b09      	ldr	r3, [pc, #36]	@ (800397c <MX_SPI1_Init+0x64>)
 8003958:	2200      	movs	r2, #0
 800395a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800395c:	4b07      	ldr	r3, [pc, #28]	@ (800397c <MX_SPI1_Init+0x64>)
 800395e:	2200      	movs	r2, #0
 8003960:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003962:	4b06      	ldr	r3, [pc, #24]	@ (800397c <MX_SPI1_Init+0x64>)
 8003964:	220a      	movs	r2, #10
 8003966:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003968:	4804      	ldr	r0, [pc, #16]	@ (800397c <MX_SPI1_Init+0x64>)
 800396a:	f003 fdc3 	bl	80074f4 <HAL_SPI_Init>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003974:	f000 ffe4 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003978:	bf00      	nop
 800397a:	bd80      	pop	{r7, pc}
 800397c:	200000d0 	.word	0x200000d0
 8003980:	40013000 	.word	0x40013000

08003984 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003988:	4b17      	ldr	r3, [pc, #92]	@ (80039e8 <MX_SPI2_Init+0x64>)
 800398a:	4a18      	ldr	r2, [pc, #96]	@ (80039ec <MX_SPI2_Init+0x68>)
 800398c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800398e:	4b16      	ldr	r3, [pc, #88]	@ (80039e8 <MX_SPI2_Init+0x64>)
 8003990:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003994:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003996:	4b14      	ldr	r3, [pc, #80]	@ (80039e8 <MX_SPI2_Init+0x64>)
 8003998:	2200      	movs	r2, #0
 800399a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800399c:	4b12      	ldr	r3, [pc, #72]	@ (80039e8 <MX_SPI2_Init+0x64>)
 800399e:	2200      	movs	r2, #0
 80039a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80039a2:	4b11      	ldr	r3, [pc, #68]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80039a8:	4b0f      	ldr	r3, [pc, #60]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80039ae:	4b0e      	ldr	r3, [pc, #56]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039b6:	4b0c      	ldr	r3, [pc, #48]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039bc:	4b0a      	ldr	r3, [pc, #40]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039be:	2200      	movs	r2, #0
 80039c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80039c2:	4b09      	ldr	r3, [pc, #36]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039c8:	4b07      	ldr	r3, [pc, #28]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80039ce:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039d0:	220a      	movs	r2, #10
 80039d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80039d4:	4804      	ldr	r0, [pc, #16]	@ (80039e8 <MX_SPI2_Init+0x64>)
 80039d6:	f003 fd8d 	bl	80074f4 <HAL_SPI_Init>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80039e0:	f000 ffae 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80039e4:	bf00      	nop
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	20000128 	.word	0x20000128
 80039ec:	40003800 	.word	0x40003800

080039f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039f6:	f107 0308 	add.w	r3, r7, #8
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	605a      	str	r2, [r3, #4]
 8003a00:	609a      	str	r2, [r3, #8]
 8003a02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a04:	463b      	mov	r3, r7
 8003a06:	2200      	movs	r2, #0
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a0e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003a12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36000;
 8003a14:	4b1c      	ldr	r3, [pc, #112]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a16:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8003a1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8003a22:	4b19      	ldr	r3, [pc, #100]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a24:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003a28:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a2a:	4b17      	ldr	r3, [pc, #92]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a30:	4b15      	ldr	r3, [pc, #84]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a36:	4814      	ldr	r0, [pc, #80]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a38:	f004 faf1 	bl	800801e <HAL_TIM_Base_Init>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003a42:	f000 ff7d 	bl	8004940 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a4c:	f107 0308 	add.w	r3, r7, #8
 8003a50:	4619      	mov	r1, r3
 8003a52:	480d      	ldr	r0, [pc, #52]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a54:	f004 fc74 	bl	8008340 <HAL_TIM_ConfigClockSource>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003a5e:	f000 ff6f 	bl	8004940 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a62:	2300      	movs	r3, #0
 8003a64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a66:	2300      	movs	r3, #0
 8003a68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a6a:	463b      	mov	r3, r7
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4806      	ldr	r0, [pc, #24]	@ (8003a88 <MX_TIM2_Init+0x98>)
 8003a70:	f004 fe56 	bl	8008720 <HAL_TIMEx_MasterConfigSynchronization>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003a7a:	f000 ff61 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003a7e:	bf00      	nop
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	20000180 	.word	0x20000180

08003a8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a92:	f107 0308 	add.w	r3, r7, #8
 8003a96:	2200      	movs	r2, #0
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	605a      	str	r2, [r3, #4]
 8003a9c:	609a      	str	r2, [r3, #8]
 8003a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aa0:	463b      	mov	r3, r7
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8003b24 <MX_TIM3_Init+0x98>)
 8003aac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 36000;
 8003aae:	4b1c      	ldr	r3, [pc, #112]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003ab0:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8003ab4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003abc:	4b18      	ldr	r3, [pc, #96]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003abe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ac2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ac4:	4b16      	ldr	r3, [pc, #88]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aca:	4b15      	ldr	r3, [pc, #84]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003ad0:	4813      	ldr	r0, [pc, #76]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003ad2:	f004 faa4 	bl	800801e <HAL_TIM_Base_Init>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003adc:	f000 ff30 	bl	8004940 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ae0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ae4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003ae6:	f107 0308 	add.w	r3, r7, #8
 8003aea:	4619      	mov	r1, r3
 8003aec:	480c      	ldr	r0, [pc, #48]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003aee:	f004 fc27 	bl	8008340 <HAL_TIM_ConfigClockSource>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003af8:	f000 ff22 	bl	8004940 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003afc:	2300      	movs	r3, #0
 8003afe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b00:	2300      	movs	r3, #0
 8003b02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003b04:	463b      	mov	r3, r7
 8003b06:	4619      	mov	r1, r3
 8003b08:	4805      	ldr	r0, [pc, #20]	@ (8003b20 <MX_TIM3_Init+0x94>)
 8003b0a:	f004 fe09 	bl	8008720 <HAL_TIMEx_MasterConfigSynchronization>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003b14:	f000 ff14 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003b18:	bf00      	nop
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	200001c8 	.word	0x200001c8
 8003b24:	40000400 	.word	0x40000400

08003b28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003b2c:	4b11      	ldr	r3, [pc, #68]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b2e:	4a12      	ldr	r2, [pc, #72]	@ (8003b78 <MX_USART1_UART_Init+0x50>)
 8003b30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003b32:	4b10      	ldr	r3, [pc, #64]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b34:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003b38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b40:	4b0c      	ldr	r3, [pc, #48]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b46:	4b0b      	ldr	r3, [pc, #44]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b4c:	4b09      	ldr	r3, [pc, #36]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b4e:	220c      	movs	r2, #12
 8003b50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b52:	4b08      	ldr	r3, [pc, #32]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b58:	4b06      	ldr	r3, [pc, #24]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b5e:	4805      	ldr	r0, [pc, #20]	@ (8003b74 <MX_USART1_UART_Init+0x4c>)
 8003b60:	f004 fe4e 	bl	8008800 <HAL_UART_Init>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003b6a:	f000 fee9 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b6e:	bf00      	nop
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	20000210 	.word	0x20000210
 8003b78:	40013800 	.word	0x40013800

08003b7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b82:	4b0c      	ldr	r3, [pc, #48]	@ (8003bb4 <MX_DMA_Init+0x38>)
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	4a0b      	ldr	r2, [pc, #44]	@ (8003bb4 <MX_DMA_Init+0x38>)
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	6153      	str	r3, [r2, #20]
 8003b8e:	4b09      	ldr	r3, [pc, #36]	@ (8003bb4 <MX_DMA_Init+0x38>)
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	607b      	str	r3, [r7, #4]
 8003b98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	200f      	movs	r0, #15
 8003ba0:	f002 f981 	bl	8005ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003ba4:	200f      	movs	r0, #15
 8003ba6:	f002 f99a 	bl	8005ede <HAL_NVIC_EnableIRQ>

}
 8003baa:	bf00      	nop
 8003bac:	3708      	adds	r7, #8
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40021000 	.word	0x40021000

08003bb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bbe:	f107 0310 	add.w	r3, r7, #16
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	605a      	str	r2, [r3, #4]
 8003bc8:	609a      	str	r2, [r3, #8]
 8003bca:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bcc:	4b66      	ldr	r3, [pc, #408]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	4a65      	ldr	r2, [pc, #404]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003bd2:	f043 0310 	orr.w	r3, r3, #16
 8003bd6:	6193      	str	r3, [r2, #24]
 8003bd8:	4b63      	ldr	r3, [pc, #396]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	f003 0310 	and.w	r3, r3, #16
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003be4:	4b60      	ldr	r3, [pc, #384]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	4a5f      	ldr	r2, [pc, #380]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003bea:	f043 0320 	orr.w	r3, r3, #32
 8003bee:	6193      	str	r3, [r2, #24]
 8003bf0:	4b5d      	ldr	r3, [pc, #372]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	f003 0320 	and.w	r3, r3, #32
 8003bf8:	60bb      	str	r3, [r7, #8]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bfc:	4b5a      	ldr	r3, [pc, #360]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	4a59      	ldr	r2, [pc, #356]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003c02:	f043 0304 	orr.w	r3, r3, #4
 8003c06:	6193      	str	r3, [r2, #24]
 8003c08:	4b57      	ldr	r3, [pc, #348]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	607b      	str	r3, [r7, #4]
 8003c12:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c14:	4b54      	ldr	r3, [pc, #336]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	4a53      	ldr	r2, [pc, #332]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003c1a:	f043 0308 	orr.w	r3, r3, #8
 8003c1e:	6193      	str	r3, [r2, #24]
 8003c20:	4b51      	ldr	r3, [pc, #324]	@ (8003d68 <MX_GPIO_Init+0x1b0>)
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	603b      	str	r3, [r7, #0]
 8003c2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_STT_Pin|LED_STT_ETH_Pin|LED_BP_Pin, GPIO_PIN_RESET);
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8003c32:	484e      	ldr	r0, [pc, #312]	@ (8003d6c <MX_GPIO_Init+0x1b4>)
 8003c34:	f002 ffaf 	bl	8006b96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8003c38:	2201      	movs	r2, #1
 8003c3a:	2110      	movs	r1, #16
 8003c3c:	484c      	ldr	r0, [pc, #304]	@ (8003d70 <MX_GPIO_Init+0x1b8>)
 8003c3e:	f002 ffaa 	bl	8006b96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|S_OUT2_Pin|S_OUT1_Pin, GPIO_PIN_RESET);
 8003c42:	2200      	movs	r2, #0
 8003c44:	2132      	movs	r1, #50	@ 0x32
 8003c46:	484b      	ldr	r0, [pc, #300]	@ (8003d74 <MX_GPIO_Init+0x1bc>)
 8003c48:	f002 ffa5 	bl	8006b96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_W25_GPIO_Port, CS_W25_Pin, GPIO_PIN_SET);
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003c52:	4848      	ldr	r0, [pc, #288]	@ (8003d74 <MX_GPIO_Init+0x1bc>)
 8003c54:	f002 ff9f 	bl	8006b96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003c5e:	4844      	ldr	r0, [pc, #272]	@ (8003d70 <MX_GPIO_Init+0x1b8>)
 8003c60:	f002 ff99 	bl	8006b96 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_STT_Pin LED_STT_ETH_Pin LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_STT_Pin|LED_STT_ETH_Pin|LED_BP_Pin;
 8003c64:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003c68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c72:	2302      	movs	r3, #2
 8003c74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c76:	f107 0310 	add.w	r3, r7, #16
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	483b      	ldr	r0, [pc, #236]	@ (8003d6c <MX_GPIO_Init+0x1b4>)
 8003c7e:	f002 fdef 	bl	8006860 <HAL_GPIO_Init>

  /*Configure GPIO pin : BYPASS_Pin */
  GPIO_InitStruct.Pin = BYPASS_Pin;
 8003c82:	2304      	movs	r3, #4
 8003c84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c86:	2300      	movs	r3, #0
 8003c88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BYPASS_GPIO_Port, &GPIO_InitStruct);
 8003c8e:	f107 0310 	add.w	r3, r7, #16
 8003c92:	4619      	mov	r1, r3
 8003c94:	4836      	ldr	r0, [pc, #216]	@ (8003d70 <MX_GPIO_Init+0x1b8>)
 8003c96:	f002 fde3 	bl	8006860 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8003c9a:	2310      	movs	r3, #16
 8003c9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8003caa:	f107 0310 	add.w	r3, r7, #16
 8003cae:	4619      	mov	r1, r3
 8003cb0:	482f      	ldr	r0, [pc, #188]	@ (8003d70 <MX_GPIO_Init+0x1b8>)
 8003cb2:	f002 fdd5 	bl	8006860 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003cba:	4b2f      	ldr	r3, [pc, #188]	@ (8003d78 <MX_GPIO_Init+0x1c0>)
 8003cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cc2:	f107 0310 	add.w	r3, r7, #16
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	482a      	ldr	r0, [pc, #168]	@ (8003d74 <MX_GPIO_Init+0x1bc>)
 8003cca:	f002 fdc9 	bl	8006860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 S_OUT2_Pin S_OUT1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|S_OUT2_Pin|S_OUT1_Pin;
 8003cce:	2332      	movs	r3, #50	@ 0x32
 8003cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cda:	2302      	movs	r3, #2
 8003cdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cde:	f107 0310 	add.w	r3, r7, #16
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4823      	ldr	r0, [pc, #140]	@ (8003d74 <MX_GPIO_Init+0x1bc>)
 8003ce6:	f002 fdbb 	bl	8006860 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_W25_Pin */
  GPIO_InitStruct.Pin = CS_W25_Pin;
 8003cea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_W25_GPIO_Port, &GPIO_InitStruct);
 8003cfc:	f107 0310 	add.w	r3, r7, #16
 8003d00:	4619      	mov	r1, r3
 8003d02:	481c      	ldr	r0, [pc, #112]	@ (8003d74 <MX_GPIO_Init+0x1bc>)
 8003d04:	f002 fdac 	bl	8006860 <HAL_GPIO_Init>

  /*Configure GPIO pin : DE_Pin */
  GPIO_InitStruct.Pin = DE_Pin;
 8003d08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d16:	2302      	movs	r3, #2
 8003d18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DE_GPIO_Port, &GPIO_InitStruct);
 8003d1a:	f107 0310 	add.w	r3, r7, #16
 8003d1e:	4619      	mov	r1, r3
 8003d20:	4813      	ldr	r0, [pc, #76]	@ (8003d70 <MX_GPIO_Init+0x1b8>)
 8003d22:	f002 fd9d 	bl	8006860 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8003d26:	2340      	movs	r3, #64	@ 0x40
 8003d28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003d2a:	4b13      	ldr	r3, [pc, #76]	@ (8003d78 <MX_GPIO_Init+0x1c0>)
 8003d2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8003d32:	f107 0310 	add.w	r3, r7, #16
 8003d36:	4619      	mov	r1, r3
 8003d38:	480e      	ldr	r0, [pc, #56]	@ (8003d74 <MX_GPIO_Init+0x1bc>)
 8003d3a:	f002 fd91 	bl	8006860 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8003d3e:	2200      	movs	r2, #0
 8003d40:	2101      	movs	r1, #1
 8003d42:	2006      	movs	r0, #6
 8003d44:	f002 f8af 	bl	8005ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003d48:	2006      	movs	r0, #6
 8003d4a:	f002 f8c8 	bl	8005ede <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 7, 0);
 8003d4e:	2200      	movs	r2, #0
 8003d50:	2107      	movs	r1, #7
 8003d52:	2017      	movs	r0, #23
 8003d54:	f002 f8a7 	bl	8005ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003d58:	2017      	movs	r0, #23
 8003d5a:	f002 f8c0 	bl	8005ede <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003d5e:	bf00      	nop
 8003d60:	3720      	adds	r7, #32
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	40011000 	.word	0x40011000
 8003d70:	40010800 	.word	0x40010800
 8003d74:	40010c00 	.word	0x40010c00
 8003d78:	10210000 	.word	0x10210000

08003d7c <sendData_eth>:

/* USER CODE BEGIN 4 */
void sendData_eth (char *CMD, uint32_t data)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
	uint8_t cmd[7];
	cmd[0] = CMD[0];
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	723b      	strb	r3, [r7, #8]
	cmd[1] = data>>24&0xFF;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	0e1b      	lsrs	r3, r3, #24
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	727b      	strb	r3, [r7, #9]
	cmd[2] = data>>16&0xFF;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	0c1b      	lsrs	r3, r3, #16
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	72bb      	strb	r3, [r7, #10]
	cmd[3] = data>>8&0xFF;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	0a1b      	lsrs	r3, r3, #8
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	72fb      	strb	r3, [r7, #11]
	cmd[4] = data&0xFF;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	733b      	strb	r3, [r7, #12]
	cmd[5] = 0x0D;
 8003daa:	230d      	movs	r3, #13
 8003dac:	737b      	strb	r3, [r7, #13]
	cmd[6] = 0x0A;
 8003dae:	230a      	movs	r3, #10
 8003db0:	73bb      	strb	r3, [r7, #14]
	send(SOCK_NUM,(uint8_t *) cmd, 7);
 8003db2:	f107 0308 	add.w	r3, r7, #8
 8003db6:	2207      	movs	r2, #7
 8003db8:	4619      	mov	r1, r3
 8003dba:	2000      	movs	r0, #0
 8003dbc:	f7fc ff94 	bl	8000ce8 <send>
//	sendto(0, cmd, 5, server_ip,port_server);// send UDP
}
 8003dc0:	bf00      	nop
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <send_u8_eth>:
void send_u8_eth (char *CMD, uint8_t data)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	70fb      	strb	r3, [r7, #3]
//	char buf[10] = {0};
	uint8_t cmd[4];
	cmd[0] = CMD[0];
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	733b      	strb	r3, [r7, #12]
	cmd[1] = data;
 8003dda:	78fb      	ldrb	r3, [r7, #3]
 8003ddc:	737b      	strb	r3, [r7, #13]
	cmd[2] = 0x0D;
 8003dde:	230d      	movs	r3, #13
 8003de0:	73bb      	strb	r3, [r7, #14]
	cmd[3] = 0x0A;
 8003de2:	230a      	movs	r3, #10
 8003de4:	73fb      	strb	r3, [r7, #15]
	send(SOCK_NUM,(uint8_t *) cmd, 4);
 8003de6:	f107 030c 	add.w	r3, r7, #12
 8003dea:	2204      	movs	r2, #4
 8003dec:	4619      	mov	r1, r3
 8003dee:	2000      	movs	r0, #0
 8003df0:	f7fc ff7a 	bl	8000ce8 <send>
//	sendto(0, cmd, 5, server_ip,port_server);// send UDP
}
 8003df4:	bf00      	nop
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <sendString>:
void sendString (char *CMD, char *data)
{
 8003dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e00:	b085      	sub	sp, #20
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
 8003e06:	6039      	str	r1, [r7, #0]
 8003e08:	466b      	mov	r3, sp
 8003e0a:	461e      	mov	r6, r3
//	char buf[10] = {0};
	char cmd[strlen(data) + 3];
 8003e0c:	6838      	ldr	r0, [r7, #0]
 8003e0e:	f7fc f99d 	bl	800014c <strlen>
 8003e12:	4603      	mov	r3, r0
 8003e14:	1cd9      	adds	r1, r3, #3
 8003e16:	460b      	mov	r3, r1
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	60fb      	str	r3, [r7, #12]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	4688      	mov	r8, r1
 8003e20:	4699      	mov	r9, r3
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e36:	2300      	movs	r3, #0
 8003e38:	460c      	mov	r4, r1
 8003e3a:	461d      	mov	r5, r3
 8003e3c:	f04f 0200 	mov.w	r2, #0
 8003e40:	f04f 0300 	mov.w	r3, #0
 8003e44:	00eb      	lsls	r3, r5, #3
 8003e46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e4a:	00e2      	lsls	r2, r4, #3
 8003e4c:	1dcb      	adds	r3, r1, #7
 8003e4e:	08db      	lsrs	r3, r3, #3
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	ebad 0d03 	sub.w	sp, sp, r3
 8003e56:	466b      	mov	r3, sp
 8003e58:	3300      	adds	r3, #0
 8003e5a:	60bb      	str	r3, [r7, #8]
	strcpy(cmd,CMD);
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	68b8      	ldr	r0, [r7, #8]
 8003e60:	f005 fd36 	bl	80098d0 <strcpy>
	strcat(cmd, data);
 8003e64:	6839      	ldr	r1, [r7, #0]
 8003e66:	68b8      	ldr	r0, [r7, #8]
 8003e68:	f005 fcfe 	bl	8009868 <strcat>
	strcat(cmd, "\r\n");
 8003e6c:	68b8      	ldr	r0, [r7, #8]
 8003e6e:	f7fc f96d 	bl	800014c <strlen>
 8003e72:	4603      	mov	r3, r0
 8003e74:	461a      	mov	r2, r3
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	4413      	add	r3, r2
 8003e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ea4 <sendString+0xa8>)
 8003e7c:	8811      	ldrh	r1, [r2, #0]
 8003e7e:	7892      	ldrb	r2, [r2, #2]
 8003e80:	8019      	strh	r1, [r3, #0]
 8003e82:	709a      	strb	r2, [r3, #2]
//	cmd[1] = (data&0xFF000000)>>24;
//	cmd[2] = (data&0x00FF0000)>>16;
//	cmd[3] = (data&0x0000FF00)>>8;
//	cmd[4] = (data&0x000000FF)>>0;
	send(SOCK_NUM,(uint8_t *) cmd, strlen(cmd));
 8003e84:	68b8      	ldr	r0, [r7, #8]
 8003e86:	f7fc f961 	bl	800014c <strlen>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	68b9      	ldr	r1, [r7, #8]
 8003e92:	2000      	movs	r0, #0
 8003e94:	f7fc ff28 	bl	8000ce8 <send>
 8003e98:	46b5      	mov	sp, r6
//	sendto(0, cmd, 5, server_ip,port_server);// send UDP
}
 8003e9a:	bf00      	nop
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ea4:	08009948 	.word	0x08009948

08003ea8 <sendData_eth_info>:
void sendData_eth_info (char *CMD, uint8_t *data)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08a      	sub	sp, #40	@ 0x28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
	char cx[29];
//	strcpy(cx,CMD);
//	strcat(cx, data);
	cx[0] = CMD[0];
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	723b      	strb	r3, [r7, #8]
	for (uint8_t i=0; i<26; i++)
 8003eb8:	2300      	movs	r3, #0
 8003eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003ebe:	e010      	b.n	8003ee2 <sendData_eth_info+0x3a>
	{
		cx[i+1] = data[i];
 8003ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ec4:	683a      	ldr	r2, [r7, #0]
 8003ec6:	441a      	add	r2, r3
 8003ec8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ecc:	3301      	adds	r3, #1
 8003ece:	7812      	ldrb	r2, [r2, #0]
 8003ed0:	3328      	adds	r3, #40	@ 0x28
 8003ed2:	443b      	add	r3, r7
 8003ed4:	f803 2c20 	strb.w	r2, [r3, #-32]
	for (uint8_t i=0; i<26; i++)
 8003ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003edc:	3301      	adds	r3, #1
 8003ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003ee2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ee6:	2b19      	cmp	r3, #25
 8003ee8:	d9ea      	bls.n	8003ec0 <sendData_eth_info+0x18>
	}
	cx[27] = 0x0D;
 8003eea:	230d      	movs	r3, #13
 8003eec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	cx[28] = 0x0A;
 8003ef0:	230a      	movs	r3, #10
 8003ef2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	send(SOCK_NUM,(uint8_t *) cx, 29);
 8003ef6:	f107 0308 	add.w	r3, r7, #8
 8003efa:	221d      	movs	r2, #29
 8003efc:	4619      	mov	r1, r3
 8003efe:	2000      	movs	r0, #0
 8003f00:	f7fc fef2 	bl	8000ce8 <send>
}
 8003f04:	bf00      	nop
 8003f06:	3728      	adds	r7, #40	@ 0x28
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <sendData_eth_CardID>:
void sendData_eth_CardID (char *CMD, user_info_t user)
{
 8003f0c:	b084      	sub	sp, #16
 8003f0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f12:	b087      	sub	sp, #28
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8003f1c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003f20:	466b      	mov	r3, sp
 8003f22:	461e      	mov	r6, r3
	uint8_t size = sizeof(user_info_t)+4;
 8003f24:	2324      	movs	r3, #36	@ 0x24
 8003f26:	75fb      	strb	r3, [r7, #23]
	uint8_t cx[size];
 8003f28:	7df9      	ldrb	r1, [r7, #23]
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	613b      	str	r3, [r7, #16]
 8003f30:	b2cb      	uxtb	r3, r1
 8003f32:	2200      	movs	r2, #0
 8003f34:	4698      	mov	r8, r3
 8003f36:	4691      	mov	r9, r2
 8003f38:	f04f 0200 	mov.w	r2, #0
 8003f3c:	f04f 0300 	mov.w	r3, #0
 8003f40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f4c:	b2cb      	uxtb	r3, r1
 8003f4e:	2200      	movs	r2, #0
 8003f50:	461c      	mov	r4, r3
 8003f52:	4615      	mov	r5, r2
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	00eb      	lsls	r3, r5, #3
 8003f5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f62:	00e2      	lsls	r2, r4, #3
 8003f64:	460b      	mov	r3, r1
 8003f66:	3307      	adds	r3, #7
 8003f68:	08db      	lsrs	r3, r3, #3
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	ebad 0d03 	sub.w	sp, sp, r3
 8003f70:	466b      	mov	r3, sp
 8003f72:	3300      	adds	r3, #0
 8003f74:	60fb      	str	r3, [r7, #12]
	cx[0] = CMD[0];
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	781a      	ldrb	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	701a      	strb	r2, [r3, #0]
	cx[1] = 2;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2202      	movs	r2, #2
 8003f82:	705a      	strb	r2, [r3, #1]
	cx[2] = user.cardID>>24&0xFF;
 8003f84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f86:	0e1b      	lsrs	r3, r3, #24
 8003f88:	b2da      	uxtb	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	709a      	strb	r2, [r3, #2]
	cx[3] = user.cardID>>16&0xFF;
 8003f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	70da      	strb	r2, [r3, #3]
	cx[4] = user.cardID>>8&0xFF;
 8003f98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f9a:	0a1b      	lsrs	r3, r3, #8
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	711a      	strb	r2, [r3, #4]
	cx[5] = user.cardID&0xFF;
 8003fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	715a      	strb	r2, [r3, #5]
	cx[6] = user.permis[0];
 8003faa:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	719a      	strb	r2, [r3, #6]
	cx[7] = user.permis[1];
 8003fb2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	71da      	strb	r2, [r3, #7]
	cx[8] = user.permis[2];
 8003fba:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	721a      	strb	r2, [r3, #8]
	cx[9] = user.permis[3];
 8003fc2:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	725a      	strb	r2, [r3, #9]
	cx[10] = user.permis[4];
 8003fca:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	729a      	strb	r2, [r3, #10]
	cx[11] = user.permis[5];
 8003fd2:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	72da      	strb	r2, [r3, #11]
	cx[12] = user.permis[6];
 8003fda:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	731a      	strb	r2, [r3, #12]
	cx[13] = user.permis[7];
 8003fe2:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	735a      	strb	r2, [r3, #13]
	cx[14] = user.beginDate;
 8003fea:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	739a      	strb	r2, [r3, #14]
	cx[15] = user.beginMonth;
 8003ff2:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	73da      	strb	r2, [r3, #15]
	cx[16] = user.beginYear>>8&0xFF;
 8003ffa:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003ffe:	0a1b      	lsrs	r3, r3, #8
 8004000:	b29b      	uxth	r3, r3
 8004002:	b2da      	uxtb	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	741a      	strb	r2, [r3, #16]
	cx[17] = user.beginYear&0xFF;
 8004008:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800400c:	b2da      	uxtb	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	745a      	strb	r2, [r3, #17]
	cx[18] = user.beginHour;
 8004012:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	749a      	strb	r2, [r3, #18]
	cx[19] = user.beginMinute;
 800401a:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	74da      	strb	r2, [r3, #19]
	cx[20] = user.endDate;
 8004022:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	751a      	strb	r2, [r3, #20]
	cx[21] = user.endMonth;
 800402a:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	755a      	strb	r2, [r3, #21]
	cx[22] = user.endYear>>8&0xFF;
 8004032:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8004036:	0a1b      	lsrs	r3, r3, #8
 8004038:	b29b      	uxth	r3, r3
 800403a:	b2da      	uxtb	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	759a      	strb	r2, [r3, #22]
	cx[23] = user.endYear&0xFF;
 8004040:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8004044:	b2da      	uxtb	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	75da      	strb	r2, [r3, #23]
	cx[24] = user.endHour;
 800404a:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	761a      	strb	r2, [r3, #24]
	cx[25] = user.endMinute;
 8004052:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	765a      	strb	r2, [r3, #25]
	cx[26] = 0x0D;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	220d      	movs	r2, #13
 800405e:	769a      	strb	r2, [r3, #26]
	cx[27] = 0x0A;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	220a      	movs	r2, #10
 8004064:	76da      	strb	r2, [r3, #27]
	send(SOCK_NUM,(uint8_t *) cx, size);
 8004066:	7dfb      	ldrb	r3, [r7, #23]
 8004068:	b29b      	uxth	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	68f9      	ldr	r1, [r7, #12]
 800406e:	2000      	movs	r0, #0
 8004070:	f7fc fe3a 	bl	8000ce8 <send>
 8004074:	46b5      	mov	sp, r6
}
 8004076:	bf00      	nop
 8004078:	371c      	adds	r7, #28
 800407a:	46bd      	mov	sp, r7
 800407c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004080:	b004      	add	sp, #16
 8004082:	4770      	bx	lr

08004084 <sendData_uart>:

void sendData_uart (char *CMD, uint8_t data)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	460b      	mov	r3, r1
 800408e:	70fb      	strb	r3, [r7, #3]
	char cmd[4];
	cmd[0] = CMD[0];
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	733b      	strb	r3, [r7, #12]
	cmd[1] = data;
 8004096:	78fb      	ldrb	r3, [r7, #3]
 8004098:	737b      	strb	r3, [r7, #13]
	cmd[2] = 0x0D;
 800409a:	230d      	movs	r3, #13
 800409c:	73bb      	strb	r3, [r7, #14]
	cmd[3] = 0x0A;
 800409e:	230a      	movs	r3, #10
 80040a0:	73fb      	strb	r3, [r7, #15]
//	strcpy(cmd,CMD);
//	strcat(cmd,data);
	// Pull DE high to enable TX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_SET);
 80040a2:	2201      	movs	r2, #1
 80040a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80040a8:	480a      	ldr	r0, [pc, #40]	@ (80040d4 <sendData_uart+0x50>)
 80040aa:	f002 fd74 	bl	8006b96 <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1,(uint8_t *) cmd, 4, 500);
 80040ae:	f107 010c 	add.w	r1, r7, #12
 80040b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80040b6:	2204      	movs	r2, #4
 80040b8:	4807      	ldr	r0, [pc, #28]	@ (80040d8 <sendData_uart+0x54>)
 80040ba:	f004 fbf1 	bl	80088a0 <HAL_UART_Transmit>
	// Pull RE Low to enable RX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 80040be:	2200      	movs	r2, #0
 80040c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80040c4:	4803      	ldr	r0, [pc, #12]	@ (80040d4 <sendData_uart+0x50>)
 80040c6:	f002 fd66 	bl	8006b96 <HAL_GPIO_WritePin>
}
 80040ca:	bf00      	nop
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40010800 	.word	0x40010800
 80040d8:	20000210 	.word	0x20000210

080040dc <save_data>:
void save_data()
{
 80040dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040e0:	b096      	sub	sp, #88	@ 0x58
 80040e2:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 80040e4:	f002 fa2c 	bl	8006540 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&EraseInit, &SectorError);
 80040e8:	4958      	ldr	r1, [pc, #352]	@ (800424c <save_data+0x170>)
 80040ea:	4859      	ldr	r0, [pc, #356]	@ (8004250 <save_data+0x174>)
 80040ec:	f002 fb10 	bl	8006710 <HAL_FLASHEx_Erase>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC00, ip1);
 80040f0:	4b58      	ldr	r3, [pc, #352]	@ (8004254 <save_data+0x178>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2200      	movs	r2, #0
 80040f8:	461c      	mov	r4, r3
 80040fa:	4615      	mov	r5, r2
 80040fc:	4622      	mov	r2, r4
 80040fe:	462b      	mov	r3, r5
 8004100:	4955      	ldr	r1, [pc, #340]	@ (8004258 <save_data+0x17c>)
 8004102:	2002      	movs	r0, #2
 8004104:	f002 f9ac 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC04, ip2);
 8004108:	4b54      	ldr	r3, [pc, #336]	@ (800425c <save_data+0x180>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2200      	movs	r2, #0
 8004110:	4698      	mov	r8, r3
 8004112:	4691      	mov	r9, r2
 8004114:	4642      	mov	r2, r8
 8004116:	464b      	mov	r3, r9
 8004118:	4951      	ldr	r1, [pc, #324]	@ (8004260 <save_data+0x184>)
 800411a:	2002      	movs	r0, #2
 800411c:	f002 f9a0 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC08, ip3);
 8004120:	4b50      	ldr	r3, [pc, #320]	@ (8004264 <save_data+0x188>)
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2200      	movs	r2, #0
 8004128:	469a      	mov	sl, r3
 800412a:	4693      	mov	fp, r2
 800412c:	4652      	mov	r2, sl
 800412e:	465b      	mov	r3, fp
 8004130:	494d      	ldr	r1, [pc, #308]	@ (8004268 <save_data+0x18c>)
 8004132:	2002      	movs	r0, #2
 8004134:	f002 f994 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC0C, ip4);
 8004138:	4b4c      	ldr	r3, [pc, #304]	@ (800426c <save_data+0x190>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2200      	movs	r2, #0
 8004140:	653b      	str	r3, [r7, #80]	@ 0x50
 8004142:	657a      	str	r2, [r7, #84]	@ 0x54
 8004144:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004148:	4949      	ldr	r1, [pc, #292]	@ (8004270 <save_data+0x194>)
 800414a:	2002      	movs	r0, #2
 800414c:	f002 f988 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC10, port_client);
 8004150:	4b48      	ldr	r3, [pc, #288]	@ (8004274 <save_data+0x198>)
 8004152:	881b      	ldrh	r3, [r3, #0]
 8004154:	b29b      	uxth	r3, r3
 8004156:	2200      	movs	r2, #0
 8004158:	64bb      	str	r3, [r7, #72]	@ 0x48
 800415a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800415c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004160:	4945      	ldr	r1, [pc, #276]	@ (8004278 <save_data+0x19c>)
 8004162:	2002      	movs	r0, #2
 8004164:	f002 f97c 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC14, ip_server1);
 8004168:	4b44      	ldr	r3, [pc, #272]	@ (800427c <save_data+0x1a0>)
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2200      	movs	r2, #0
 8004170:	643b      	str	r3, [r7, #64]	@ 0x40
 8004172:	647a      	str	r2, [r7, #68]	@ 0x44
 8004174:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004178:	4941      	ldr	r1, [pc, #260]	@ (8004280 <save_data+0x1a4>)
 800417a:	2002      	movs	r0, #2
 800417c:	f002 f970 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC18, ip_server2);
 8004180:	4b40      	ldr	r3, [pc, #256]	@ (8004284 <save_data+0x1a8>)
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2200      	movs	r2, #0
 8004188:	63bb      	str	r3, [r7, #56]	@ 0x38
 800418a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800418c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004190:	493d      	ldr	r1, [pc, #244]	@ (8004288 <save_data+0x1ac>)
 8004192:	2002      	movs	r0, #2
 8004194:	f002 f964 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC1C, ip_server3);
 8004198:	4b3c      	ldr	r3, [pc, #240]	@ (800428c <save_data+0x1b0>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2200      	movs	r2, #0
 80041a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80041a2:	637a      	str	r2, [r7, #52]	@ 0x34
 80041a4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80041a8:	4939      	ldr	r1, [pc, #228]	@ (8004290 <save_data+0x1b4>)
 80041aa:	2002      	movs	r0, #2
 80041ac:	f002 f958 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC20, ip_server4);
 80041b0:	4b38      	ldr	r3, [pc, #224]	@ (8004294 <save_data+0x1b8>)
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2200      	movs	r2, #0
 80041b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041c0:	4935      	ldr	r1, [pc, #212]	@ (8004298 <save_data+0x1bc>)
 80041c2:	2002      	movs	r0, #2
 80041c4:	f002 f94c 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC24, port_server);
 80041c8:	4b34      	ldr	r3, [pc, #208]	@ (800429c <save_data+0x1c0>)
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2200      	movs	r2, #0
 80041d0:	623b      	str	r3, [r7, #32]
 80041d2:	627a      	str	r2, [r7, #36]	@ 0x24
 80041d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041d8:	4931      	ldr	r1, [pc, #196]	@ (80042a0 <save_data+0x1c4>)
 80041da:	2002      	movs	r0, #2
 80041dc:	f002 f940 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC28, time_delay);
 80041e0:	4b30      	ldr	r3, [pc, #192]	@ (80042a4 <save_data+0x1c8>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2200      	movs	r2, #0
 80041e8:	61bb      	str	r3, [r7, #24]
 80041ea:	61fa      	str	r2, [r7, #28]
 80041ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041f0:	492d      	ldr	r1, [pc, #180]	@ (80042a8 <save_data+0x1cc>)
 80041f2:	2002      	movs	r0, #2
 80041f4:	f002 f934 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC2C, elevator_mode);
 80041f8:	4b2c      	ldr	r3, [pc, #176]	@ (80042ac <save_data+0x1d0>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2200      	movs	r2, #0
 8004200:	613b      	str	r3, [r7, #16]
 8004202:	617a      	str	r2, [r7, #20]
 8004204:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004208:	4929      	ldr	r1, [pc, #164]	@ (80042b0 <save_data+0x1d4>)
 800420a:	2002      	movs	r0, #2
 800420c:	f002 f928 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC30, lock_default_1);
 8004210:	4b28      	ldr	r3, [pc, #160]	@ (80042b4 <save_data+0x1d8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2200      	movs	r2, #0
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	60fa      	str	r2, [r7, #12]
 800421a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800421e:	4926      	ldr	r1, [pc, #152]	@ (80042b8 <save_data+0x1dc>)
 8004220:	2002      	movs	r0, #2
 8004222:	f002 f91d 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC34, lock_default_2);
 8004226:	4b25      	ldr	r3, [pc, #148]	@ (80042bc <save_data+0x1e0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2200      	movs	r2, #0
 800422c:	603b      	str	r3, [r7, #0]
 800422e:	607a      	str	r2, [r7, #4]
 8004230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004234:	4922      	ldr	r1, [pc, #136]	@ (80042c0 <save_data+0x1e4>)
 8004236:	2002      	movs	r0, #2
 8004238:	f002 f912 	bl	8006460 <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 800423c:	f002 f9a6 	bl	800658c <HAL_FLASH_Lock>
}
 8004240:	bf00      	nop
 8004242:	3758      	adds	r7, #88	@ 0x58
 8004244:	46bd      	mov	sp, r7
 8004246:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800424a:	bf00      	nop
 800424c:	20000588 	.word	0x20000588
 8004250:	2000008c 	.word	0x2000008c
 8004254:	2000051c 	.word	0x2000051c
 8004258:	0800fc00 	.word	0x0800fc00
 800425c:	2000051d 	.word	0x2000051d
 8004260:	0800fc04 	.word	0x0800fc04
 8004264:	2000051e 	.word	0x2000051e
 8004268:	0800fc08 	.word	0x0800fc08
 800426c:	2000051f 	.word	0x2000051f
 8004270:	0800fc0c 	.word	0x0800fc0c
 8004274:	20000584 	.word	0x20000584
 8004278:	0800fc10 	.word	0x0800fc10
 800427c:	20000520 	.word	0x20000520
 8004280:	0800fc14 	.word	0x0800fc14
 8004284:	20000521 	.word	0x20000521
 8004288:	0800fc18 	.word	0x0800fc18
 800428c:	20000522 	.word	0x20000522
 8004290:	0800fc1c 	.word	0x0800fc1c
 8004294:	20000523 	.word	0x20000523
 8004298:	0800fc20 	.word	0x0800fc20
 800429c:	20000582 	.word	0x20000582
 80042a0:	0800fc24 	.word	0x0800fc24
 80042a4:	20000510 	.word	0x20000510
 80042a8:	0800fc28 	.word	0x0800fc28
 80042ac:	20000542 	.word	0x20000542
 80042b0:	0800fc2c 	.word	0x0800fc2c
 80042b4:	200006a8 	.word	0x200006a8
 80042b8:	0800fc30 	.word	0x0800fc30
 80042bc:	200006ac 	.word	0x200006ac
 80042c0:	0800fc34 	.word	0x0800fc34

080042c4 <binary_search>:

user_info_t binary_search(uint32_t Number_card, uint32_t code)
{
 80042c4:	b5b0      	push	{r4, r5, r7, lr}
 80042c6:	b098      	sub	sp, #96	@ 0x60
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
	uint32_t low = 1, high = Number_card;
 80042d0:	2301      	movs	r3, #1
 80042d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	65bb      	str	r3, [r7, #88]	@ 0x58
	user_info_t user_0={0}, user_compare;
 80042d8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80042dc:	2220      	movs	r2, #32
 80042de:	2100      	movs	r1, #0
 80042e0:	4618      	mov	r0, r3
 80042e2:	f005 fab9 	bl	8009858 <memset>

    while (low <= high) {
 80042e6:	e02e      	b.n	8004346 <binary_search+0x82>
    	uint32_t mid = (low + high) / 2;
 80042e8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80042ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042ec:	4413      	add	r3, r2
 80042ee:	085b      	lsrs	r3, r3, #1
 80042f0:	657b      	str	r3, [r7, #84]	@ 0x54
		W25Q_FastRead((mid-1)/16, ((mid-1)%16)*sizeof(user_info_t), sizeof(user_info_t), (uint8_t *)&user_compare);
 80042f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042f4:	3b01      	subs	r3, #1
 80042f6:	0918      	lsrs	r0, r3, #4
 80042f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	f003 030f 	and.w	r3, r3, #15
 8004302:	b2db      	uxtb	r3, r3
 8004304:	015b      	lsls	r3, r3, #5
 8004306:	b2d9      	uxtb	r1, r3
 8004308:	f107 0314 	add.w	r3, r7, #20
 800430c:	2220      	movs	r2, #32
 800430e:	f7fd fbd5 	bl	8001abc <W25Q_FastRead>
        if (user_compare.cardID == code) {
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	429a      	cmp	r2, r3
 8004318:	d10a      	bne.n	8004330 <binary_search+0x6c>
            return user_compare;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	461d      	mov	r5, r3
 800431e:	f107 0414 	add.w	r4, r7, #20
 8004322:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004324:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004326:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800432a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800432e:	e018      	b.n	8004362 <binary_search+0x9e>
        } else if (user_compare.cardID < code) {
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	429a      	cmp	r2, r3
 8004336:	d903      	bls.n	8004340 <binary_search+0x7c>
            low = mid + 1;
 8004338:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800433a:	3301      	adds	r3, #1
 800433c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800433e:	e002      	b.n	8004346 <binary_search+0x82>
        } else {
            high = mid - 1;
 8004340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004342:	3b01      	subs	r3, #1
 8004344:	65bb      	str	r3, [r7, #88]	@ 0x58
    while (low <= high) {
 8004346:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004348:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800434a:	429a      	cmp	r2, r3
 800434c:	d9cc      	bls.n	80042e8 <binary_search+0x24>
        }
    }
    return user_0;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	461d      	mov	r5, r3
 8004352:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8004356:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004358:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800435a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800435e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	3760      	adds	r7, #96	@ 0x60
 8004366:	46bd      	mov	sp, r7
 8004368:	bdb0      	pop	{r4, r5, r7, pc}

0800436a <new_card_update>:
void new_card_update(uint8_t *data, bool *input, uint32_t *input_timer)
{
 800436a:	b590      	push	{r4, r7, lr}
 800436c:	b087      	sub	sp, #28
 800436e:	af00      	add	r7, sp, #0
 8004370:	60f8      	str	r0, [r7, #12]
 8004372:	60b9      	str	r1, [r7, #8]
 8004374:	607a      	str	r2, [r7, #4]
	for (uint8_t i=0; i<8; i++)
 8004376:	2300      	movs	r3, #0
 8004378:	75fb      	strb	r3, [r7, #23]
 800437a:	e02b      	b.n	80043d4 <new_card_update+0x6a>
	{
		for (uint8_t j=0; j<8; j++)
 800437c:	2300      	movs	r3, #0
 800437e:	75bb      	strb	r3, [r7, #22]
 8004380:	e022      	b.n	80043c8 <new_card_update+0x5e>
		{
			if((data[i]>>j)&0x01)//2 + i
 8004382:	7dfb      	ldrb	r3, [r7, #23]
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	4413      	add	r3, r2
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	461a      	mov	r2, r3
 800438c:	7dbb      	ldrb	r3, [r7, #22]
 800438e:	fa42 f303 	asr.w	r3, r2, r3
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d013      	beq.n	80043c2 <new_card_update+0x58>
			{
				input[i*8+j] = true;
 800439a:	7dfb      	ldrb	r3, [r7, #23]
 800439c:	00da      	lsls	r2, r3, #3
 800439e:	7dbb      	ldrb	r3, [r7, #22]
 80043a0:	4413      	add	r3, r2
 80043a2:	461a      	mov	r2, r3
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	4413      	add	r3, r2
 80043a8:	2201      	movs	r2, #1
 80043aa:	701a      	strb	r2, [r3, #0]
				input_timer[i*8+j] = HAL_GetTick();
 80043ac:	7dfb      	ldrb	r3, [r7, #23]
 80043ae:	00da      	lsls	r2, r3, #3
 80043b0:	7dbb      	ldrb	r3, [r7, #22]
 80043b2:	4413      	add	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	18d4      	adds	r4, r2, r3
 80043ba:	f000 fd83 	bl	8004ec4 <HAL_GetTick>
 80043be:	4603      	mov	r3, r0
 80043c0:	6023      	str	r3, [r4, #0]
		for (uint8_t j=0; j<8; j++)
 80043c2:	7dbb      	ldrb	r3, [r7, #22]
 80043c4:	3301      	adds	r3, #1
 80043c6:	75bb      	strb	r3, [r7, #22]
 80043c8:	7dbb      	ldrb	r3, [r7, #22]
 80043ca:	2b07      	cmp	r3, #7
 80043cc:	d9d9      	bls.n	8004382 <new_card_update+0x18>
	for (uint8_t i=0; i<8; i++)
 80043ce:	7dfb      	ldrb	r3, [r7, #23]
 80043d0:	3301      	adds	r3, #1
 80043d2:	75fb      	strb	r3, [r7, #23]
 80043d4:	7dfb      	ldrb	r3, [r7, #23]
 80043d6:	2b07      	cmp	r3, #7
 80043d8:	d9d0      	bls.n	800437c <new_card_update+0x12>
			}
		}
	}
}
 80043da:	bf00      	nop
 80043dc:	bf00      	nop
 80043de:	371c      	adds	r7, #28
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd90      	pop	{r4, r7, pc}

080043e4 <shift_left_1bit>:
void shift_left_1bit( uint8_t input[8], uint8_t output[8])
{
 80043e4:	b480      	push	{r7}
 80043e6:	b087      	sub	sp, #28
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
    uint8_t carry = 0;  // Khi to carry ban u
 80043ee:	2300      	movs	r3, #0
 80043f0:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 8; i++)
 80043f2:	2300      	movs	r3, #0
 80043f4:	613b      	str	r3, [r7, #16]
 80043f6:	e01a      	b.n	800442e <shift_left_1bit+0x4a>
    {
        // Ly bit MSB ca byte hin ti trc khi dch
        uint8_t new_carry = (input[i] >> 7) & 0x01;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	4413      	add	r3, r2
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	09db      	lsrs	r3, r3, #7
 8004402:	73fb      	strb	r3, [r7, #15]
        // Dch tri 1 bit v kt hp vi carry t byte trc
        output[i] = (input[i] << 1) | carry;
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	4413      	add	r3, r2
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	b25b      	sxtb	r3, r3
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	b25a      	sxtb	r2, r3
 8004412:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004416:	4313      	orrs	r3, r2
 8004418:	b259      	sxtb	r1, r3
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	4413      	add	r3, r2
 8004420:	b2ca      	uxtb	r2, r1
 8004422:	701a      	strb	r2, [r3, #0]
        // Cp nht carry cho byte tip theo
        carry = new_carry;
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 8; i++)
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	3301      	adds	r3, #1
 800442c:	613b      	str	r3, [r7, #16]
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	2b07      	cmp	r3, #7
 8004432:	dde1      	ble.n	80043f8 <shift_left_1bit+0x14>
    }
}
 8004434:	bf00      	nop
 8004436:	bf00      	nop
 8004438:	371c      	adds	r7, #28
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr

08004440 <calculate_data_can>:
void calculate_data_can(bool *input, uint32_t *input_timer, uint8_t *data_can, uint8_t *lock_df, uint8_t delay_time, uint8_t *counter_start)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b088      	sub	sp, #32
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
 800444c:	603b      	str	r3, [r7, #0]
	uint8_t data[8] = {0};
 800444e:	f107 0310 	add.w	r3, r7, #16
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
 8004456:	605a      	str	r2, [r3, #4]
	if (*counter_start < delay_time)
 8004458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004460:	429a      	cmp	r2, r3
 8004462:	d948      	bls.n	80044f6 <calculate_data_can+0xb6>
	{
		for (uint8_t i=0; i<8; i++)
 8004464:	2300      	movs	r3, #0
 8004466:	77fb      	strb	r3, [r7, #31]
 8004468:	e040      	b.n	80044ec <calculate_data_can+0xac>
		{
			for (uint8_t j=0; j<8; j++)
 800446a:	2300      	movs	r3, #0
 800446c:	77bb      	strb	r3, [r7, #30]
 800446e:	e031      	b.n	80044d4 <calculate_data_can+0x94>
			{
				if (input_timer[i*8+j] == 0)
 8004470:	7ffb      	ldrb	r3, [r7, #31]
 8004472:	00da      	lsls	r2, r3, #3
 8004474:	7fbb      	ldrb	r3, [r7, #30]
 8004476:	4413      	add	r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	4413      	add	r3, r2
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d11f      	bne.n	80044c4 <calculate_data_can+0x84>
				{
					if ((lock_df[i]>>j)&0x01)
 8004484:	7ffb      	ldrb	r3, [r7, #31]
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	4413      	add	r3, r2
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	461a      	mov	r2, r3
 800448e:	7fbb      	ldrb	r3, [r7, #30]
 8004490:	fa42 f303 	asr.w	r3, r2, r3
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b00      	cmp	r3, #0
 800449a:	d009      	beq.n	80044b0 <calculate_data_can+0x70>
					{
						input[i*8+j] = true;
 800449c:	7ffb      	ldrb	r3, [r7, #31]
 800449e:	00da      	lsls	r2, r3, #3
 80044a0:	7fbb      	ldrb	r3, [r7, #30]
 80044a2:	4413      	add	r3, r2
 80044a4:	461a      	mov	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	4413      	add	r3, r2
 80044aa:	2201      	movs	r2, #1
 80044ac:	701a      	strb	r2, [r3, #0]
 80044ae:	e00e      	b.n	80044ce <calculate_data_can+0x8e>
					} else
					{
						input[i*8+j] = false;
 80044b0:	7ffb      	ldrb	r3, [r7, #31]
 80044b2:	00da      	lsls	r2, r3, #3
 80044b4:	7fbb      	ldrb	r3, [r7, #30]
 80044b6:	4413      	add	r3, r2
 80044b8:	461a      	mov	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	4413      	add	r3, r2
 80044be:	2200      	movs	r2, #0
 80044c0:	701a      	strb	r2, [r3, #0]
 80044c2:	e004      	b.n	80044ce <calculate_data_can+0x8e>
					}
				} else
				{
					*counter_start = delay_time;
 80044c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80044ca:	701a      	strb	r2, [r3, #0]
					break;
 80044cc:	e005      	b.n	80044da <calculate_data_can+0x9a>
			for (uint8_t j=0; j<8; j++)
 80044ce:	7fbb      	ldrb	r3, [r7, #30]
 80044d0:	3301      	adds	r3, #1
 80044d2:	77bb      	strb	r3, [r7, #30]
 80044d4:	7fbb      	ldrb	r3, [r7, #30]
 80044d6:	2b07      	cmp	r3, #7
 80044d8:	d9ca      	bls.n	8004470 <calculate_data_can+0x30>
				}
			}
			if (*counter_start == delay_time) break;
 80044da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d006      	beq.n	80044f4 <calculate_data_can+0xb4>
		for (uint8_t i=0; i<8; i++)
 80044e6:	7ffb      	ldrb	r3, [r7, #31]
 80044e8:	3301      	adds	r3, #1
 80044ea:	77fb      	strb	r3, [r7, #31]
 80044ec:	7ffb      	ldrb	r3, [r7, #31]
 80044ee:	2b07      	cmp	r3, #7
 80044f0:	d9bb      	bls.n	800446a <calculate_data_can+0x2a>
 80044f2:	e000      	b.n	80044f6 <calculate_data_can+0xb6>
			if (*counter_start == delay_time) break;
 80044f4:	bf00      	nop
		}
	}
	if (*counter_start >= delay_time)
 80044f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80044fe:	429a      	cmp	r2, r3
 8004500:	d848      	bhi.n	8004594 <calculate_data_can+0x154>
	{
		for (uint8_t i=0; i<8; i++)
 8004502:	2300      	movs	r3, #0
 8004504:	777b      	strb	r3, [r7, #29]
 8004506:	e042      	b.n	800458e <calculate_data_can+0x14e>
		{
			for (uint8_t j=0; j<8; j++)
 8004508:	2300      	movs	r3, #0
 800450a:	773b      	strb	r3, [r7, #28]
 800450c:	e039      	b.n	8004582 <calculate_data_can+0x142>
			{
				if (((lock_df[i]>>j)&0x01) && (abs(HAL_GetTick() - input_timer[i*8+j]) > delay_time*1000))
 800450e:	7f7b      	ldrb	r3, [r7, #29]
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	4413      	add	r3, r2
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	461a      	mov	r2, r3
 8004518:	7f3b      	ldrb	r3, [r7, #28]
 800451a:	fa42 f303 	asr.w	r3, r2, r3
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d021      	beq.n	800456a <calculate_data_can+0x12a>
 8004526:	f000 fccd 	bl	8004ec4 <HAL_GetTick>
 800452a:	4601      	mov	r1, r0
 800452c:	7f7b      	ldrb	r3, [r7, #29]
 800452e:	00da      	lsls	r2, r3, #3
 8004530:	7f3b      	ldrb	r3, [r7, #28]
 8004532:	4413      	add	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	4413      	add	r3, r2
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	1acb      	subs	r3, r1, r3
 800453e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004542:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004546:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800454a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800454e:	fb01 f303 	mul.w	r3, r1, r3
 8004552:	429a      	cmp	r2, r3
 8004554:	dd09      	ble.n	800456a <calculate_data_can+0x12a>
				{
					input[i*8+j] = true;
 8004556:	7f7b      	ldrb	r3, [r7, #29]
 8004558:	00da      	lsls	r2, r3, #3
 800455a:	7f3b      	ldrb	r3, [r7, #28]
 800455c:	4413      	add	r3, r2
 800455e:	461a      	mov	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4413      	add	r3, r2
 8004564:	2201      	movs	r2, #1
 8004566:	701a      	strb	r2, [r3, #0]
 8004568:	e008      	b.n	800457c <calculate_data_can+0x13c>
				} else
				{
					input[i*8+j] = false;
 800456a:	7f7b      	ldrb	r3, [r7, #29]
 800456c:	00da      	lsls	r2, r3, #3
 800456e:	7f3b      	ldrb	r3, [r7, #28]
 8004570:	4413      	add	r3, r2
 8004572:	461a      	mov	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4413      	add	r3, r2
 8004578:	2200      	movs	r2, #0
 800457a:	701a      	strb	r2, [r3, #0]
			for (uint8_t j=0; j<8; j++)
 800457c:	7f3b      	ldrb	r3, [r7, #28]
 800457e:	3301      	adds	r3, #1
 8004580:	773b      	strb	r3, [r7, #28]
 8004582:	7f3b      	ldrb	r3, [r7, #28]
 8004584:	2b07      	cmp	r3, #7
 8004586:	d9c2      	bls.n	800450e <calculate_data_can+0xce>
		for (uint8_t i=0; i<8; i++)
 8004588:	7f7b      	ldrb	r3, [r7, #29]
 800458a:	3301      	adds	r3, #1
 800458c:	777b      	strb	r3, [r7, #29]
 800458e:	7f7b      	ldrb	r3, [r7, #29]
 8004590:	2b07      	cmp	r3, #7
 8004592:	d9b9      	bls.n	8004508 <calculate_data_can+0xc8>
				}
			}
		}
	}
	for (uint8_t i=0; i<8; i++)
 8004594:	2300      	movs	r3, #0
 8004596:	76fb      	strb	r3, [r7, #27]
 8004598:	e026      	b.n	80045e8 <calculate_data_can+0x1a8>
	{
		for (uint8_t j=0; j<8; j++)
 800459a:	2300      	movs	r3, #0
 800459c:	76bb      	strb	r3, [r7, #26]
 800459e:	e01d      	b.n	80045dc <calculate_data_can+0x19c>
		{
			data[i] |= input[i*8+j]<<j;
 80045a0:	7efb      	ldrb	r3, [r7, #27]
 80045a2:	3320      	adds	r3, #32
 80045a4:	443b      	add	r3, r7
 80045a6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80045aa:	b25a      	sxtb	r2, r3
 80045ac:	7efb      	ldrb	r3, [r7, #27]
 80045ae:	00d9      	lsls	r1, r3, #3
 80045b0:	7ebb      	ldrb	r3, [r7, #26]
 80045b2:	440b      	add	r3, r1
 80045b4:	4619      	mov	r1, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	440b      	add	r3, r1
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	4619      	mov	r1, r3
 80045be:	7ebb      	ldrb	r3, [r7, #26]
 80045c0:	fa01 f303 	lsl.w	r3, r1, r3
 80045c4:	b25b      	sxtb	r3, r3
 80045c6:	4313      	orrs	r3, r2
 80045c8:	b25a      	sxtb	r2, r3
 80045ca:	7efb      	ldrb	r3, [r7, #27]
 80045cc:	b2d2      	uxtb	r2, r2
 80045ce:	3320      	adds	r3, #32
 80045d0:	443b      	add	r3, r7
 80045d2:	f803 2c10 	strb.w	r2, [r3, #-16]
		for (uint8_t j=0; j<8; j++)
 80045d6:	7ebb      	ldrb	r3, [r7, #26]
 80045d8:	3301      	adds	r3, #1
 80045da:	76bb      	strb	r3, [r7, #26]
 80045dc:	7ebb      	ldrb	r3, [r7, #26]
 80045de:	2b07      	cmp	r3, #7
 80045e0:	d9de      	bls.n	80045a0 <calculate_data_can+0x160>
	for (uint8_t i=0; i<8; i++)
 80045e2:	7efb      	ldrb	r3, [r7, #27]
 80045e4:	3301      	adds	r3, #1
 80045e6:	76fb      	strb	r3, [r7, #27]
 80045e8:	7efb      	ldrb	r3, [r7, #27]
 80045ea:	2b07      	cmp	r3, #7
 80045ec:	d9d5      	bls.n	800459a <calculate_data_can+0x15a>
		}
	}
	shift_left_1bit(data, data_can);
 80045ee:	f107 0310 	add.w	r3, r7, #16
 80045f2:	6879      	ldr	r1, [r7, #4]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7ff fef5 	bl	80043e4 <shift_left_1bit>
}
 80045fa:	bf00      	nop
 80045fc:	3720      	adds	r7, #32
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
	...

08004604 <reconect_eth>:
uint8_t reconect_eth(uint8_t sn)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	4603      	mov	r3, r0
 800460c:	71fb      	strb	r3, [r7, #7]
//	bool linkport = false;
	uint8_t Status_SN;
	Status_SN = getSn_SR(sn);
 800460e:	79fb      	ldrb	r3, [r7, #7]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	3301      	adds	r3, #1
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800461a:	4618      	mov	r0, r3
 800461c:	f7fb fd9e 	bl	800015c <WIZCHIP_READ>
 8004620:	4603      	mov	r3, r0
 8004622:	73fb      	strb	r3, [r7, #15]
	time_check = HAL_GetTick();
 8004624:	f000 fc4e 	bl	8004ec4 <HAL_GetTick>
 8004628:	4603      	mov	r3, r0
 800462a:	4a33      	ldr	r2, [pc, #204]	@ (80046f8 <reconect_eth+0xf4>)
 800462c:	6013      	str	r3, [r2, #0]
	if (Status_SN == SOCK_CLOSE_WAIT || wizphy_getphylink() == PHY_LINK_OFF)
 800462e:	7bfb      	ldrb	r3, [r7, #15]
 8004630:	2b1c      	cmp	r3, #28
 8004632:	d004      	beq.n	800463e <reconect_eth+0x3a>
 8004634:	f7fd f829 	bl	800168a <wizphy_getphylink>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d110      	bne.n	8004660 <reconect_eth+0x5c>
	{
		HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_RESET);
 800463e:	2200      	movs	r2, #0
 8004640:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004644:	482d      	ldr	r0, [pc, #180]	@ (80046fc <reconect_eth+0xf8>)
 8004646:	f002 faa6 	bl	8006b96 <HAL_GPIO_WritePin>
		close(sn);
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	4618      	mov	r0, r3
 800464e:	f7fc f9e9 	bl	8000a24 <close>
		time_check -= 5000;
 8004652:	4b29      	ldr	r3, [pc, #164]	@ (80046f8 <reconect_eth+0xf4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f5a3 539c 	sub.w	r3, r3, #4992	@ 0x1380
 800465a:	3b08      	subs	r3, #8
 800465c:	4a26      	ldr	r2, [pc, #152]	@ (80046f8 <reconect_eth+0xf4>)
 800465e:	6013      	str	r3, [r2, #0]
	}
	if (wizphy_getphylink() == PHY_LINK_ON && Status_SN == SOCK_CLOSED)
 8004660:	f7fd f813 	bl	800168a <wizphy_getphylink>
 8004664:	4603      	mov	r3, r0
 8004666:	2b01      	cmp	r3, #1
 8004668:	d122      	bne.n	80046b0 <reconect_eth+0xac>
 800466a:	7bfb      	ldrb	r3, [r7, #15]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d11f      	bne.n	80046b0 <reconect_eth+0xac>
	{
		HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_RESET);
 8004670:	2200      	movs	r2, #0
 8004672:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004676:	4821      	ldr	r0, [pc, #132]	@ (80046fc <reconect_eth+0xf8>)
 8004678:	f002 fa8d 	bl	8006b96 <HAL_GPIO_WritePin>
		socket(sn, Sn_MR_TCP, port_client, SF_TCP_NODELAY);
 800467c:	4b20      	ldr	r3, [pc, #128]	@ (8004700 <reconect_eth+0xfc>)
 800467e:	881a      	ldrh	r2, [r3, #0]
 8004680:	79f8      	ldrb	r0, [r7, #7]
 8004682:	2320      	movs	r3, #32
 8004684:	2101      	movs	r1, #1
 8004686:	f7fc f8b9 	bl	80007fc <socket>
		connect(sn, server_ip, port_server);
 800468a:	4b1e      	ldr	r3, [pc, #120]	@ (8004704 <reconect_eth+0x100>)
 800468c:	881a      	ldrh	r2, [r3, #0]
 800468e:	79fb      	ldrb	r3, [r7, #7]
 8004690:	491d      	ldr	r1, [pc, #116]	@ (8004708 <reconect_eth+0x104>)
 8004692:	4618      	mov	r0, r3
 8004694:	f7fc fa40 	bl	8000b18 <connect>
		counter_reset++;
 8004698:	4b1c      	ldr	r3, [pc, #112]	@ (800470c <reconect_eth+0x108>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	3301      	adds	r3, #1
 800469e:	4a1b      	ldr	r2, [pc, #108]	@ (800470c <reconect_eth+0x108>)
 80046a0:	6013      	str	r3, [r2, #0]
		time_check -= 5000;
 80046a2:	4b15      	ldr	r3, [pc, #84]	@ (80046f8 <reconect_eth+0xf4>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f5a3 539c 	sub.w	r3, r3, #4992	@ 0x1380
 80046aa:	3b08      	subs	r3, #8
 80046ac:	4a12      	ldr	r2, [pc, #72]	@ (80046f8 <reconect_eth+0xf4>)
 80046ae:	6013      	str	r3, [r2, #0]
	}
	Status_SN = getSn_SR(sn);
 80046b0:	79fb      	ldrb	r3, [r7, #7]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	3301      	adds	r3, #1
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80046bc:	4618      	mov	r0, r3
 80046be:	f7fb fd4d 	bl	800015c <WIZCHIP_READ>
 80046c2:	4603      	mov	r3, r0
 80046c4:	73fb      	strb	r3, [r7, #15]
	if (Status_SN == SOCK_ESTABLISHED)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	2b17      	cmp	r3, #23
 80046ca:	d105      	bne.n	80046d8 <reconect_eth+0xd4>
	{
		HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_SET);
 80046cc:	2201      	movs	r2, #1
 80046ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80046d2:	480a      	ldr	r0, [pc, #40]	@ (80046fc <reconect_eth+0xf8>)
 80046d4:	f002 fa5f 	bl	8006b96 <HAL_GPIO_WritePin>
	}
	Status_SN = getSn_SR(sn);
 80046d8:	79fb      	ldrb	r3, [r7, #7]
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	3301      	adds	r3, #1
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7fb fd39 	bl	800015c <WIZCHIP_READ>
 80046ea:	4603      	mov	r3, r0
 80046ec:	73fb      	strb	r3, [r7, #15]
	return Status_SN;
 80046ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	200006b0 	.word	0x200006b0
 80046fc:	40011000 	.word	0x40011000
 8004700:	20000584 	.word	0x20000584
 8004704:	20000582 	.word	0x20000582
 8004708:	2000050c 	.word	0x2000050c
 800470c:	200006cc 	.word	0x200006cc

08004710 <Set_speed_can>:

void Set_speed_can(uint8_t speed)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b08c      	sub	sp, #48	@ 0x30
 8004714:	af00      	add	r7, sp, #0
 8004716:	4603      	mov	r3, r0
 8004718:	71fb      	strb	r3, [r7, #7]
	if (speed == 0)// 100kps
 800471a:	79fb      	ldrb	r3, [r7, #7]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10b      	bne.n	8004738 <Set_speed_can+0x28>
	{
		hcan.Init.Prescaler = 30;
 8004720:	4b2c      	ldr	r3, [pc, #176]	@ (80047d4 <Set_speed_can+0xc4>)
 8004722:	221e      	movs	r2, #30
 8004724:	605a      	str	r2, [r3, #4]
		hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 8004726:	4b2b      	ldr	r3, [pc, #172]	@ (80047d4 <Set_speed_can+0xc4>)
 8004728:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800472c:	611a      	str	r2, [r3, #16]
		hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 800472e:	4b29      	ldr	r3, [pc, #164]	@ (80047d4 <Set_speed_can+0xc4>)
 8004730:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004734:	615a      	str	r2, [r3, #20]
 8004736:	e01c      	b.n	8004772 <Set_speed_can+0x62>
	} else if (speed == 1)// 50kps
 8004738:	79fb      	ldrb	r3, [r7, #7]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d10b      	bne.n	8004756 <Set_speed_can+0x46>
	{
		hcan.Init.Prescaler = 40;
 800473e:	4b25      	ldr	r3, [pc, #148]	@ (80047d4 <Set_speed_can+0xc4>)
 8004740:	2228      	movs	r2, #40	@ 0x28
 8004742:	605a      	str	r2, [r3, #4]
		hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8004744:	4b23      	ldr	r3, [pc, #140]	@ (80047d4 <Set_speed_can+0xc4>)
 8004746:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 800474a:	611a      	str	r2, [r3, #16]
		hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 800474c:	4b21      	ldr	r3, [pc, #132]	@ (80047d4 <Set_speed_can+0xc4>)
 800474e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004752:	615a      	str	r2, [r3, #20]
 8004754:	e00d      	b.n	8004772 <Set_speed_can+0x62>
	} else if (speed == 2)// 25kps
 8004756:	79fb      	ldrb	r3, [r7, #7]
 8004758:	2b02      	cmp	r3, #2
 800475a:	d10a      	bne.n	8004772 <Set_speed_can+0x62>
	{
		hcan.Init.Prescaler = 60;
 800475c:	4b1d      	ldr	r3, [pc, #116]	@ (80047d4 <Set_speed_can+0xc4>)
 800475e:	223c      	movs	r2, #60	@ 0x3c
 8004760:	605a      	str	r2, [r3, #4]
		hcan.Init.TimeSeg1 = CAN_BS1_16TQ;
 8004762:	4b1c      	ldr	r3, [pc, #112]	@ (80047d4 <Set_speed_can+0xc4>)
 8004764:	f44f 2270 	mov.w	r2, #983040	@ 0xf0000
 8004768:	611a      	str	r2, [r3, #16]
		hcan.Init.TimeSeg2 = CAN_BS2_7TQ;
 800476a:	4b1a      	ldr	r3, [pc, #104]	@ (80047d4 <Set_speed_can+0xc4>)
 800476c:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 8004770:	615a      	str	r2, [r3, #20]
	}
	hcan.Init.AutoRetransmission = ENABLE;
 8004772:	4b18      	ldr	r3, [pc, #96]	@ (80047d4 <Set_speed_can+0xc4>)
 8004774:	2201      	movs	r2, #1
 8004776:	76da      	strb	r2, [r3, #27]
	hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
 8004778:	4b16      	ldr	r3, [pc, #88]	@ (80047d4 <Set_speed_can+0xc4>)
 800477a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800477e:	60da      	str	r2, [r3, #12]
	HAL_CAN_Init(&hcan);
 8004780:	4814      	ldr	r0, [pc, #80]	@ (80047d4 <Set_speed_can+0xc4>)
 8004782:	f000 fbeb 	bl	8004f5c <HAL_CAN_Init>

	CAN_FilterTypeDef canfilterconfig;
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8004786:	2301      	movs	r3, #1
 8004788:	62bb      	str	r3, [r7, #40]	@ 0x28
	canfilterconfig.FilterBank = 0;
 800478a:	2300      	movs	r3, #0
 800478c:	61fb      	str	r3, [r7, #28]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800478e:	2300      	movs	r3, #0
 8004790:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterIdHigh = 0x740<<5;
 8004792:	f44f 4368 	mov.w	r3, #59392	@ 0xe800
 8004796:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterIdLow = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMaskIdHigh = 0xFFF<<5;
 800479c:	4b0e      	ldr	r3, [pc, #56]	@ (80047d8 <Set_speed_can+0xc8>)
 800479e:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterMaskIdLow = 6;
 80047a0:	2306      	movs	r3, #6
 80047a2:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80047a4:	2300      	movs	r3, #0
 80047a6:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80047a8:	2301      	movs	r3, #1
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
	canfilterconfig.SlaveStartFilterBank = 13;
 80047ac:	230d      	movs	r3, #13
 80047ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 80047b0:	f107 0308 	add.w	r3, r7, #8
 80047b4:	4619      	mov	r1, r3
 80047b6:	4807      	ldr	r0, [pc, #28]	@ (80047d4 <Set_speed_can+0xc4>)
 80047b8:	f000 fccb 	bl	8005152 <HAL_CAN_ConfigFilter>

	HAL_CAN_Start(&hcan);
 80047bc:	4805      	ldr	r0, [pc, #20]	@ (80047d4 <Set_speed_can+0xc4>)
 80047be:	f000 fd91 	bl	80052e4 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80047c2:	2102      	movs	r1, #2
 80047c4:	4803      	ldr	r0, [pc, #12]	@ (80047d4 <Set_speed_can+0xc4>)
 80047c6:	f001 f839 	bl	800583c <HAL_CAN_ActivateNotification>
}
 80047ca:	bf00      	nop
 80047cc:	3730      	adds	r7, #48	@ 0x30
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	2000009c 	.word	0x2000009c
 80047d8:	0001ffe0 	.word	0x0001ffe0

080047dc <is_leap_year>:


// Hm kim tra nm nhun
static uint8_t is_leap_year(uint16_t year)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	4603      	mov	r3, r0
 80047e4:	80fb      	strh	r3, [r7, #6]
    if (year % 400 == 0) {
 80047e6:	88fb      	ldrh	r3, [r7, #6]
 80047e8:	4a14      	ldr	r2, [pc, #80]	@ (800483c <is_leap_year+0x60>)
 80047ea:	fba2 1203 	umull	r1, r2, r2, r3
 80047ee:	09d2      	lsrs	r2, r2, #7
 80047f0:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80047f4:	fb01 f202 	mul.w	r2, r1, r2
 80047f8:	1a9b      	subs	r3, r3, r2
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <is_leap_year+0x28>
        return 1;
 8004800:	2301      	movs	r3, #1
 8004802:	e016      	b.n	8004832 <is_leap_year+0x56>
    }
    if (year % 100 == 0) {
 8004804:	88fb      	ldrh	r3, [r7, #6]
 8004806:	4a0d      	ldr	r2, [pc, #52]	@ (800483c <is_leap_year+0x60>)
 8004808:	fba2 1203 	umull	r1, r2, r2, r3
 800480c:	0952      	lsrs	r2, r2, #5
 800480e:	2164      	movs	r1, #100	@ 0x64
 8004810:	fb01 f202 	mul.w	r2, r1, r2
 8004814:	1a9b      	subs	r3, r3, r2
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <is_leap_year+0x44>
        return 0;
 800481c:	2300      	movs	r3, #0
 800481e:	e008      	b.n	8004832 <is_leap_year+0x56>
    }
    if (year % 4 == 0) {
 8004820:	88fb      	ldrh	r3, [r7, #6]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	b29b      	uxth	r3, r3
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <is_leap_year+0x54>
        return 1;
 800482c:	2301      	movs	r3, #1
 800482e:	e000      	b.n	8004832 <is_leap_year+0x56>
    }
    return 0;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	bc80      	pop	{r7}
 800483a:	4770      	bx	lr
 800483c:	51eb851f 	.word	0x51eb851f

08004840 <mktime>:

// Hm ty chnh tng t mktime
uint32_t mktime(uint16_t year, uint8_t month, uint8_t date, uint8_t hour, uint8_t minute)
{
 8004840:	b590      	push	{r4, r7, lr}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	4604      	mov	r4, r0
 8004848:	4608      	mov	r0, r1
 800484a:	4611      	mov	r1, r2
 800484c:	461a      	mov	r2, r3
 800484e:	4623      	mov	r3, r4
 8004850:	80fb      	strh	r3, [r7, #6]
 8004852:	4603      	mov	r3, r0
 8004854:	717b      	strb	r3, [r7, #5]
 8004856:	460b      	mov	r3, r1
 8004858:	713b      	strb	r3, [r7, #4]
 800485a:	4613      	mov	r3, r2
 800485c:	70fb      	strb	r3, [r7, #3]
	uint32_t time = 0;
 800485e:	2300      	movs	r3, #0
 8004860:	60fb      	str	r3, [r7, #12]
	uint32_t i = 0;
 8004862:	2300      	movs	r3, #0
 8004864:	60bb      	str	r3, [r7, #8]

    // 1. Cng dn s giy t cc nm  qua
    // Gi s epoch l 1/1/2000
	if (year >= 2000)
 8004866:	88fb      	ldrh	r3, [r7, #6]
 8004868:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800486c:	d31d      	bcc.n	80048aa <mktime+0x6a>
	{
		for (i = EPOCH_YEAR; i < (year - EPOCH_YEAR); i++) {
 800486e:	f240 73e4 	movw	r3, #2020	@ 0x7e4
 8004872:	60bb      	str	r3, [r7, #8]
 8004874:	e012      	b.n	800489c <mktime+0x5c>
			time += (365 + is_leap_year(i)) * 24 * 60;
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	b29b      	uxth	r3, r3
 800487a:	4618      	mov	r0, r3
 800487c:	f7ff ffae 	bl	80047dc <is_leap_year>
 8004880:	4603      	mov	r3, r0
 8004882:	f203 136d 	addw	r3, r3, #365	@ 0x16d
 8004886:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 800488a:	fb02 f303 	mul.w	r3, r2, r3
 800488e:	461a      	mov	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4413      	add	r3, r2
 8004894:	60fb      	str	r3, [r7, #12]
		for (i = EPOCH_YEAR; i < (year - EPOCH_YEAR); i++) {
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	3301      	adds	r3, #1
 800489a:	60bb      	str	r3, [r7, #8]
 800489c:	88fb      	ldrh	r3, [r7, #6]
 800489e:	f2a3 73e4 	subw	r3, r3, #2020	@ 0x7e4
 80048a2:	461a      	mov	r2, r3
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d3e5      	bcc.n	8004876 <mktime+0x36>
		}
	}
    // 2. Cng dn s giy t cc thng  qua trong nm hin ti
	if (month >= 1 && month <= 12)
 80048aa:	797b      	ldrb	r3, [r7, #5]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d028      	beq.n	8004902 <mktime+0xc2>
 80048b0:	797b      	ldrb	r3, [r7, #5]
 80048b2:	2b0c      	cmp	r3, #12
 80048b4:	d825      	bhi.n	8004902 <mktime+0xc2>
	{
		for (i = 0; i < month; i++) {
 80048b6:	2300      	movs	r3, #0
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	e01e      	b.n	80048fa <mktime+0xba>
			time += days_in_month[i] * 24 * 60;
 80048bc:	4a1f      	ldr	r2, [pc, #124]	@ (800493c <mktime+0xfc>)
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048c4:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80048c8:	fb02 f303 	mul.w	r3, r2, r3
 80048cc:	461a      	mov	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4413      	add	r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]
			// Cng thm mt ngy nu l thng 2 ca nm nhun
			if (i == 1 && is_leap_year(year)) {
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d10c      	bne.n	80048f4 <mktime+0xb4>
 80048da:	88fb      	ldrh	r3, [r7, #6]
 80048dc:	4618      	mov	r0, r3
 80048de:	f7ff ff7d 	bl	80047dc <is_leap_year>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d005      	beq.n	80048f4 <mktime+0xb4>
				time += 24 * 3600;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80048ee:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80048f2:	60fb      	str	r3, [r7, #12]
		for (i = 0; i < month; i++) {
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	3301      	adds	r3, #1
 80048f8:	60bb      	str	r3, [r7, #8]
 80048fa:	797b      	ldrb	r3, [r7, #5]
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d3dc      	bcc.n	80048bc <mktime+0x7c>
			}
		}
	}

    // 3. Cng dn s giy t cc ngy, gi, pht v giy
    time += (uint32_t)(date - 1) * 24 * 60;
 8004902:	793b      	ldrb	r3, [r7, #4]
 8004904:	3b01      	subs	r3, #1
 8004906:	461a      	mov	r2, r3
 8004908:	f44f 63b4 	mov.w	r3, #1440	@ 0x5a0
 800490c:	fb02 f303 	mul.w	r3, r2, r3
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4413      	add	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]
    time += (uint32_t)hour * 60;
 8004916:	78fa      	ldrb	r2, [r7, #3]
 8004918:	4613      	mov	r3, r2
 800491a:	011b      	lsls	r3, r3, #4
 800491c:	1a9b      	subs	r3, r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	461a      	mov	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	4413      	add	r3, r2
 8004926:	60fb      	str	r3, [r7, #12]
    time += (uint32_t)minute;
 8004928:	f897 3020 	ldrb.w	r3, [r7, #32]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	4413      	add	r3, r2
 8004930:	60fb      	str	r3, [r7, #12]

    return time;
 8004932:	68fb      	ldr	r3, [r7, #12]
}
 8004934:	4618      	mov	r0, r3
 8004936:	3714      	adds	r7, #20
 8004938:	46bd      	mov	sp, r7
 800493a:	bd90      	pop	{r4, r7, pc}
 800493c:	0800994c 	.word	0x0800994c

08004940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004944:	b672      	cpsid	i
}
 8004946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004948:	bf00      	nop
 800494a:	e7fd      	b.n	8004948 <Error_Handler+0x8>

0800494c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004952:	4b15      	ldr	r3, [pc, #84]	@ (80049a8 <HAL_MspInit+0x5c>)
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	4a14      	ldr	r2, [pc, #80]	@ (80049a8 <HAL_MspInit+0x5c>)
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	6193      	str	r3, [r2, #24]
 800495e:	4b12      	ldr	r3, [pc, #72]	@ (80049a8 <HAL_MspInit+0x5c>)
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	60bb      	str	r3, [r7, #8]
 8004968:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800496a:	4b0f      	ldr	r3, [pc, #60]	@ (80049a8 <HAL_MspInit+0x5c>)
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	4a0e      	ldr	r2, [pc, #56]	@ (80049a8 <HAL_MspInit+0x5c>)
 8004970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004974:	61d3      	str	r3, [r2, #28]
 8004976:	4b0c      	ldr	r3, [pc, #48]	@ (80049a8 <HAL_MspInit+0x5c>)
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800497e:	607b      	str	r3, [r7, #4]
 8004980:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004982:	4b0a      	ldr	r3, [pc, #40]	@ (80049ac <HAL_MspInit+0x60>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	60fb      	str	r3, [r7, #12]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800498e:	60fb      	str	r3, [r7, #12]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004996:	60fb      	str	r3, [r7, #12]
 8004998:	4a04      	ldr	r2, [pc, #16]	@ (80049ac <HAL_MspInit+0x60>)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800499e:	bf00      	nop
 80049a0:	3714      	adds	r7, #20
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr
 80049a8:	40021000 	.word	0x40021000
 80049ac:	40010000 	.word	0x40010000

080049b0 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049b8:	f107 0310 	add.w	r3, r7, #16
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	605a      	str	r2, [r3, #4]
 80049c2:	609a      	str	r2, [r3, #8]
 80049c4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a20      	ldr	r2, [pc, #128]	@ (8004a4c <HAL_CAN_MspInit+0x9c>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d139      	bne.n	8004a44 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80049d0:	4b1f      	ldr	r3, [pc, #124]	@ (8004a50 <HAL_CAN_MspInit+0xa0>)
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	4a1e      	ldr	r2, [pc, #120]	@ (8004a50 <HAL_CAN_MspInit+0xa0>)
 80049d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80049da:	61d3      	str	r3, [r2, #28]
 80049dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004a50 <HAL_CAN_MspInit+0xa0>)
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e4:	60fb      	str	r3, [r7, #12]
 80049e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049e8:	4b19      	ldr	r3, [pc, #100]	@ (8004a50 <HAL_CAN_MspInit+0xa0>)
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	4a18      	ldr	r2, [pc, #96]	@ (8004a50 <HAL_CAN_MspInit+0xa0>)
 80049ee:	f043 0304 	orr.w	r3, r3, #4
 80049f2:	6193      	str	r3, [r2, #24]
 80049f4:	4b16      	ldr	r3, [pc, #88]	@ (8004a50 <HAL_CAN_MspInit+0xa0>)
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	60bb      	str	r3, [r7, #8]
 80049fe:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004a00:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004a04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a0e:	f107 0310 	add.w	r3, r7, #16
 8004a12:	4619      	mov	r1, r3
 8004a14:	480f      	ldr	r0, [pc, #60]	@ (8004a54 <HAL_CAN_MspInit+0xa4>)
 8004a16:	f001 ff23 	bl	8006860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a20:	2302      	movs	r3, #2
 8004a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a24:	2303      	movs	r3, #3
 8004a26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a28:	f107 0310 	add.w	r3, r7, #16
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4809      	ldr	r0, [pc, #36]	@ (8004a54 <HAL_CAN_MspInit+0xa4>)
 8004a30:	f001 ff16 	bl	8006860 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 8004a34:	2200      	movs	r2, #0
 8004a36:	2103      	movs	r1, #3
 8004a38:	2014      	movs	r0, #20
 8004a3a:	f001 fa34 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8004a3e:	2014      	movs	r0, #20
 8004a40:	f001 fa4d 	bl	8005ede <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8004a44:	bf00      	nop
 8004a46:	3720      	adds	r7, #32
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40006400 	.word	0x40006400
 8004a50:	40021000 	.word	0x40021000
 8004a54:	40010800 	.word	0x40010800

08004a58 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08a      	sub	sp, #40	@ 0x28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a60:	f107 0318 	add.w	r3, r7, #24
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
 8004a6c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a37      	ldr	r2, [pc, #220]	@ (8004b50 <HAL_SPI_MspInit+0xf8>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d130      	bne.n	8004ada <HAL_SPI_MspInit+0x82>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004a78:	4b36      	ldr	r3, [pc, #216]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	4a35      	ldr	r2, [pc, #212]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004a7e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004a82:	6193      	str	r3, [r2, #24]
 8004a84:	4b33      	ldr	r3, [pc, #204]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a90:	4b30      	ldr	r3, [pc, #192]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	4a2f      	ldr	r2, [pc, #188]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004a96:	f043 0304 	orr.w	r3, r3, #4
 8004a9a:	6193      	str	r3, [r2, #24]
 8004a9c:	4b2d      	ldr	r3, [pc, #180]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	f003 0304 	and.w	r3, r3, #4
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004aa8:	23a0      	movs	r3, #160	@ 0xa0
 8004aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aac:	2302      	movs	r3, #2
 8004aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ab4:	f107 0318 	add.w	r3, r7, #24
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4827      	ldr	r0, [pc, #156]	@ (8004b58 <HAL_SPI_MspInit+0x100>)
 8004abc:	f001 fed0 	bl	8006860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004ac0:	2340      	movs	r3, #64	@ 0x40
 8004ac2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004acc:	f107 0318 	add.w	r3, r7, #24
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	4821      	ldr	r0, [pc, #132]	@ (8004b58 <HAL_SPI_MspInit+0x100>)
 8004ad4:	f001 fec4 	bl	8006860 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004ad8:	e036      	b.n	8004b48 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a1f      	ldr	r2, [pc, #124]	@ (8004b5c <HAL_SPI_MspInit+0x104>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d131      	bne.n	8004b48 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004ae6:	69db      	ldr	r3, [r3, #28]
 8004ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004aea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004aee:	61d3      	str	r3, [r2, #28]
 8004af0:	4b18      	ldr	r3, [pc, #96]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004af2:	69db      	ldr	r3, [r3, #28]
 8004af4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004af8:	60fb      	str	r3, [r7, #12]
 8004afa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004afc:	4b15      	ldr	r3, [pc, #84]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004afe:	699b      	ldr	r3, [r3, #24]
 8004b00:	4a14      	ldr	r2, [pc, #80]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004b02:	f043 0308 	orr.w	r3, r3, #8
 8004b06:	6193      	str	r3, [r2, #24]
 8004b08:	4b12      	ldr	r3, [pc, #72]	@ (8004b54 <HAL_SPI_MspInit+0xfc>)
 8004b0a:	699b      	ldr	r3, [r3, #24]
 8004b0c:	f003 0308 	and.w	r3, r3, #8
 8004b10:	60bb      	str	r3, [r7, #8]
 8004b12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004b14:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b22:	f107 0318 	add.w	r3, r7, #24
 8004b26:	4619      	mov	r1, r3
 8004b28:	480d      	ldr	r0, [pc, #52]	@ (8004b60 <HAL_SPI_MspInit+0x108>)
 8004b2a:	f001 fe99 	bl	8006860 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004b2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004b32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b3c:	f107 0318 	add.w	r3, r7, #24
 8004b40:	4619      	mov	r1, r3
 8004b42:	4807      	ldr	r0, [pc, #28]	@ (8004b60 <HAL_SPI_MspInit+0x108>)
 8004b44:	f001 fe8c 	bl	8006860 <HAL_GPIO_Init>
}
 8004b48:	bf00      	nop
 8004b4a:	3728      	adds	r7, #40	@ 0x28
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40013000 	.word	0x40013000
 8004b54:	40021000 	.word	0x40021000
 8004b58:	40010800 	.word	0x40010800
 8004b5c:	40003800 	.word	0x40003800
 8004b60:	40010c00 	.word	0x40010c00

08004b64 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b74:	d114      	bne.n	8004ba0 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b76:	4b19      	ldr	r3, [pc, #100]	@ (8004bdc <HAL_TIM_Base_MspInit+0x78>)
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	4a18      	ldr	r2, [pc, #96]	@ (8004bdc <HAL_TIM_Base_MspInit+0x78>)
 8004b7c:	f043 0301 	orr.w	r3, r3, #1
 8004b80:	61d3      	str	r3, [r2, #28]
 8004b82:	4b16      	ldr	r3, [pc, #88]	@ (8004bdc <HAL_TIM_Base_MspInit+0x78>)
 8004b84:	69db      	ldr	r3, [r3, #28]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	60fb      	str	r3, [r7, #12]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8004b8e:	2200      	movs	r2, #0
 8004b90:	2104      	movs	r1, #4
 8004b92:	201c      	movs	r0, #28
 8004b94:	f001 f987 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004b98:	201c      	movs	r0, #28
 8004b9a:	f001 f9a0 	bl	8005ede <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004b9e:	e018      	b.n	8004bd2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a0e      	ldr	r2, [pc, #56]	@ (8004be0 <HAL_TIM_Base_MspInit+0x7c>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d113      	bne.n	8004bd2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004baa:	4b0c      	ldr	r3, [pc, #48]	@ (8004bdc <HAL_TIM_Base_MspInit+0x78>)
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	4a0b      	ldr	r2, [pc, #44]	@ (8004bdc <HAL_TIM_Base_MspInit+0x78>)
 8004bb0:	f043 0302 	orr.w	r3, r3, #2
 8004bb4:	61d3      	str	r3, [r2, #28]
 8004bb6:	4b09      	ldr	r3, [pc, #36]	@ (8004bdc <HAL_TIM_Base_MspInit+0x78>)
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	60bb      	str	r3, [r7, #8]
 8004bc0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	2105      	movs	r1, #5
 8004bc6:	201d      	movs	r0, #29
 8004bc8:	f001 f96d 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004bcc:	201d      	movs	r0, #29
 8004bce:	f001 f986 	bl	8005ede <HAL_NVIC_EnableIRQ>
}
 8004bd2:	bf00      	nop
 8004bd4:	3710      	adds	r7, #16
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	40000400 	.word	0x40000400

08004be4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b088      	sub	sp, #32
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bec:	f107 0310 	add.w	r3, r7, #16
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	605a      	str	r2, [r3, #4]
 8004bf6:	609a      	str	r2, [r3, #8]
 8004bf8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a33      	ldr	r2, [pc, #204]	@ (8004ccc <HAL_UART_MspInit+0xe8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d15f      	bne.n	8004cc4 <HAL_UART_MspInit+0xe0>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c04:	4b32      	ldr	r3, [pc, #200]	@ (8004cd0 <HAL_UART_MspInit+0xec>)
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	4a31      	ldr	r2, [pc, #196]	@ (8004cd0 <HAL_UART_MspInit+0xec>)
 8004c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c0e:	6193      	str	r3, [r2, #24]
 8004c10:	4b2f      	ldr	r3, [pc, #188]	@ (8004cd0 <HAL_UART_MspInit+0xec>)
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c1c:	4b2c      	ldr	r3, [pc, #176]	@ (8004cd0 <HAL_UART_MspInit+0xec>)
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	4a2b      	ldr	r2, [pc, #172]	@ (8004cd0 <HAL_UART_MspInit+0xec>)
 8004c22:	f043 0304 	orr.w	r3, r3, #4
 8004c26:	6193      	str	r3, [r2, #24]
 8004c28:	4b29      	ldr	r3, [pc, #164]	@ (8004cd0 <HAL_UART_MspInit+0xec>)
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	60bb      	str	r3, [r7, #8]
 8004c32:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c42:	f107 0310 	add.w	r3, r7, #16
 8004c46:	4619      	mov	r1, r3
 8004c48:	4822      	ldr	r0, [pc, #136]	@ (8004cd4 <HAL_UART_MspInit+0xf0>)
 8004c4a:	f001 fe09 	bl	8006860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004c4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c54:	2300      	movs	r3, #0
 8004c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5c:	f107 0310 	add.w	r3, r7, #16
 8004c60:	4619      	mov	r1, r3
 8004c62:	481c      	ldr	r0, [pc, #112]	@ (8004cd4 <HAL_UART_MspInit+0xf0>)
 8004c64:	f001 fdfc 	bl	8006860 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004c68:	4b1b      	ldr	r3, [pc, #108]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004cdc <HAL_UART_MspInit+0xf8>)
 8004c6c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c74:	4b18      	ldr	r3, [pc, #96]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c7a:	4b17      	ldr	r3, [pc, #92]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c7c:	2280      	movs	r2, #128	@ 0x80
 8004c7e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c80:	4b15      	ldr	r3, [pc, #84]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c86:	4b14      	ldr	r3, [pc, #80]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004c8c:	4b12      	ldr	r3, [pc, #72]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004c92:	4b11      	ldr	r3, [pc, #68]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004c98:	480f      	ldr	r0, [pc, #60]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004c9a:	f001 f93f 	bl	8005f1c <HAL_DMA_Init>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d001      	beq.n	8004ca8 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8004ca4:	f7ff fe4c 	bl	8004940 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a0b      	ldr	r2, [pc, #44]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004cac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004cae:	4a0a      	ldr	r2, [pc, #40]	@ (8004cd8 <HAL_UART_MspInit+0xf4>)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2102      	movs	r1, #2
 8004cb8:	2025      	movs	r0, #37	@ 0x25
 8004cba:	f001 f8f4 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004cbe:	2025      	movs	r0, #37	@ 0x25
 8004cc0:	f001 f90d 	bl	8005ede <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004cc4:	bf00      	nop
 8004cc6:	3720      	adds	r7, #32
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	40013800 	.word	0x40013800
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	40010800 	.word	0x40010800
 8004cd8:	20000258 	.word	0x20000258
 8004cdc:	40020058 	.word	0x40020058

08004ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ce4:	bf00      	nop
 8004ce6:	e7fd      	b.n	8004ce4 <NMI_Handler+0x4>

08004ce8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cec:	bf00      	nop
 8004cee:	e7fd      	b.n	8004cec <HardFault_Handler+0x4>

08004cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cf4:	bf00      	nop
 8004cf6:	e7fd      	b.n	8004cf4 <MemManage_Handler+0x4>

08004cf8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cfc:	bf00      	nop
 8004cfe:	e7fd      	b.n	8004cfc <BusFault_Handler+0x4>

08004d00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d04:	bf00      	nop
 8004d06:	e7fd      	b.n	8004d04 <UsageFault_Handler+0x4>

08004d08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d0c:	bf00      	nop
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bc80      	pop	{r7}
 8004d12:	4770      	bx	lr

08004d14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d18:	bf00      	nop
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bc80      	pop	{r7}
 8004d1e:	4770      	bx	lr

08004d20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d24:	bf00      	nop
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bc80      	pop	{r7}
 8004d2a:	4770      	bx	lr

08004d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d30:	f000 f8b6 	bl	8004ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d34:	bf00      	nop
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004d3c:	2001      	movs	r0, #1
 8004d3e:	f001 ff5b 	bl	8006bf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004d42:	bf00      	nop
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004d4c:	4802      	ldr	r0, [pc, #8]	@ (8004d58 <DMA1_Channel5_IRQHandler+0x10>)
 8004d4e:	f001 fa53 	bl	80061f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004d52:	bf00      	nop
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20000258 	.word	0x20000258

08004d5c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004d60:	4802      	ldr	r0, [pc, #8]	@ (8004d6c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8004d62:	f000 fd90 	bl	8005886 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8004d66:	bf00      	nop
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	2000009c 	.word	0x2000009c

08004d70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RST_Pin);
 8004d74:	2040      	movs	r0, #64	@ 0x40
 8004d76:	f001 ff3f 	bl	8006bf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004d7a:	bf00      	nop
 8004d7c:	bd80      	pop	{r7, pc}
	...

08004d80 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004d84:	4802      	ldr	r0, [pc, #8]	@ (8004d90 <TIM2_IRQHandler+0x10>)
 8004d86:	f003 f9eb 	bl	8008160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004d8a:	bf00      	nop
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	20000180 	.word	0x20000180

08004d94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004d98:	4802      	ldr	r0, [pc, #8]	@ (8004da4 <TIM3_IRQHandler+0x10>)
 8004d9a:	f003 f9e1 	bl	8008160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004d9e:	bf00      	nop
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	200001c8 	.word	0x200001c8

08004da8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004dac:	4802      	ldr	r0, [pc, #8]	@ (8004db8 <USART1_IRQHandler+0x10>)
 8004dae:	f003 fe5b 	bl	8008a68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004db2:	bf00      	nop
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	20000210 	.word	0x20000210

08004dbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004dc0:	bf00      	nop
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bc80      	pop	{r7}
 8004dc6:	4770      	bx	lr

08004dc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004dc8:	f7ff fff8 	bl	8004dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004dcc:	480b      	ldr	r0, [pc, #44]	@ (8004dfc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004dce:	490c      	ldr	r1, [pc, #48]	@ (8004e00 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8004e04 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004dd4:	e002      	b.n	8004ddc <LoopCopyDataInit>

08004dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dda:	3304      	adds	r3, #4

08004ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004de0:	d3f9      	bcc.n	8004dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004de2:	4a09      	ldr	r2, [pc, #36]	@ (8004e08 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004de4:	4c09      	ldr	r4, [pc, #36]	@ (8004e0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004de8:	e001      	b.n	8004dee <LoopFillZerobss>

08004dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dec:	3204      	adds	r2, #4

08004dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004df0:	d3fb      	bcc.n	8004dea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004df2:	f004 fd49 	bl	8009888 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004df6:	f7fd f9e9 	bl	80021cc <main>
  bx lr
 8004dfa:	4770      	bx	lr
  ldr r0, =_sdata
 8004dfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e00:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 8004e04:	080099b8 	.word	0x080099b8
  ldr r2, =_sbss
 8004e08:	20000048 	.word	0x20000048
  ldr r4, =_ebss
 8004e0c:	200007f8 	.word	0x200007f8

08004e10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004e10:	e7fe      	b.n	8004e10 <ADC1_2_IRQHandler>
	...

08004e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e18:	4b08      	ldr	r3, [pc, #32]	@ (8004e3c <HAL_Init+0x28>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a07      	ldr	r2, [pc, #28]	@ (8004e3c <HAL_Init+0x28>)
 8004e1e:	f043 0310 	orr.w	r3, r3, #16
 8004e22:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e24:	2003      	movs	r0, #3
 8004e26:	f001 f833 	bl	8005e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e2a:	2006      	movs	r0, #6
 8004e2c:	f000 f808 	bl	8004e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e30:	f7ff fd8c 	bl	800494c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	40022000 	.word	0x40022000

08004e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e48:	4b12      	ldr	r3, [pc, #72]	@ (8004e94 <HAL_InitTick+0x54>)
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	4b12      	ldr	r3, [pc, #72]	@ (8004e98 <HAL_InitTick+0x58>)
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	4619      	mov	r1, r3
 8004e52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f001 f84f 	bl	8005f02 <HAL_SYSTICK_Config>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e00e      	b.n	8004e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b0f      	cmp	r3, #15
 8004e72:	d80a      	bhi.n	8004e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e74:	2200      	movs	r2, #0
 8004e76:	6879      	ldr	r1, [r7, #4]
 8004e78:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7c:	f001 f813 	bl	8005ea6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004e80:	4a06      	ldr	r2, [pc, #24]	@ (8004e9c <HAL_InitTick+0x5c>)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	e000      	b.n	8004e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3708      	adds	r7, #8
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	20000038 	.word	0x20000038
 8004e98:	20000040 	.word	0x20000040
 8004e9c:	2000003c 	.word	0x2000003c

08004ea0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ea4:	4b05      	ldr	r3, [pc, #20]	@ (8004ebc <HAL_IncTick+0x1c>)
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	4b05      	ldr	r3, [pc, #20]	@ (8004ec0 <HAL_IncTick+0x20>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4413      	add	r3, r2
 8004eb0:	4a03      	ldr	r2, [pc, #12]	@ (8004ec0 <HAL_IncTick+0x20>)
 8004eb2:	6013      	str	r3, [r2, #0]
}
 8004eb4:	bf00      	nop
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr
 8004ebc:	20000040 	.word	0x20000040
 8004ec0:	200007d0 	.word	0x200007d0

08004ec4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ec8:	4b02      	ldr	r3, [pc, #8]	@ (8004ed4 <HAL_GetTick+0x10>)
 8004eca:	681b      	ldr	r3, [r3, #0]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc80      	pop	{r7}
 8004ed2:	4770      	bx	lr
 8004ed4:	200007d0 	.word	0x200007d0

08004ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ee0:	f7ff fff0 	bl	8004ec4 <HAL_GetTick>
 8004ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef0:	d005      	beq.n	8004efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8004f1c <HAL_Delay+0x44>)
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	4413      	add	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004efe:	bf00      	nop
 8004f00:	f7ff ffe0 	bl	8004ec4 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d8f7      	bhi.n	8004f00 <HAL_Delay+0x28>
  {
  }
}
 8004f10:	bf00      	nop
 8004f12:	bf00      	nop
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	20000040 	.word	0x20000040

08004f20 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)UID_BASE)));
 8004f24:	4b02      	ldr	r3, [pc, #8]	@ (8004f30 <HAL_GetUIDw0+0x10>)
 8004f26:	681b      	ldr	r3, [r3, #0]
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr
 8004f30:	1ffff7e8 	.word	0x1ffff7e8

08004f34 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8004f38:	4b02      	ldr	r3, [pc, #8]	@ (8004f44 <HAL_GetUIDw1+0x10>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr
 8004f44:	1ffff7ec 	.word	0x1ffff7ec

08004f48 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8004f4c:	4b02      	ldr	r3, [pc, #8]	@ (8004f58 <HAL_GetUIDw2+0x10>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bc80      	pop	{r7}
 8004f56:	4770      	bx	lr
 8004f58:	1ffff7f0 	.word	0x1ffff7f0

08004f5c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e0ed      	b.n	800514a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d102      	bne.n	8004f80 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7ff fd18 	bl	80049b0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0201 	orr.w	r2, r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f90:	f7ff ff98 	bl	8004ec4 <HAL_GetTick>
 8004f94:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004f96:	e012      	b.n	8004fbe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004f98:	f7ff ff94 	bl	8004ec4 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b0a      	cmp	r3, #10
 8004fa4:	d90b      	bls.n	8004fbe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004faa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2205      	movs	r2, #5
 8004fb6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e0c5      	b.n	800514a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d0e5      	beq.n	8004f98 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0202 	bic.w	r2, r2, #2
 8004fda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fdc:	f7ff ff72 	bl	8004ec4 <HAL_GetTick>
 8004fe0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004fe2:	e012      	b.n	800500a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004fe4:	f7ff ff6e 	bl	8004ec4 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b0a      	cmp	r3, #10
 8004ff0:	d90b      	bls.n	800500a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2205      	movs	r2, #5
 8005002:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e09f      	b.n	800514a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1e5      	bne.n	8004fe4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	7e1b      	ldrb	r3, [r3, #24]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d108      	bne.n	8005032 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	e007      	b.n	8005042 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005040:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	7e5b      	ldrb	r3, [r3, #25]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d108      	bne.n	800505c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005058:	601a      	str	r2, [r3, #0]
 800505a:	e007      	b.n	800506c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800506a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	7e9b      	ldrb	r3, [r3, #26]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d108      	bne.n	8005086 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0220 	orr.w	r2, r2, #32
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	e007      	b.n	8005096 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 0220 	bic.w	r2, r2, #32
 8005094:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	7edb      	ldrb	r3, [r3, #27]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d108      	bne.n	80050b0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 0210 	bic.w	r2, r2, #16
 80050ac:	601a      	str	r2, [r3, #0]
 80050ae:	e007      	b.n	80050c0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f042 0210 	orr.w	r2, r2, #16
 80050be:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	7f1b      	ldrb	r3, [r3, #28]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d108      	bne.n	80050da <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0208 	orr.w	r2, r2, #8
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	e007      	b.n	80050ea <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f022 0208 	bic.w	r2, r2, #8
 80050e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	7f5b      	ldrb	r3, [r3, #29]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d108      	bne.n	8005104 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0204 	orr.w	r2, r2, #4
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e007      	b.n	8005114 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 0204 	bic.w	r2, r2, #4
 8005112:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689a      	ldr	r2, [r3, #8]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	431a      	orrs	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	ea42 0103 	orr.w	r1, r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	1e5a      	subs	r2, r3, #1
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	430a      	orrs	r2, r1
 8005138:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005152:	b480      	push	{r7}
 8005154:	b087      	sub	sp, #28
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
 800515a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005168:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800516a:	7cfb      	ldrb	r3, [r7, #19]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d003      	beq.n	8005178 <HAL_CAN_ConfigFilter+0x26>
 8005170:	7cfb      	ldrb	r3, [r7, #19]
 8005172:	2b02      	cmp	r3, #2
 8005174:	f040 80aa 	bne.w	80052cc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800517e:	f043 0201 	orr.w	r2, r3, #1
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	f003 031f 	and.w	r3, r3, #31
 8005190:	2201      	movs	r2, #1
 8005192:	fa02 f303 	lsl.w	r3, r2, r3
 8005196:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	43db      	mvns	r3, r3
 80051a2:	401a      	ands	r2, r3
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d123      	bne.n	80051fa <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	43db      	mvns	r3, r3
 80051bc:	401a      	ands	r2, r3
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80051d0:	683a      	ldr	r2, [r7, #0]
 80051d2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80051d4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	3248      	adds	r2, #72	@ 0x48
 80051da:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80051ee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80051f0:	6979      	ldr	r1, [r7, #20]
 80051f2:	3348      	adds	r3, #72	@ 0x48
 80051f4:	00db      	lsls	r3, r3, #3
 80051f6:	440b      	add	r3, r1
 80051f8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d122      	bne.n	8005248 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	431a      	orrs	r2, r3
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800521e:	683a      	ldr	r2, [r7, #0]
 8005220:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005222:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	3248      	adds	r2, #72	@ 0x48
 8005228:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800523c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800523e:	6979      	ldr	r1, [r7, #20]
 8005240:	3348      	adds	r3, #72	@ 0x48
 8005242:	00db      	lsls	r3, r3, #3
 8005244:	440b      	add	r3, r1
 8005246:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d109      	bne.n	8005264 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	43db      	mvns	r3, r3
 800525a:	401a      	ands	r2, r3
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005262:	e007      	b.n	8005274 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	431a      	orrs	r2, r3
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d109      	bne.n	8005290 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	43db      	mvns	r3, r3
 8005286:	401a      	ands	r2, r3
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800528e:	e007      	b.n	80052a0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	431a      	orrs	r2, r3
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d107      	bne.n	80052b8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	431a      	orrs	r2, r3
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80052be:	f023 0201 	bic.w	r2, r3, #1
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80052c8:	2300      	movs	r3, #0
 80052ca:	e006      	b.n	80052da <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
  }
}
 80052da:	4618      	mov	r0, r3
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	bc80      	pop	{r7}
 80052e2:	4770      	bx	lr

080052e4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d12e      	bne.n	8005356 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0201 	bic.w	r2, r2, #1
 800530e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005310:	f7ff fdd8 	bl	8004ec4 <HAL_GetTick>
 8005314:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005316:	e012      	b.n	800533e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005318:	f7ff fdd4 	bl	8004ec4 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b0a      	cmp	r3, #10
 8005324:	d90b      	bls.n	800533e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2205      	movs	r2, #5
 8005336:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e012      	b.n	8005364 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1e5      	bne.n	8005318 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8005352:	2300      	movs	r3, #0
 8005354:	e006      	b.n	8005364 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
  }
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800536c:	b480      	push	{r7}
 800536e:	b089      	sub	sp, #36	@ 0x24
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
 8005378:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005380:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800538a:	7ffb      	ldrb	r3, [r7, #31]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d003      	beq.n	8005398 <HAL_CAN_AddTxMessage+0x2c>
 8005390:	7ffb      	ldrb	r3, [r7, #31]
 8005392:	2b02      	cmp	r3, #2
 8005394:	f040 80ad 	bne.w	80054f2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10a      	bne.n	80053b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d105      	bne.n	80053b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 8095 	beq.w	80054e2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	0e1b      	lsrs	r3, r3, #24
 80053bc:	f003 0303 	and.w	r3, r3, #3
 80053c0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80053c2:	2201      	movs	r2, #1
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	409a      	lsls	r2, r3
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10d      	bne.n	80053f0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80053de:	68f9      	ldr	r1, [r7, #12]
 80053e0:	6809      	ldr	r1, [r1, #0]
 80053e2:	431a      	orrs	r2, r3
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	3318      	adds	r3, #24
 80053e8:	011b      	lsls	r3, r3, #4
 80053ea:	440b      	add	r3, r1
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	e00f      	b.n	8005410 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80053fa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005400:	68f9      	ldr	r1, [r7, #12]
 8005402:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005404:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	3318      	adds	r3, #24
 800540a:	011b      	lsls	r3, r3, #4
 800540c:	440b      	add	r3, r1
 800540e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6819      	ldr	r1, [r3, #0]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	3318      	adds	r3, #24
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	440b      	add	r3, r1
 8005420:	3304      	adds	r3, #4
 8005422:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	7d1b      	ldrb	r3, [r3, #20]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d111      	bne.n	8005450 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	3318      	adds	r3, #24
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	4413      	add	r3, r2
 8005438:	3304      	adds	r3, #4
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68fa      	ldr	r2, [r7, #12]
 800543e:	6811      	ldr	r1, [r2, #0]
 8005440:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	3318      	adds	r3, #24
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	440b      	add	r3, r1
 800544c:	3304      	adds	r3, #4
 800544e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	3307      	adds	r3, #7
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	061a      	lsls	r2, r3, #24
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	3306      	adds	r3, #6
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	041b      	lsls	r3, r3, #16
 8005460:	431a      	orrs	r2, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	3305      	adds	r3, #5
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	021b      	lsls	r3, r3, #8
 800546a:	4313      	orrs	r3, r2
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	3204      	adds	r2, #4
 8005470:	7812      	ldrb	r2, [r2, #0]
 8005472:	4610      	mov	r0, r2
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	6811      	ldr	r1, [r2, #0]
 8005478:	ea43 0200 	orr.w	r2, r3, r0
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	440b      	add	r3, r1
 8005482:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005486:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	3303      	adds	r3, #3
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	061a      	lsls	r2, r3, #24
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3302      	adds	r3, #2
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	041b      	lsls	r3, r3, #16
 8005498:	431a      	orrs	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	3301      	adds	r3, #1
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	021b      	lsls	r3, r3, #8
 80054a2:	4313      	orrs	r3, r2
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	7812      	ldrb	r2, [r2, #0]
 80054a8:	4610      	mov	r0, r2
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	6811      	ldr	r1, [r2, #0]
 80054ae:	ea43 0200 	orr.w	r2, r3, r0
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	011b      	lsls	r3, r3, #4
 80054b6:	440b      	add	r3, r1
 80054b8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80054bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	3318      	adds	r3, #24
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	4413      	add	r3, r2
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	6811      	ldr	r1, [r2, #0]
 80054d0:	f043 0201 	orr.w	r2, r3, #1
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	3318      	adds	r3, #24
 80054d8:	011b      	lsls	r3, r3, #4
 80054da:	440b      	add	r3, r1
 80054dc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80054de:	2300      	movs	r3, #0
 80054e0:	e00e      	b.n	8005500 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e006      	b.n	8005500 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
  }
}
 8005500:	4618      	mov	r0, r3
 8005502:	3724      	adds	r7, #36	@ 0x24
 8005504:	46bd      	mov	sp, r7
 8005506:	bc80      	pop	{r7}
 8005508:	4770      	bx	lr

0800550a <HAL_CAN_AbortTxRequest>:
  * @param  TxMailboxes List of the Tx Mailboxes to abort.
  *         This parameter can be any combination of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AbortTxRequest(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 800550a:	b480      	push	{r7}
 800550c:	b085      	sub	sp, #20
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
 8005512:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f893 3020 	ldrb.w	r3, [r3, #32]
 800551a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d002      	beq.n	8005528 <HAL_CAN_AbortTxRequest+0x1e>
 8005522:	7bfb      	ldrb	r3, [r7, #15]
 8005524:	2b02      	cmp	r3, #2
 8005526:	d128      	bne.n	800557a <HAL_CAN_AbortTxRequest+0x70>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 */
    if ((TxMailboxes & CAN_TX_MAILBOX0) != 0U)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d007      	beq.n	8005542 <HAL_CAN_AbortTxRequest+0x38>
    {
      /* Add cancellation request for Tx Mailbox 0 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ0);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689a      	ldr	r2, [r3, #8]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005540:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 1 */
    if ((TxMailboxes & CAN_TX_MAILBOX1) != 0U)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	2b00      	cmp	r3, #0
 800554a:	d007      	beq.n	800555c <HAL_CAN_AbortTxRequest+0x52>
    {
      /* Add cancellation request for Tx Mailbox 1 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ1);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800555a:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 2 */
    if ((TxMailboxes & CAN_TX_MAILBOX2) != 0U)
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b00      	cmp	r3, #0
 8005564:	d007      	beq.n	8005576 <HAL_CAN_AbortTxRequest+0x6c>
    {
      /* Add cancellation request for Tx Mailbox 2 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ2);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8005574:	609a      	str	r2, [r3, #8]
    }

    /* Return function status */
    return HAL_OK;
 8005576:	2300      	movs	r3, #0
 8005578:	e006      	b.n	8005588 <HAL_CAN_AbortTxRequest+0x7e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
  }
}
 8005588:	4618      	mov	r0, r3
 800558a:	3714      	adds	r7, #20
 800558c:	46bd      	mov	sp, r7
 800558e:	bc80      	pop	{r7}
 8005590:	4770      	bx	lr

08005592 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8005592:	b480      	push	{r7}
 8005594:	b085      	sub	sp, #20
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055a4:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80055a6:	7afb      	ldrb	r3, [r7, #11]
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d002      	beq.n	80055b2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80055ac:	7afb      	ldrb	r3, [r7, #11]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d11d      	bne.n	80055ee <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d002      	beq.n	80055c6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	3301      	adds	r3, #1
 80055c4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	3301      	adds	r3, #1
 80055d8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d002      	beq.n	80055ee <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	3301      	adds	r3, #1
 80055ec:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80055ee:	68fb      	ldr	r3, [r7, #12]
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bc80      	pop	{r7}
 80055f8:	4770      	bx	lr

080055fa <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80055fa:	b480      	push	{r7}
 80055fc:	b087      	sub	sp, #28
 80055fe:	af00      	add	r7, sp, #0
 8005600:	60f8      	str	r0, [r7, #12]
 8005602:	60b9      	str	r1, [r7, #8]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800560e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005610:	7dfb      	ldrb	r3, [r7, #23]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d003      	beq.n	800561e <HAL_CAN_GetRxMessage+0x24>
 8005616:	7dfb      	ldrb	r3, [r7, #23]
 8005618:	2b02      	cmp	r3, #2
 800561a:	f040 8103 	bne.w	8005824 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d10e      	bne.n	8005642 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d116      	bne.n	8005660 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e0f7      	b.n	8005832 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0303 	and.w	r3, r3, #3
 800564c:	2b00      	cmp	r3, #0
 800564e:	d107      	bne.n	8005660 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005654:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e0e8      	b.n	8005832 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	331b      	adds	r3, #27
 8005668:	011b      	lsls	r3, r3, #4
 800566a:	4413      	add	r3, r2
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0204 	and.w	r2, r3, #4
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10c      	bne.n	8005698 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	331b      	adds	r3, #27
 8005686:	011b      	lsls	r3, r3, #4
 8005688:	4413      	add	r3, r2
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	0d5b      	lsrs	r3, r3, #21
 800568e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	601a      	str	r2, [r3, #0]
 8005696:	e00b      	b.n	80056b0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	331b      	adds	r3, #27
 80056a0:	011b      	lsls	r3, r3, #4
 80056a2:	4413      	add	r3, r2
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	08db      	lsrs	r3, r3, #3
 80056a8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	331b      	adds	r3, #27
 80056b8:	011b      	lsls	r3, r3, #4
 80056ba:	4413      	add	r3, r2
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0202 	and.w	r2, r3, #2
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	331b      	adds	r3, #27
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	4413      	add	r3, r2
 80056d2:	3304      	adds	r3, #4
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0308 	and.w	r3, r3, #8
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2208      	movs	r2, #8
 80056e2:	611a      	str	r2, [r3, #16]
 80056e4:	e00b      	b.n	80056fe <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	331b      	adds	r3, #27
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	4413      	add	r3, r2
 80056f2:	3304      	adds	r3, #4
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 020f 	and.w	r2, r3, #15
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	331b      	adds	r3, #27
 8005706:	011b      	lsls	r3, r3, #4
 8005708:	4413      	add	r3, r2
 800570a:	3304      	adds	r3, #4
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	0a1b      	lsrs	r3, r3, #8
 8005710:	b2da      	uxtb	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	331b      	adds	r3, #27
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	4413      	add	r3, r2
 8005722:	3304      	adds	r3, #4
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	0c1b      	lsrs	r3, r3, #16
 8005728:	b29a      	uxth	r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	4413      	add	r3, r2
 8005738:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	b2da      	uxtb	r2, r3
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	011b      	lsls	r3, r3, #4
 800574c:	4413      	add	r3, r2
 800574e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	0a1a      	lsrs	r2, r3, #8
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	3301      	adds	r3, #1
 800575a:	b2d2      	uxtb	r2, r2
 800575c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	011b      	lsls	r3, r3, #4
 8005766:	4413      	add	r3, r2
 8005768:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	0c1a      	lsrs	r2, r3, #16
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	3302      	adds	r3, #2
 8005774:	b2d2      	uxtb	r2, r2
 8005776:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	011b      	lsls	r3, r3, #4
 8005780:	4413      	add	r3, r2
 8005782:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	0e1a      	lsrs	r2, r3, #24
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	3303      	adds	r3, #3
 800578e:	b2d2      	uxtb	r2, r2
 8005790:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	011b      	lsls	r3, r3, #4
 800579a:	4413      	add	r3, r2
 800579c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	3304      	adds	r3, #4
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	011b      	lsls	r3, r3, #4
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	0a1a      	lsrs	r2, r3, #8
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	3305      	adds	r3, #5
 80057c0:	b2d2      	uxtb	r2, r2
 80057c2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	011b      	lsls	r3, r3, #4
 80057cc:	4413      	add	r3, r2
 80057ce:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	0c1a      	lsrs	r2, r3, #16
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	3306      	adds	r3, #6
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	011b      	lsls	r3, r3, #4
 80057e6:	4413      	add	r3, r2
 80057e8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	0e1a      	lsrs	r2, r3, #24
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	3307      	adds	r3, #7
 80057f4:	b2d2      	uxtb	r2, r2
 80057f6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d108      	bne.n	8005810 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68da      	ldr	r2, [r3, #12]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 0220 	orr.w	r2, r2, #32
 800580c:	60da      	str	r2, [r3, #12]
 800580e:	e007      	b.n	8005820 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	691a      	ldr	r2, [r3, #16]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f042 0220 	orr.w	r2, r2, #32
 800581e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005820:	2300      	movs	r3, #0
 8005822:	e006      	b.n	8005832 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005828:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
  }
}
 8005832:	4618      	mov	r0, r3
 8005834:	371c      	adds	r7, #28
 8005836:	46bd      	mov	sp, r7
 8005838:	bc80      	pop	{r7}
 800583a:	4770      	bx	lr

0800583c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800584c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800584e:	7bfb      	ldrb	r3, [r7, #15]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d002      	beq.n	800585a <HAL_CAN_ActivateNotification+0x1e>
 8005854:	7bfb      	ldrb	r3, [r7, #15]
 8005856:	2b02      	cmp	r3, #2
 8005858:	d109      	bne.n	800586e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	6959      	ldr	r1, [r3, #20]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	683a      	ldr	r2, [r7, #0]
 8005866:	430a      	orrs	r2, r1
 8005868:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800586a:	2300      	movs	r3, #0
 800586c:	e006      	b.n	800587c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005872:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
  }
}
 800587c:	4618      	mov	r0, r3
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	bc80      	pop	{r7}
 8005884:	4770      	bx	lr

08005886 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005886:	b580      	push	{r7, lr}
 8005888:	b08a      	sub	sp, #40	@ 0x28
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800588e:	2300      	movs	r3, #0
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	691b      	ldr	r3, [r3, #16]
 80058b8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	f003 0301 	and.w	r3, r3, #1
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d07c      	beq.n	80059c6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80058cc:	69bb      	ldr	r3, [r7, #24]
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d023      	beq.n	800591e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2201      	movs	r2, #1
 80058dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d003      	beq.n	80058f0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f983 	bl	8005bf4 <HAL_CAN_TxMailbox0CompleteCallback>
 80058ee:	e016      	b.n	800591e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	f003 0304 	and.w	r3, r3, #4
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d004      	beq.n	8005904 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005900:	627b      	str	r3, [r7, #36]	@ 0x24
 8005902:	e00c      	b.n	800591e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	f003 0308 	and.w	r3, r3, #8
 800590a:	2b00      	cmp	r3, #0
 800590c:	d004      	beq.n	8005918 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005914:	627b      	str	r3, [r7, #36]	@ 0x24
 8005916:	e002      	b.n	800591e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 f986 	bl	8005c2a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005924:	2b00      	cmp	r3, #0
 8005926:	d024      	beq.n	8005972 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005930:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005938:	2b00      	cmp	r3, #0
 800593a:	d003      	beq.n	8005944 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f962 	bl	8005c06 <HAL_CAN_TxMailbox1CompleteCallback>
 8005942:	e016      	b.n	8005972 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594a:	2b00      	cmp	r3, #0
 800594c:	d004      	beq.n	8005958 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005954:	627b      	str	r3, [r7, #36]	@ 0x24
 8005956:	e00c      	b.n	8005972 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800595e:	2b00      	cmp	r3, #0
 8005960:	d004      	beq.n	800596c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005968:	627b      	str	r3, [r7, #36]	@ 0x24
 800596a:	e002      	b.n	8005972 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f965 	bl	8005c3c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d024      	beq.n	80059c6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005984:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d003      	beq.n	8005998 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f941 	bl	8005c18 <HAL_CAN_TxMailbox2CompleteCallback>
 8005996:	e016      	b.n	80059c6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d004      	beq.n	80059ac <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80059aa:	e00c      	b.n	80059c6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d004      	beq.n	80059c0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80059be:	e002      	b.n	80059c6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f944 	bl	8005c4e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	f003 0308 	and.w	r3, r3, #8
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00c      	beq.n	80059ea <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f003 0310 	and.w	r3, r3, #16
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d007      	beq.n	80059ea <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80059da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80059e0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2210      	movs	r2, #16
 80059e8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	f003 0304 	and.w	r3, r3, #4
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00b      	beq.n	8005a0c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f003 0308 	and.w	r3, r3, #8
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d006      	beq.n	8005a0c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2208      	movs	r2, #8
 8005a04:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 f92a 	bl	8005c60 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d009      	beq.n	8005a2a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f003 0303 	and.w	r3, r3, #3
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f7fc fba1 	bl	800216c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005a2a:	6a3b      	ldr	r3, [r7, #32]
 8005a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00c      	beq.n	8005a4e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	f003 0310 	and.w	r3, r3, #16
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d007      	beq.n	8005a4e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005a44:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2210      	movs	r2, #16
 8005a4c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	f003 0320 	and.w	r3, r3, #32
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d00b      	beq.n	8005a70 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	f003 0308 	and.w	r3, r3, #8
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d006      	beq.n	8005a70 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2208      	movs	r2, #8
 8005a68:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f90a 	bl	8005c84 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	f003 0310 	and.w	r3, r3, #16
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d009      	beq.n	8005a8e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	f003 0303 	and.w	r3, r3, #3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f8f2 	bl	8005c72 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005a8e:	6a3b      	ldr	r3, [r7, #32]
 8005a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00b      	beq.n	8005ab0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	f003 0310 	and.w	r3, r3, #16
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d006      	beq.n	8005ab0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2210      	movs	r2, #16
 8005aa8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f8f3 	bl	8005c96 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00b      	beq.n	8005ad2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	f003 0308 	and.w	r3, r3, #8
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d006      	beq.n	8005ad2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2208      	movs	r2, #8
 8005aca:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f8eb 	bl	8005ca8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005ad2:	6a3b      	ldr	r3, [r7, #32]
 8005ad4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d07b      	beq.n	8005bd4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f003 0304 	and.w	r3, r3, #4
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d072      	beq.n	8005bcc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005ae6:	6a3b      	ldr	r3, [r7, #32]
 8005ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d008      	beq.n	8005b02 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	f043 0301 	orr.w	r3, r3, #1
 8005b00:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005b02:	6a3b      	ldr	r3, [r7, #32]
 8005b04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d008      	beq.n	8005b1e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b18:	f043 0302 	orr.w	r3, r3, #2
 8005b1c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d008      	beq.n	8005b3a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	f043 0304 	orr.w	r3, r3, #4
 8005b38:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d043      	beq.n	8005bcc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d03e      	beq.n	8005bcc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b54:	2b60      	cmp	r3, #96	@ 0x60
 8005b56:	d02b      	beq.n	8005bb0 <HAL_CAN_IRQHandler+0x32a>
 8005b58:	2b60      	cmp	r3, #96	@ 0x60
 8005b5a:	d82e      	bhi.n	8005bba <HAL_CAN_IRQHandler+0x334>
 8005b5c:	2b50      	cmp	r3, #80	@ 0x50
 8005b5e:	d022      	beq.n	8005ba6 <HAL_CAN_IRQHandler+0x320>
 8005b60:	2b50      	cmp	r3, #80	@ 0x50
 8005b62:	d82a      	bhi.n	8005bba <HAL_CAN_IRQHandler+0x334>
 8005b64:	2b40      	cmp	r3, #64	@ 0x40
 8005b66:	d019      	beq.n	8005b9c <HAL_CAN_IRQHandler+0x316>
 8005b68:	2b40      	cmp	r3, #64	@ 0x40
 8005b6a:	d826      	bhi.n	8005bba <HAL_CAN_IRQHandler+0x334>
 8005b6c:	2b30      	cmp	r3, #48	@ 0x30
 8005b6e:	d010      	beq.n	8005b92 <HAL_CAN_IRQHandler+0x30c>
 8005b70:	2b30      	cmp	r3, #48	@ 0x30
 8005b72:	d822      	bhi.n	8005bba <HAL_CAN_IRQHandler+0x334>
 8005b74:	2b10      	cmp	r3, #16
 8005b76:	d002      	beq.n	8005b7e <HAL_CAN_IRQHandler+0x2f8>
 8005b78:	2b20      	cmp	r3, #32
 8005b7a:	d005      	beq.n	8005b88 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005b7c:	e01d      	b.n	8005bba <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b80:	f043 0308 	orr.w	r3, r3, #8
 8005b84:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005b86:	e019      	b.n	8005bbc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8a:	f043 0310 	orr.w	r3, r3, #16
 8005b8e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005b90:	e014      	b.n	8005bbc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b94:	f043 0320 	orr.w	r3, r3, #32
 8005b98:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005b9a:	e00f      	b.n	8005bbc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ba2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005ba4:	e00a      	b.n	8005bbc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005bae:	e005      	b.n	8005bbc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bb6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005bb8:	e000      	b.n	8005bbc <HAL_CAN_IRQHandler+0x336>
            break;
 8005bba:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699a      	ldr	r2, [r3, #24]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005bca:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2204      	movs	r2, #4
 8005bd2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d008      	beq.n	8005bec <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be0:	431a      	orrs	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f867 	bl	8005cba <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005bec:	bf00      	nop
 8005bee:	3728      	adds	r7, #40	@ 0x28
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005bfc:	bf00      	nop
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bc80      	pop	{r7}
 8005c04:	4770      	bx	lr

08005c06 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005c06:	b480      	push	{r7}
 8005c08:	b083      	sub	sp, #12
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005c0e:	bf00      	nop
 8005c10:	370c      	adds	r7, #12
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bc80      	pop	{r7}
 8005c16:	4770      	bx	lr

08005c18 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bc80      	pop	{r7}
 8005c28:	4770      	bx	lr

08005c2a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005c2a:	b480      	push	{r7}
 8005c2c:	b083      	sub	sp, #12
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005c32:	bf00      	nop
 8005c34:	370c      	adds	r7, #12
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bc80      	pop	{r7}
 8005c3a:	4770      	bx	lr

08005c3c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bc80      	pop	{r7}
 8005c4c:	4770      	bx	lr

08005c4e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bc80      	pop	{r7}
 8005c5e:	4770      	bx	lr

08005c60 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bc80      	pop	{r7}
 8005c70:	4770      	bx	lr

08005c72 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr

08005c84 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr

08005c96 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b083      	sub	sp, #12
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005c9e:	bf00      	nop
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bc80      	pop	{r7}
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bc80      	pop	{r7}
 8005cb8:	4770      	bx	lr

08005cba <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005cc2:	bf00      	nop
 8005cc4:	370c      	adds	r7, #12
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bc80      	pop	{r7}
 8005cca:	4770      	bx	lr

08005ccc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8005d10 <__NVIC_SetPriorityGrouping+0x44>)
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ce2:	68ba      	ldr	r2, [r7, #8]
 8005ce4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005ce8:	4013      	ands	r3, r2
 8005cea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005cf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cfe:	4a04      	ldr	r2, [pc, #16]	@ (8005d10 <__NVIC_SetPriorityGrouping+0x44>)
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	60d3      	str	r3, [r2, #12]
}
 8005d04:	bf00      	nop
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bc80      	pop	{r7}
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	e000ed00 	.word	0xe000ed00

08005d14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d14:	b480      	push	{r7}
 8005d16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d18:	4b04      	ldr	r3, [pc, #16]	@ (8005d2c <__NVIC_GetPriorityGrouping+0x18>)
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	0a1b      	lsrs	r3, r3, #8
 8005d1e:	f003 0307 	and.w	r3, r3, #7
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bc80      	pop	{r7}
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	e000ed00 	.word	0xe000ed00

08005d30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	4603      	mov	r3, r0
 8005d38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	db0b      	blt.n	8005d5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d42:	79fb      	ldrb	r3, [r7, #7]
 8005d44:	f003 021f 	and.w	r2, r3, #31
 8005d48:	4906      	ldr	r1, [pc, #24]	@ (8005d64 <__NVIC_EnableIRQ+0x34>)
 8005d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d4e:	095b      	lsrs	r3, r3, #5
 8005d50:	2001      	movs	r0, #1
 8005d52:	fa00 f202 	lsl.w	r2, r0, r2
 8005d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d5a:	bf00      	nop
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bc80      	pop	{r7}
 8005d62:	4770      	bx	lr
 8005d64:	e000e100 	.word	0xe000e100

08005d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	4603      	mov	r3, r0
 8005d70:	6039      	str	r1, [r7, #0]
 8005d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	db0a      	blt.n	8005d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	490c      	ldr	r1, [pc, #48]	@ (8005db4 <__NVIC_SetPriority+0x4c>)
 8005d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d86:	0112      	lsls	r2, r2, #4
 8005d88:	b2d2      	uxtb	r2, r2
 8005d8a:	440b      	add	r3, r1
 8005d8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d90:	e00a      	b.n	8005da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	4908      	ldr	r1, [pc, #32]	@ (8005db8 <__NVIC_SetPriority+0x50>)
 8005d98:	79fb      	ldrb	r3, [r7, #7]
 8005d9a:	f003 030f 	and.w	r3, r3, #15
 8005d9e:	3b04      	subs	r3, #4
 8005da0:	0112      	lsls	r2, r2, #4
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	440b      	add	r3, r1
 8005da6:	761a      	strb	r2, [r3, #24]
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bc80      	pop	{r7}
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	e000e100 	.word	0xe000e100
 8005db8:	e000ed00 	.word	0xe000ed00

08005dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b089      	sub	sp, #36	@ 0x24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f003 0307 	and.w	r3, r3, #7
 8005dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	f1c3 0307 	rsb	r3, r3, #7
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	bf28      	it	cs
 8005dda:	2304      	movcs	r3, #4
 8005ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	3304      	adds	r3, #4
 8005de2:	2b06      	cmp	r3, #6
 8005de4:	d902      	bls.n	8005dec <NVIC_EncodePriority+0x30>
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	3b03      	subs	r3, #3
 8005dea:	e000      	b.n	8005dee <NVIC_EncodePriority+0x32>
 8005dec:	2300      	movs	r3, #0
 8005dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005df0:	f04f 32ff 	mov.w	r2, #4294967295
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfa:	43da      	mvns	r2, r3
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	401a      	ands	r2, r3
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e04:	f04f 31ff 	mov.w	r1, #4294967295
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0e:	43d9      	mvns	r1, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e14:	4313      	orrs	r3, r2
         );
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3724      	adds	r7, #36	@ 0x24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr

08005e20 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005e20:	b480      	push	{r7}
 8005e22:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005e24:	f3bf 8f4f 	dsb	sy
}
 8005e28:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005e2a:	4b06      	ldr	r3, [pc, #24]	@ (8005e44 <__NVIC_SystemReset+0x24>)
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005e32:	4904      	ldr	r1, [pc, #16]	@ (8005e44 <__NVIC_SystemReset+0x24>)
 8005e34:	4b04      	ldr	r3, [pc, #16]	@ (8005e48 <__NVIC_SystemReset+0x28>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8005e3a:	f3bf 8f4f 	dsb	sy
}
 8005e3e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005e40:	bf00      	nop
 8005e42:	e7fd      	b.n	8005e40 <__NVIC_SystemReset+0x20>
 8005e44:	e000ed00 	.word	0xe000ed00
 8005e48:	05fa0004 	.word	0x05fa0004

08005e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	3b01      	subs	r3, #1
 8005e58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e5c:	d301      	bcc.n	8005e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e00f      	b.n	8005e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e62:	4a0a      	ldr	r2, [pc, #40]	@ (8005e8c <SysTick_Config+0x40>)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	3b01      	subs	r3, #1
 8005e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e6a:	210f      	movs	r1, #15
 8005e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e70:	f7ff ff7a 	bl	8005d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e74:	4b05      	ldr	r3, [pc, #20]	@ (8005e8c <SysTick_Config+0x40>)
 8005e76:	2200      	movs	r2, #0
 8005e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e7a:	4b04      	ldr	r3, [pc, #16]	@ (8005e8c <SysTick_Config+0x40>)
 8005e7c:	2207      	movs	r2, #7
 8005e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	e000e010 	.word	0xe000e010

08005e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f7ff ff17 	bl	8005ccc <__NVIC_SetPriorityGrouping>
}
 8005e9e:	bf00      	nop
 8005ea0:	3708      	adds	r7, #8
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b086      	sub	sp, #24
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	4603      	mov	r3, r0
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	607a      	str	r2, [r7, #4]
 8005eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005eb8:	f7ff ff2c 	bl	8005d14 <__NVIC_GetPriorityGrouping>
 8005ebc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	68b9      	ldr	r1, [r7, #8]
 8005ec2:	6978      	ldr	r0, [r7, #20]
 8005ec4:	f7ff ff7a 	bl	8005dbc <NVIC_EncodePriority>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ece:	4611      	mov	r1, r2
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff ff49 	bl	8005d68 <__NVIC_SetPriority>
}
 8005ed6:	bf00      	nop
 8005ed8:	3718      	adds	r7, #24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b082      	sub	sp, #8
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7ff ff1f 	bl	8005d30 <__NVIC_EnableIRQ>
}
 8005ef2:	bf00      	nop
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8005efe:	f7ff ff8f 	bl	8005e20 <__NVIC_SystemReset>

08005f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b082      	sub	sp, #8
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7ff ff9e 	bl	8005e4c <SysTick_Config>
 8005f10:	4603      	mov	r3, r0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3708      	adds	r7, #8
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
	...

08005f1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005f24:	2300      	movs	r3, #0
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e043      	b.n	8005fba <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	461a      	mov	r2, r3
 8005f38:	4b22      	ldr	r3, [pc, #136]	@ (8005fc4 <HAL_DMA_Init+0xa8>)
 8005f3a:	4413      	add	r3, r2
 8005f3c:	4a22      	ldr	r2, [pc, #136]	@ (8005fc8 <HAL_DMA_Init+0xac>)
 8005f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f42:	091b      	lsrs	r3, r3, #4
 8005f44:	009a      	lsls	r2, r3, #2
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a1f      	ldr	r2, [pc, #124]	@ (8005fcc <HAL_DMA_Init+0xb0>)
 8005f4e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005f66:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005f6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	69db      	ldr	r3, [r3, #28]
 8005f92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3714      	adds	r7, #20
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr
 8005fc4:	bffdfff8 	.word	0xbffdfff8
 8005fc8:	cccccccd 	.word	0xcccccccd
 8005fcc:	40020000 	.word	0x40020000

08005fd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d101      	bne.n	8005ff0 <HAL_DMA_Start_IT+0x20>
 8005fec:	2302      	movs	r3, #2
 8005fee:	e04b      	b.n	8006088 <HAL_DMA_Start_IT+0xb8>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b01      	cmp	r3, #1
 8006002:	d13a      	bne.n	800607a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f022 0201 	bic.w	r2, r2, #1
 8006020:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	68b9      	ldr	r1, [r7, #8]
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 f9eb 	bl	8006404 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006032:	2b00      	cmp	r3, #0
 8006034:	d008      	beq.n	8006048 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f042 020e 	orr.w	r2, r2, #14
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	e00f      	b.n	8006068 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0204 	bic.w	r2, r2, #4
 8006056:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f042 020a 	orr.w	r2, r2, #10
 8006066:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f042 0201 	orr.w	r2, r2, #1
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	e005      	b.n	8006086 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006082:	2302      	movs	r3, #2
 8006084:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006086:	7dfb      	ldrb	r3, [r7, #23]
}
 8006088:	4618      	mov	r0, r3
 800608a:	3718      	adds	r7, #24
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006090:	b480      	push	{r7}
 8006092:	b085      	sub	sp, #20
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006098:	2300      	movs	r3, #0
 800609a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d008      	beq.n	80060ba <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2204      	movs	r2, #4
 80060ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e020      	b.n	80060fc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 020e 	bic.w	r2, r2, #14
 80060c8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f022 0201 	bic.w	r2, r2, #1
 80060d8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e2:	2101      	movs	r1, #1
 80060e4:	fa01 f202 	lsl.w	r2, r1, r2
 80060e8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80060fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	bc80      	pop	{r7}
 8006104:	4770      	bx	lr
	...

08006108 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b02      	cmp	r3, #2
 800611e:	d005      	beq.n	800612c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2204      	movs	r2, #4
 8006124:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	73fb      	strb	r3, [r7, #15]
 800612a:	e051      	b.n	80061d0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 020e 	bic.w	r2, r2, #14
 800613a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f022 0201 	bic.w	r2, r2, #1
 800614a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a22      	ldr	r2, [pc, #136]	@ (80061dc <HAL_DMA_Abort_IT+0xd4>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d029      	beq.n	80061aa <HAL_DMA_Abort_IT+0xa2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a21      	ldr	r2, [pc, #132]	@ (80061e0 <HAL_DMA_Abort_IT+0xd8>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d022      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x9e>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a1f      	ldr	r2, [pc, #124]	@ (80061e4 <HAL_DMA_Abort_IT+0xdc>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d01a      	beq.n	80061a0 <HAL_DMA_Abort_IT+0x98>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a1e      	ldr	r2, [pc, #120]	@ (80061e8 <HAL_DMA_Abort_IT+0xe0>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d012      	beq.n	800619a <HAL_DMA_Abort_IT+0x92>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a1c      	ldr	r2, [pc, #112]	@ (80061ec <HAL_DMA_Abort_IT+0xe4>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d00a      	beq.n	8006194 <HAL_DMA_Abort_IT+0x8c>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a1b      	ldr	r2, [pc, #108]	@ (80061f0 <HAL_DMA_Abort_IT+0xe8>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d102      	bne.n	800618e <HAL_DMA_Abort_IT+0x86>
 8006188:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800618c:	e00e      	b.n	80061ac <HAL_DMA_Abort_IT+0xa4>
 800618e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006192:	e00b      	b.n	80061ac <HAL_DMA_Abort_IT+0xa4>
 8006194:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006198:	e008      	b.n	80061ac <HAL_DMA_Abort_IT+0xa4>
 800619a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800619e:	e005      	b.n	80061ac <HAL_DMA_Abort_IT+0xa4>
 80061a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80061a4:	e002      	b.n	80061ac <HAL_DMA_Abort_IT+0xa4>
 80061a6:	2310      	movs	r3, #16
 80061a8:	e000      	b.n	80061ac <HAL_DMA_Abort_IT+0xa4>
 80061aa:	2301      	movs	r3, #1
 80061ac:	4a11      	ldr	r2, [pc, #68]	@ (80061f4 <HAL_DMA_Abort_IT+0xec>)
 80061ae:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d003      	beq.n	80061d0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	4798      	blx	r3
    } 
  }
  return status;
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	40020008 	.word	0x40020008
 80061e0:	4002001c 	.word	0x4002001c
 80061e4:	40020030 	.word	0x40020030
 80061e8:	40020044 	.word	0x40020044
 80061ec:	40020058 	.word	0x40020058
 80061f0:	4002006c 	.word	0x4002006c
 80061f4:	40020000 	.word	0x40020000

080061f8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006214:	2204      	movs	r2, #4
 8006216:	409a      	lsls	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	4013      	ands	r3, r2
 800621c:	2b00      	cmp	r3, #0
 800621e:	d04f      	beq.n	80062c0 <HAL_DMA_IRQHandler+0xc8>
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f003 0304 	and.w	r3, r3, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	d04a      	beq.n	80062c0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0320 	and.w	r3, r3, #32
 8006234:	2b00      	cmp	r3, #0
 8006236:	d107      	bne.n	8006248 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f022 0204 	bic.w	r2, r2, #4
 8006246:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a66      	ldr	r2, [pc, #408]	@ (80063e8 <HAL_DMA_IRQHandler+0x1f0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d029      	beq.n	80062a6 <HAL_DMA_IRQHandler+0xae>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a65      	ldr	r2, [pc, #404]	@ (80063ec <HAL_DMA_IRQHandler+0x1f4>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d022      	beq.n	80062a2 <HAL_DMA_IRQHandler+0xaa>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a63      	ldr	r2, [pc, #396]	@ (80063f0 <HAL_DMA_IRQHandler+0x1f8>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d01a      	beq.n	800629c <HAL_DMA_IRQHandler+0xa4>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a62      	ldr	r2, [pc, #392]	@ (80063f4 <HAL_DMA_IRQHandler+0x1fc>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d012      	beq.n	8006296 <HAL_DMA_IRQHandler+0x9e>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a60      	ldr	r2, [pc, #384]	@ (80063f8 <HAL_DMA_IRQHandler+0x200>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d00a      	beq.n	8006290 <HAL_DMA_IRQHandler+0x98>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a5f      	ldr	r2, [pc, #380]	@ (80063fc <HAL_DMA_IRQHandler+0x204>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d102      	bne.n	800628a <HAL_DMA_IRQHandler+0x92>
 8006284:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006288:	e00e      	b.n	80062a8 <HAL_DMA_IRQHandler+0xb0>
 800628a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800628e:	e00b      	b.n	80062a8 <HAL_DMA_IRQHandler+0xb0>
 8006290:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8006294:	e008      	b.n	80062a8 <HAL_DMA_IRQHandler+0xb0>
 8006296:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800629a:	e005      	b.n	80062a8 <HAL_DMA_IRQHandler+0xb0>
 800629c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80062a0:	e002      	b.n	80062a8 <HAL_DMA_IRQHandler+0xb0>
 80062a2:	2340      	movs	r3, #64	@ 0x40
 80062a4:	e000      	b.n	80062a8 <HAL_DMA_IRQHandler+0xb0>
 80062a6:	2304      	movs	r3, #4
 80062a8:	4a55      	ldr	r2, [pc, #340]	@ (8006400 <HAL_DMA_IRQHandler+0x208>)
 80062aa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f000 8094 	beq.w	80063de <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80062be:	e08e      	b.n	80063de <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c4:	2202      	movs	r2, #2
 80062c6:	409a      	lsls	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4013      	ands	r3, r2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d056      	beq.n	800637e <HAL_DMA_IRQHandler+0x186>
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	f003 0302 	and.w	r3, r3, #2
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d051      	beq.n	800637e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0320 	and.w	r3, r3, #32
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10b      	bne.n	8006300 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 020a 	bic.w	r2, r2, #10
 80062f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a38      	ldr	r2, [pc, #224]	@ (80063e8 <HAL_DMA_IRQHandler+0x1f0>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d029      	beq.n	800635e <HAL_DMA_IRQHandler+0x166>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a37      	ldr	r2, [pc, #220]	@ (80063ec <HAL_DMA_IRQHandler+0x1f4>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d022      	beq.n	800635a <HAL_DMA_IRQHandler+0x162>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a35      	ldr	r2, [pc, #212]	@ (80063f0 <HAL_DMA_IRQHandler+0x1f8>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d01a      	beq.n	8006354 <HAL_DMA_IRQHandler+0x15c>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a34      	ldr	r2, [pc, #208]	@ (80063f4 <HAL_DMA_IRQHandler+0x1fc>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d012      	beq.n	800634e <HAL_DMA_IRQHandler+0x156>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a32      	ldr	r2, [pc, #200]	@ (80063f8 <HAL_DMA_IRQHandler+0x200>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d00a      	beq.n	8006348 <HAL_DMA_IRQHandler+0x150>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a31      	ldr	r2, [pc, #196]	@ (80063fc <HAL_DMA_IRQHandler+0x204>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d102      	bne.n	8006342 <HAL_DMA_IRQHandler+0x14a>
 800633c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006340:	e00e      	b.n	8006360 <HAL_DMA_IRQHandler+0x168>
 8006342:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006346:	e00b      	b.n	8006360 <HAL_DMA_IRQHandler+0x168>
 8006348:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800634c:	e008      	b.n	8006360 <HAL_DMA_IRQHandler+0x168>
 800634e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006352:	e005      	b.n	8006360 <HAL_DMA_IRQHandler+0x168>
 8006354:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006358:	e002      	b.n	8006360 <HAL_DMA_IRQHandler+0x168>
 800635a:	2320      	movs	r3, #32
 800635c:	e000      	b.n	8006360 <HAL_DMA_IRQHandler+0x168>
 800635e:	2302      	movs	r3, #2
 8006360:	4a27      	ldr	r2, [pc, #156]	@ (8006400 <HAL_DMA_IRQHandler+0x208>)
 8006362:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006370:	2b00      	cmp	r3, #0
 8006372:	d034      	beq.n	80063de <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800637c:	e02f      	b.n	80063de <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006382:	2208      	movs	r2, #8
 8006384:	409a      	lsls	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	4013      	ands	r3, r2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d028      	beq.n	80063e0 <HAL_DMA_IRQHandler+0x1e8>
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f003 0308 	and.w	r3, r3, #8
 8006394:	2b00      	cmp	r3, #0
 8006396:	d023      	beq.n	80063e0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f022 020e 	bic.w	r2, r2, #14
 80063a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063b0:	2101      	movs	r1, #1
 80063b2:	fa01 f202 	lsl.w	r2, r1, r2
 80063b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d004      	beq.n	80063e0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	4798      	blx	r3
    }
  }
  return;
 80063de:	bf00      	nop
 80063e0:	bf00      	nop
}
 80063e2:	3710      	adds	r7, #16
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	40020008 	.word	0x40020008
 80063ec:	4002001c 	.word	0x4002001c
 80063f0:	40020030 	.word	0x40020030
 80063f4:	40020044 	.word	0x40020044
 80063f8:	40020058 	.word	0x40020058
 80063fc:	4002006c 	.word	0x4002006c
 8006400:	40020000 	.word	0x40020000

08006404 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
 8006410:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641a:	2101      	movs	r1, #1
 800641c:	fa01 f202 	lsl.w	r2, r1, r2
 8006420:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	2b10      	cmp	r3, #16
 8006430:	d108      	bne.n	8006444 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006442:	e007      	b.n	8006454 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	60da      	str	r2, [r3, #12]
}
 8006454:	bf00      	nop
 8006456:	3714      	adds	r7, #20
 8006458:	46bd      	mov	sp, r7
 800645a:	bc80      	pop	{r7}
 800645c:	4770      	bx	lr
	...

08006460 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8006472:	2300      	movs	r3, #0
 8006474:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8006476:	2300      	movs	r3, #0
 8006478:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800647a:	4b2f      	ldr	r3, [pc, #188]	@ (8006538 <HAL_FLASH_Program+0xd8>)
 800647c:	7e1b      	ldrb	r3, [r3, #24]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d101      	bne.n	8006486 <HAL_FLASH_Program+0x26>
 8006482:	2302      	movs	r3, #2
 8006484:	e054      	b.n	8006530 <HAL_FLASH_Program+0xd0>
 8006486:	4b2c      	ldr	r3, [pc, #176]	@ (8006538 <HAL_FLASH_Program+0xd8>)
 8006488:	2201      	movs	r2, #1
 800648a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800648c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006490:	f000 f8a8 	bl	80065e4 <FLASH_WaitForLastOperation>
 8006494:	4603      	mov	r3, r0
 8006496:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8006498:	7dfb      	ldrb	r3, [r7, #23]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d144      	bne.n	8006528 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d102      	bne.n	80064aa <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80064a4:	2301      	movs	r3, #1
 80064a6:	757b      	strb	r3, [r7, #21]
 80064a8:	e007      	b.n	80064ba <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d102      	bne.n	80064b6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80064b0:	2302      	movs	r3, #2
 80064b2:	757b      	strb	r3, [r7, #21]
 80064b4:	e001      	b.n	80064ba <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80064b6:	2304      	movs	r3, #4
 80064b8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80064ba:	2300      	movs	r3, #0
 80064bc:	75bb      	strb	r3, [r7, #22]
 80064be:	e02d      	b.n	800651c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80064c0:	7dbb      	ldrb	r3, [r7, #22]
 80064c2:	005a      	lsls	r2, r3, #1
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	eb02 0c03 	add.w	ip, r2, r3
 80064ca:	7dbb      	ldrb	r3, [r7, #22]
 80064cc:	0119      	lsls	r1, r3, #4
 80064ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064d2:	f1c1 0620 	rsb	r6, r1, #32
 80064d6:	f1a1 0020 	sub.w	r0, r1, #32
 80064da:	fa22 f401 	lsr.w	r4, r2, r1
 80064de:	fa03 f606 	lsl.w	r6, r3, r6
 80064e2:	4334      	orrs	r4, r6
 80064e4:	fa23 f000 	lsr.w	r0, r3, r0
 80064e8:	4304      	orrs	r4, r0
 80064ea:	fa23 f501 	lsr.w	r5, r3, r1
 80064ee:	b2a3      	uxth	r3, r4
 80064f0:	4619      	mov	r1, r3
 80064f2:	4660      	mov	r0, ip
 80064f4:	f000 f85a 	bl	80065ac <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80064f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80064fc:	f000 f872 	bl	80065e4 <FLASH_WaitForLastOperation>
 8006500:	4603      	mov	r3, r0
 8006502:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006504:	4b0d      	ldr	r3, [pc, #52]	@ (800653c <HAL_FLASH_Program+0xdc>)
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	4a0c      	ldr	r2, [pc, #48]	@ (800653c <HAL_FLASH_Program+0xdc>)
 800650a:	f023 0301 	bic.w	r3, r3, #1
 800650e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8006510:	7dfb      	ldrb	r3, [r7, #23]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d107      	bne.n	8006526 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8006516:	7dbb      	ldrb	r3, [r7, #22]
 8006518:	3301      	adds	r3, #1
 800651a:	75bb      	strb	r3, [r7, #22]
 800651c:	7dba      	ldrb	r2, [r7, #22]
 800651e:	7d7b      	ldrb	r3, [r7, #21]
 8006520:	429a      	cmp	r2, r3
 8006522:	d3cd      	bcc.n	80064c0 <HAL_FLASH_Program+0x60>
 8006524:	e000      	b.n	8006528 <HAL_FLASH_Program+0xc8>
      {
        break;
 8006526:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006528:	4b03      	ldr	r3, [pc, #12]	@ (8006538 <HAL_FLASH_Program+0xd8>)
 800652a:	2200      	movs	r2, #0
 800652c:	761a      	strb	r2, [r3, #24]

  return status;
 800652e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006530:	4618      	mov	r0, r3
 8006532:	371c      	adds	r7, #28
 8006534:	46bd      	mov	sp, r7
 8006536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006538:	200007d8 	.word	0x200007d8
 800653c:	40022000 	.word	0x40022000

08006540 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800654a:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <HAL_FLASH_Unlock+0x40>)
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00d      	beq.n	8006572 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006556:	4b0a      	ldr	r3, [pc, #40]	@ (8006580 <HAL_FLASH_Unlock+0x40>)
 8006558:	4a0a      	ldr	r2, [pc, #40]	@ (8006584 <HAL_FLASH_Unlock+0x44>)
 800655a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800655c:	4b08      	ldr	r3, [pc, #32]	@ (8006580 <HAL_FLASH_Unlock+0x40>)
 800655e:	4a0a      	ldr	r2, [pc, #40]	@ (8006588 <HAL_FLASH_Unlock+0x48>)
 8006560:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006562:	4b07      	ldr	r3, [pc, #28]	@ (8006580 <HAL_FLASH_Unlock+0x40>)
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800656a:	2b00      	cmp	r3, #0
 800656c:	d001      	beq.n	8006572 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8006572:	79fb      	ldrb	r3, [r7, #7]
}
 8006574:	4618      	mov	r0, r3
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	bc80      	pop	{r7}
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	40022000 	.word	0x40022000
 8006584:	45670123 	.word	0x45670123
 8006588:	cdef89ab 	.word	0xcdef89ab

0800658c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006590:	4b05      	ldr	r3, [pc, #20]	@ (80065a8 <HAL_FLASH_Lock+0x1c>)
 8006592:	691b      	ldr	r3, [r3, #16]
 8006594:	4a04      	ldr	r2, [pc, #16]	@ (80065a8 <HAL_FLASH_Lock+0x1c>)
 8006596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800659a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bc80      	pop	{r7}
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	40022000 	.word	0x40022000

080065ac <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	460b      	mov	r3, r1
 80065b6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80065b8:	4b08      	ldr	r3, [pc, #32]	@ (80065dc <FLASH_Program_HalfWord+0x30>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80065be:	4b08      	ldr	r3, [pc, #32]	@ (80065e0 <FLASH_Program_HalfWord+0x34>)
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	4a07      	ldr	r2, [pc, #28]	@ (80065e0 <FLASH_Program_HalfWord+0x34>)
 80065c4:	f043 0301 	orr.w	r3, r3, #1
 80065c8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	887a      	ldrh	r2, [r7, #2]
 80065ce:	801a      	strh	r2, [r3, #0]
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bc80      	pop	{r7}
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	200007d8 	.word	0x200007d8
 80065e0:	40022000 	.word	0x40022000

080065e4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80065ec:	f7fe fc6a 	bl	8004ec4 <HAL_GetTick>
 80065f0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80065f2:	e010      	b.n	8006616 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fa:	d00c      	beq.n	8006616 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d007      	beq.n	8006612 <FLASH_WaitForLastOperation+0x2e>
 8006602:	f7fe fc5f 	bl	8004ec4 <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	429a      	cmp	r2, r3
 8006610:	d201      	bcs.n	8006616 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e025      	b.n	8006662 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006616:	4b15      	ldr	r3, [pc, #84]	@ (800666c <FLASH_WaitForLastOperation+0x88>)
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	f003 0301 	and.w	r3, r3, #1
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e8      	bne.n	80065f4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006622:	4b12      	ldr	r3, [pc, #72]	@ (800666c <FLASH_WaitForLastOperation+0x88>)
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	f003 0320 	and.w	r3, r3, #32
 800662a:	2b00      	cmp	r3, #0
 800662c:	d002      	beq.n	8006634 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800662e:	4b0f      	ldr	r3, [pc, #60]	@ (800666c <FLASH_WaitForLastOperation+0x88>)
 8006630:	2220      	movs	r2, #32
 8006632:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006634:	4b0d      	ldr	r3, [pc, #52]	@ (800666c <FLASH_WaitForLastOperation+0x88>)
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	f003 0310 	and.w	r3, r3, #16
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10b      	bne.n	8006658 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006640:	4b0a      	ldr	r3, [pc, #40]	@ (800666c <FLASH_WaitForLastOperation+0x88>)
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006648:	2b00      	cmp	r3, #0
 800664a:	d105      	bne.n	8006658 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800664c:	4b07      	ldr	r3, [pc, #28]	@ (800666c <FLASH_WaitForLastOperation+0x88>)
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006654:	2b00      	cmp	r3, #0
 8006656:	d003      	beq.n	8006660 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006658:	f000 f80a 	bl	8006670 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e000      	b.n	8006662 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3710      	adds	r7, #16
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	40022000 	.word	0x40022000

08006670 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8006676:	2300      	movs	r3, #0
 8006678:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800667a:	4b23      	ldr	r3, [pc, #140]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	f003 0310 	and.w	r3, r3, #16
 8006682:	2b00      	cmp	r3, #0
 8006684:	d009      	beq.n	800669a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006686:	4b21      	ldr	r3, [pc, #132]	@ (800670c <FLASH_SetErrorCode+0x9c>)
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	f043 0302 	orr.w	r3, r3, #2
 800668e:	4a1f      	ldr	r2, [pc, #124]	@ (800670c <FLASH_SetErrorCode+0x9c>)
 8006690:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f043 0310 	orr.w	r3, r3, #16
 8006698:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800669a:	4b1b      	ldr	r3, [pc, #108]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	f003 0304 	and.w	r3, r3, #4
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d009      	beq.n	80066ba <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80066a6:	4b19      	ldr	r3, [pc, #100]	@ (800670c <FLASH_SetErrorCode+0x9c>)
 80066a8:	69db      	ldr	r3, [r3, #28]
 80066aa:	f043 0301 	orr.w	r3, r3, #1
 80066ae:	4a17      	ldr	r2, [pc, #92]	@ (800670c <FLASH_SetErrorCode+0x9c>)
 80066b0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f043 0304 	orr.w	r3, r3, #4
 80066b8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80066ba:	4b13      	ldr	r3, [pc, #76]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00b      	beq.n	80066de <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80066c6:	4b11      	ldr	r3, [pc, #68]	@ (800670c <FLASH_SetErrorCode+0x9c>)
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	f043 0304 	orr.w	r3, r3, #4
 80066ce:	4a0f      	ldr	r2, [pc, #60]	@ (800670c <FLASH_SetErrorCode+0x9c>)
 80066d0:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80066d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	4a0c      	ldr	r2, [pc, #48]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 80066d8:	f023 0301 	bic.w	r3, r3, #1
 80066dc:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f240 1201 	movw	r2, #257	@ 0x101
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d106      	bne.n	80066f6 <FLASH_SetErrorCode+0x86>
 80066e8:	4b07      	ldr	r3, [pc, #28]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 80066ea:	69db      	ldr	r3, [r3, #28]
 80066ec:	4a06      	ldr	r2, [pc, #24]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 80066ee:	f023 0301 	bic.w	r3, r3, #1
 80066f2:	61d3      	str	r3, [r2, #28]
}  
 80066f4:	e002      	b.n	80066fc <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80066f6:	4a04      	ldr	r2, [pc, #16]	@ (8006708 <FLASH_SetErrorCode+0x98>)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	60d3      	str	r3, [r2, #12]
}  
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	bc80      	pop	{r7}
 8006704:	4770      	bx	lr
 8006706:	bf00      	nop
 8006708:	40022000 	.word	0x40022000
 800670c:	200007d8 	.word	0x200007d8

08006710 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800671e:	2300      	movs	r3, #0
 8006720:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006722:	4b2f      	ldr	r3, [pc, #188]	@ (80067e0 <HAL_FLASHEx_Erase+0xd0>)
 8006724:	7e1b      	ldrb	r3, [r3, #24]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d101      	bne.n	800672e <HAL_FLASHEx_Erase+0x1e>
 800672a:	2302      	movs	r3, #2
 800672c:	e053      	b.n	80067d6 <HAL_FLASHEx_Erase+0xc6>
 800672e:	4b2c      	ldr	r3, [pc, #176]	@ (80067e0 <HAL_FLASHEx_Erase+0xd0>)
 8006730:	2201      	movs	r2, #1
 8006732:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2b02      	cmp	r3, #2
 800673a:	d116      	bne.n	800676a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800673c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006740:	f7ff ff50 	bl	80065e4 <FLASH_WaitForLastOperation>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d141      	bne.n	80067ce <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800674a:	2001      	movs	r0, #1
 800674c:	f000 f84c 	bl	80067e8 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006750:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006754:	f7ff ff46 	bl	80065e4 <FLASH_WaitForLastOperation>
 8006758:	4603      	mov	r3, r0
 800675a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800675c:	4b21      	ldr	r3, [pc, #132]	@ (80067e4 <HAL_FLASHEx_Erase+0xd4>)
 800675e:	691b      	ldr	r3, [r3, #16]
 8006760:	4a20      	ldr	r2, [pc, #128]	@ (80067e4 <HAL_FLASHEx_Erase+0xd4>)
 8006762:	f023 0304 	bic.w	r3, r3, #4
 8006766:	6113      	str	r3, [r2, #16]
 8006768:	e031      	b.n	80067ce <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800676a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800676e:	f7ff ff39 	bl	80065e4 <FLASH_WaitForLastOperation>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d12a      	bne.n	80067ce <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	f04f 32ff 	mov.w	r2, #4294967295
 800677e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	60bb      	str	r3, [r7, #8]
 8006786:	e019      	b.n	80067bc <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8006788:	68b8      	ldr	r0, [r7, #8]
 800678a:	f000 f849 	bl	8006820 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800678e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006792:	f7ff ff27 	bl	80065e4 <FLASH_WaitForLastOperation>
 8006796:	4603      	mov	r3, r0
 8006798:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800679a:	4b12      	ldr	r3, [pc, #72]	@ (80067e4 <HAL_FLASHEx_Erase+0xd4>)
 800679c:	691b      	ldr	r3, [r3, #16]
 800679e:	4a11      	ldr	r2, [pc, #68]	@ (80067e4 <HAL_FLASHEx_Erase+0xd4>)
 80067a0:	f023 0302 	bic.w	r3, r3, #2
 80067a4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80067a6:	7bfb      	ldrb	r3, [r7, #15]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d003      	beq.n	80067b4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	68ba      	ldr	r2, [r7, #8]
 80067b0:	601a      	str	r2, [r3, #0]
            break;
 80067b2:	e00c      	b.n	80067ce <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067ba:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	029a      	lsls	r2, r3, #10
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	4413      	add	r3, r2
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d3dc      	bcc.n	8006788 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80067ce:	4b04      	ldr	r3, [pc, #16]	@ (80067e0 <HAL_FLASHEx_Erase+0xd0>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	761a      	strb	r2, [r3, #24]

  return status;
 80067d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	200007d8 	.word	0x200007d8
 80067e4:	40022000 	.word	0x40022000

080067e8 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80067f0:	4b09      	ldr	r3, [pc, #36]	@ (8006818 <FLASH_MassErase+0x30>)
 80067f2:	2200      	movs	r2, #0
 80067f4:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80067f6:	4b09      	ldr	r3, [pc, #36]	@ (800681c <FLASH_MassErase+0x34>)
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	4a08      	ldr	r2, [pc, #32]	@ (800681c <FLASH_MassErase+0x34>)
 80067fc:	f043 0304 	orr.w	r3, r3, #4
 8006800:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006802:	4b06      	ldr	r3, [pc, #24]	@ (800681c <FLASH_MassErase+0x34>)
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	4a05      	ldr	r2, [pc, #20]	@ (800681c <FLASH_MassErase+0x34>)
 8006808:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800680c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800680e:	bf00      	nop
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	bc80      	pop	{r7}
 8006816:	4770      	bx	lr
 8006818:	200007d8 	.word	0x200007d8
 800681c:	40022000 	.word	0x40022000

08006820 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006828:	4b0b      	ldr	r3, [pc, #44]	@ (8006858 <FLASH_PageErase+0x38>)
 800682a:	2200      	movs	r2, #0
 800682c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800682e:	4b0b      	ldr	r3, [pc, #44]	@ (800685c <FLASH_PageErase+0x3c>)
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	4a0a      	ldr	r2, [pc, #40]	@ (800685c <FLASH_PageErase+0x3c>)
 8006834:	f043 0302 	orr.w	r3, r3, #2
 8006838:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800683a:	4a08      	ldr	r2, [pc, #32]	@ (800685c <FLASH_PageErase+0x3c>)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006840:	4b06      	ldr	r3, [pc, #24]	@ (800685c <FLASH_PageErase+0x3c>)
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	4a05      	ldr	r2, [pc, #20]	@ (800685c <FLASH_PageErase+0x3c>)
 8006846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800684a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	bc80      	pop	{r7}
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop
 8006858:	200007d8 	.word	0x200007d8
 800685c:	40022000 	.word	0x40022000

08006860 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006860:	b480      	push	{r7}
 8006862:	b08b      	sub	sp, #44	@ 0x2c
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800686a:	2300      	movs	r3, #0
 800686c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800686e:	2300      	movs	r3, #0
 8006870:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006872:	e169      	b.n	8006b48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006874:	2201      	movs	r2, #1
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	fa02 f303 	lsl.w	r3, r2, r3
 800687c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	69fa      	ldr	r2, [r7, #28]
 8006884:	4013      	ands	r3, r2
 8006886:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006888:	69ba      	ldr	r2, [r7, #24]
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	429a      	cmp	r2, r3
 800688e:	f040 8158 	bne.w	8006b42 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	4a9a      	ldr	r2, [pc, #616]	@ (8006b00 <HAL_GPIO_Init+0x2a0>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d05e      	beq.n	800695a <HAL_GPIO_Init+0xfa>
 800689c:	4a98      	ldr	r2, [pc, #608]	@ (8006b00 <HAL_GPIO_Init+0x2a0>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d875      	bhi.n	800698e <HAL_GPIO_Init+0x12e>
 80068a2:	4a98      	ldr	r2, [pc, #608]	@ (8006b04 <HAL_GPIO_Init+0x2a4>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d058      	beq.n	800695a <HAL_GPIO_Init+0xfa>
 80068a8:	4a96      	ldr	r2, [pc, #600]	@ (8006b04 <HAL_GPIO_Init+0x2a4>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d86f      	bhi.n	800698e <HAL_GPIO_Init+0x12e>
 80068ae:	4a96      	ldr	r2, [pc, #600]	@ (8006b08 <HAL_GPIO_Init+0x2a8>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d052      	beq.n	800695a <HAL_GPIO_Init+0xfa>
 80068b4:	4a94      	ldr	r2, [pc, #592]	@ (8006b08 <HAL_GPIO_Init+0x2a8>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d869      	bhi.n	800698e <HAL_GPIO_Init+0x12e>
 80068ba:	4a94      	ldr	r2, [pc, #592]	@ (8006b0c <HAL_GPIO_Init+0x2ac>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d04c      	beq.n	800695a <HAL_GPIO_Init+0xfa>
 80068c0:	4a92      	ldr	r2, [pc, #584]	@ (8006b0c <HAL_GPIO_Init+0x2ac>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d863      	bhi.n	800698e <HAL_GPIO_Init+0x12e>
 80068c6:	4a92      	ldr	r2, [pc, #584]	@ (8006b10 <HAL_GPIO_Init+0x2b0>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d046      	beq.n	800695a <HAL_GPIO_Init+0xfa>
 80068cc:	4a90      	ldr	r2, [pc, #576]	@ (8006b10 <HAL_GPIO_Init+0x2b0>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d85d      	bhi.n	800698e <HAL_GPIO_Init+0x12e>
 80068d2:	2b12      	cmp	r3, #18
 80068d4:	d82a      	bhi.n	800692c <HAL_GPIO_Init+0xcc>
 80068d6:	2b12      	cmp	r3, #18
 80068d8:	d859      	bhi.n	800698e <HAL_GPIO_Init+0x12e>
 80068da:	a201      	add	r2, pc, #4	@ (adr r2, 80068e0 <HAL_GPIO_Init+0x80>)
 80068dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e0:	0800695b 	.word	0x0800695b
 80068e4:	08006935 	.word	0x08006935
 80068e8:	08006947 	.word	0x08006947
 80068ec:	08006989 	.word	0x08006989
 80068f0:	0800698f 	.word	0x0800698f
 80068f4:	0800698f 	.word	0x0800698f
 80068f8:	0800698f 	.word	0x0800698f
 80068fc:	0800698f 	.word	0x0800698f
 8006900:	0800698f 	.word	0x0800698f
 8006904:	0800698f 	.word	0x0800698f
 8006908:	0800698f 	.word	0x0800698f
 800690c:	0800698f 	.word	0x0800698f
 8006910:	0800698f 	.word	0x0800698f
 8006914:	0800698f 	.word	0x0800698f
 8006918:	0800698f 	.word	0x0800698f
 800691c:	0800698f 	.word	0x0800698f
 8006920:	0800698f 	.word	0x0800698f
 8006924:	0800693d 	.word	0x0800693d
 8006928:	08006951 	.word	0x08006951
 800692c:	4a79      	ldr	r2, [pc, #484]	@ (8006b14 <HAL_GPIO_Init+0x2b4>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d013      	beq.n	800695a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006932:	e02c      	b.n	800698e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	623b      	str	r3, [r7, #32]
          break;
 800693a:	e029      	b.n	8006990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	3304      	adds	r3, #4
 8006942:	623b      	str	r3, [r7, #32]
          break;
 8006944:	e024      	b.n	8006990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	3308      	adds	r3, #8
 800694c:	623b      	str	r3, [r7, #32]
          break;
 800694e:	e01f      	b.n	8006990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	330c      	adds	r3, #12
 8006956:	623b      	str	r3, [r7, #32]
          break;
 8006958:	e01a      	b.n	8006990 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d102      	bne.n	8006968 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006962:	2304      	movs	r3, #4
 8006964:	623b      	str	r3, [r7, #32]
          break;
 8006966:	e013      	b.n	8006990 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d105      	bne.n	800697c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006970:	2308      	movs	r3, #8
 8006972:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	69fa      	ldr	r2, [r7, #28]
 8006978:	611a      	str	r2, [r3, #16]
          break;
 800697a:	e009      	b.n	8006990 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800697c:	2308      	movs	r3, #8
 800697e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	69fa      	ldr	r2, [r7, #28]
 8006984:	615a      	str	r2, [r3, #20]
          break;
 8006986:	e003      	b.n	8006990 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006988:	2300      	movs	r3, #0
 800698a:	623b      	str	r3, [r7, #32]
          break;
 800698c:	e000      	b.n	8006990 <HAL_GPIO_Init+0x130>
          break;
 800698e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	2bff      	cmp	r3, #255	@ 0xff
 8006994:	d801      	bhi.n	800699a <HAL_GPIO_Init+0x13a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	e001      	b.n	800699e <HAL_GPIO_Init+0x13e>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	3304      	adds	r3, #4
 800699e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	2bff      	cmp	r3, #255	@ 0xff
 80069a4:	d802      	bhi.n	80069ac <HAL_GPIO_Init+0x14c>
 80069a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	e002      	b.n	80069b2 <HAL_GPIO_Init+0x152>
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	3b08      	subs	r3, #8
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	210f      	movs	r1, #15
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	fa01 f303 	lsl.w	r3, r1, r3
 80069c0:	43db      	mvns	r3, r3
 80069c2:	401a      	ands	r2, r3
 80069c4:	6a39      	ldr	r1, [r7, #32]
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	fa01 f303 	lsl.w	r3, r1, r3
 80069cc:	431a      	orrs	r2, r3
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 80b1 	beq.w	8006b42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80069e0:	4b4d      	ldr	r3, [pc, #308]	@ (8006b18 <HAL_GPIO_Init+0x2b8>)
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	4a4c      	ldr	r2, [pc, #304]	@ (8006b18 <HAL_GPIO_Init+0x2b8>)
 80069e6:	f043 0301 	orr.w	r3, r3, #1
 80069ea:	6193      	str	r3, [r2, #24]
 80069ec:	4b4a      	ldr	r3, [pc, #296]	@ (8006b18 <HAL_GPIO_Init+0x2b8>)
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	60bb      	str	r3, [r7, #8]
 80069f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80069f8:	4a48      	ldr	r2, [pc, #288]	@ (8006b1c <HAL_GPIO_Init+0x2bc>)
 80069fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fc:	089b      	lsrs	r3, r3, #2
 80069fe:	3302      	adds	r3, #2
 8006a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a08:	f003 0303 	and.w	r3, r3, #3
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	220f      	movs	r2, #15
 8006a10:	fa02 f303 	lsl.w	r3, r2, r3
 8006a14:	43db      	mvns	r3, r3
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	4013      	ands	r3, r2
 8006a1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a40      	ldr	r2, [pc, #256]	@ (8006b20 <HAL_GPIO_Init+0x2c0>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d013      	beq.n	8006a4c <HAL_GPIO_Init+0x1ec>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a3f      	ldr	r2, [pc, #252]	@ (8006b24 <HAL_GPIO_Init+0x2c4>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d00d      	beq.n	8006a48 <HAL_GPIO_Init+0x1e8>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a3e      	ldr	r2, [pc, #248]	@ (8006b28 <HAL_GPIO_Init+0x2c8>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d007      	beq.n	8006a44 <HAL_GPIO_Init+0x1e4>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a3d      	ldr	r2, [pc, #244]	@ (8006b2c <HAL_GPIO_Init+0x2cc>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d101      	bne.n	8006a40 <HAL_GPIO_Init+0x1e0>
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e006      	b.n	8006a4e <HAL_GPIO_Init+0x1ee>
 8006a40:	2304      	movs	r3, #4
 8006a42:	e004      	b.n	8006a4e <HAL_GPIO_Init+0x1ee>
 8006a44:	2302      	movs	r3, #2
 8006a46:	e002      	b.n	8006a4e <HAL_GPIO_Init+0x1ee>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e000      	b.n	8006a4e <HAL_GPIO_Init+0x1ee>
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a50:	f002 0203 	and.w	r2, r2, #3
 8006a54:	0092      	lsls	r2, r2, #2
 8006a56:	4093      	lsls	r3, r2
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006a5e:	492f      	ldr	r1, [pc, #188]	@ (8006b1c <HAL_GPIO_Init+0x2bc>)
 8006a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a62:	089b      	lsrs	r3, r3, #2
 8006a64:	3302      	adds	r3, #2
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d006      	beq.n	8006a86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006a78:	4b2d      	ldr	r3, [pc, #180]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	492c      	ldr	r1, [pc, #176]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	608b      	str	r3, [r1, #8]
 8006a84:	e006      	b.n	8006a94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006a86:	4b2a      	ldr	r3, [pc, #168]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006a88:	689a      	ldr	r2, [r3, #8]
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	43db      	mvns	r3, r3
 8006a8e:	4928      	ldr	r1, [pc, #160]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006a90:	4013      	ands	r3, r2
 8006a92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d006      	beq.n	8006aae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006aa0:	4b23      	ldr	r3, [pc, #140]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006aa2:	68da      	ldr	r2, [r3, #12]
 8006aa4:	4922      	ldr	r1, [pc, #136]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	60cb      	str	r3, [r1, #12]
 8006aac:	e006      	b.n	8006abc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006aae:	4b20      	ldr	r3, [pc, #128]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006ab0:	68da      	ldr	r2, [r3, #12]
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	43db      	mvns	r3, r3
 8006ab6:	491e      	ldr	r1, [pc, #120]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006ab8:	4013      	ands	r3, r2
 8006aba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d006      	beq.n	8006ad6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006ac8:	4b19      	ldr	r3, [pc, #100]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	4918      	ldr	r1, [pc, #96]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	604b      	str	r3, [r1, #4]
 8006ad4:	e006      	b.n	8006ae4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006ad6:	4b16      	ldr	r3, [pc, #88]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006ad8:	685a      	ldr	r2, [r3, #4]
 8006ada:	69bb      	ldr	r3, [r7, #24]
 8006adc:	43db      	mvns	r3, r3
 8006ade:	4914      	ldr	r1, [pc, #80]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d021      	beq.n	8006b34 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006af0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	490e      	ldr	r1, [pc, #56]	@ (8006b30 <HAL_GPIO_Init+0x2d0>)
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	600b      	str	r3, [r1, #0]
 8006afc:	e021      	b.n	8006b42 <HAL_GPIO_Init+0x2e2>
 8006afe:	bf00      	nop
 8006b00:	10320000 	.word	0x10320000
 8006b04:	10310000 	.word	0x10310000
 8006b08:	10220000 	.word	0x10220000
 8006b0c:	10210000 	.word	0x10210000
 8006b10:	10120000 	.word	0x10120000
 8006b14:	10110000 	.word	0x10110000
 8006b18:	40021000 	.word	0x40021000
 8006b1c:	40010000 	.word	0x40010000
 8006b20:	40010800 	.word	0x40010800
 8006b24:	40010c00 	.word	0x40010c00
 8006b28:	40011000 	.word	0x40011000
 8006b2c:	40011400 	.word	0x40011400
 8006b30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006b34:	4b0b      	ldr	r3, [pc, #44]	@ (8006b64 <HAL_GPIO_Init+0x304>)
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	43db      	mvns	r3, r3
 8006b3c:	4909      	ldr	r1, [pc, #36]	@ (8006b64 <HAL_GPIO_Init+0x304>)
 8006b3e:	4013      	ands	r3, r2
 8006b40:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	3301      	adds	r3, #1
 8006b46:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f47f ae8e 	bne.w	8006874 <HAL_GPIO_Init+0x14>
  }
}
 8006b58:	bf00      	nop
 8006b5a:	bf00      	nop
 8006b5c:	372c      	adds	r7, #44	@ 0x2c
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bc80      	pop	{r7}
 8006b62:	4770      	bx	lr
 8006b64:	40010400 	.word	0x40010400

08006b68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	460b      	mov	r3, r1
 8006b72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689a      	ldr	r2, [r3, #8]
 8006b78:	887b      	ldrh	r3, [r7, #2]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d002      	beq.n	8006b86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b80:	2301      	movs	r3, #1
 8006b82:	73fb      	strb	r3, [r7, #15]
 8006b84:	e001      	b.n	8006b8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b86:	2300      	movs	r3, #0
 8006b88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bc80      	pop	{r7}
 8006b94:	4770      	bx	lr

08006b96 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	807b      	strh	r3, [r7, #2]
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ba6:	787b      	ldrb	r3, [r7, #1]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d003      	beq.n	8006bb4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006bac:	887a      	ldrh	r2, [r7, #2]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006bb2:	e003      	b.n	8006bbc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006bb4:	887b      	ldrh	r3, [r7, #2]
 8006bb6:	041a      	lsls	r2, r3, #16
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	611a      	str	r2, [r3, #16]
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bc80      	pop	{r7}
 8006bc4:	4770      	bx	lr

08006bc6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b085      	sub	sp, #20
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
 8006bce:	460b      	mov	r3, r1
 8006bd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006bd8:	887a      	ldrh	r2, [r7, #2]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	4013      	ands	r3, r2
 8006bde:	041a      	lsls	r2, r3, #16
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	43d9      	mvns	r1, r3
 8006be4:	887b      	ldrh	r3, [r7, #2]
 8006be6:	400b      	ands	r3, r1
 8006be8:	431a      	orrs	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	611a      	str	r2, [r3, #16]
}
 8006bee:	bf00      	nop
 8006bf0:	3714      	adds	r7, #20
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bc80      	pop	{r7}
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	4603      	mov	r3, r0
 8006c00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006c02:	4b08      	ldr	r3, [pc, #32]	@ (8006c24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006c04:	695a      	ldr	r2, [r3, #20]
 8006c06:	88fb      	ldrh	r3, [r7, #6]
 8006c08:	4013      	ands	r3, r2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d006      	beq.n	8006c1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006c0e:	4a05      	ldr	r2, [pc, #20]	@ (8006c24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006c10:	88fb      	ldrh	r3, [r7, #6]
 8006c12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006c14:	88fb      	ldrh	r3, [r7, #6]
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7fb f98e 	bl	8001f38 <HAL_GPIO_EXTI_Callback>
  }
}
 8006c1c:	bf00      	nop
 8006c1e:	3708      	adds	r7, #8
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	40010400 	.word	0x40010400

08006c28 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b084      	sub	sp, #16
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d101      	bne.n	8006c3a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e036      	b.n	8006ca8 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8006c42:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f245 5255 	movw	r2, #21845	@ 0x5555
 8006c4c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	6852      	ldr	r2, [r2, #4]
 8006c56:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	6892      	ldr	r2, [r2, #8]
 8006c60:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006c62:	f7fe f92f 	bl	8004ec4 <HAL_GetTick>
 8006c66:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006c68:	e011      	b.n	8006c8e <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006c6a:	f7fe f92b 	bl	8004ec4 <HAL_GetTick>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	f241 323c 	movw	r2, #4924	@ 0x133c
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d908      	bls.n	8006c8e <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	f003 0303 	and.w	r3, r3, #3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d001      	beq.n	8006c8e <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e00c      	b.n	8006ca8 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	f003 0303 	and.w	r3, r3, #3
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e6      	bne.n	8006c6a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006ca4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006cc0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bc80      	pop	{r7}
 8006ccc:	4770      	bx	lr
	...

08006cd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d101      	bne.n	8006ce2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e272      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0301 	and.w	r3, r3, #1
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f000 8087 	beq.w	8006dfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cf0:	4b92      	ldr	r3, [pc, #584]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	f003 030c 	and.w	r3, r3, #12
 8006cf8:	2b04      	cmp	r3, #4
 8006cfa:	d00c      	beq.n	8006d16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006cfc:	4b8f      	ldr	r3, [pc, #572]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	f003 030c 	and.w	r3, r3, #12
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	d112      	bne.n	8006d2e <HAL_RCC_OscConfig+0x5e>
 8006d08:	4b8c      	ldr	r3, [pc, #560]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d14:	d10b      	bne.n	8006d2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d16:	4b89      	ldr	r3, [pc, #548]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d06c      	beq.n	8006dfc <HAL_RCC_OscConfig+0x12c>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d168      	bne.n	8006dfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e24c      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d36:	d106      	bne.n	8006d46 <HAL_RCC_OscConfig+0x76>
 8006d38:	4b80      	ldr	r3, [pc, #512]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a7f      	ldr	r2, [pc, #508]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d42:	6013      	str	r3, [r2, #0]
 8006d44:	e02e      	b.n	8006da4 <HAL_RCC_OscConfig+0xd4>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10c      	bne.n	8006d68 <HAL_RCC_OscConfig+0x98>
 8006d4e:	4b7b      	ldr	r3, [pc, #492]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a7a      	ldr	r2, [pc, #488]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d58:	6013      	str	r3, [r2, #0]
 8006d5a:	4b78      	ldr	r3, [pc, #480]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a77      	ldr	r2, [pc, #476]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d64:	6013      	str	r3, [r2, #0]
 8006d66:	e01d      	b.n	8006da4 <HAL_RCC_OscConfig+0xd4>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d70:	d10c      	bne.n	8006d8c <HAL_RCC_OscConfig+0xbc>
 8006d72:	4b72      	ldr	r3, [pc, #456]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a71      	ldr	r2, [pc, #452]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	4b6f      	ldr	r3, [pc, #444]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a6e      	ldr	r2, [pc, #440]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	e00b      	b.n	8006da4 <HAL_RCC_OscConfig+0xd4>
 8006d8c:	4b6b      	ldr	r3, [pc, #428]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a6a      	ldr	r2, [pc, #424]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d96:	6013      	str	r3, [r2, #0]
 8006d98:	4b68      	ldr	r3, [pc, #416]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a67      	ldr	r2, [pc, #412]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006d9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006da2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d013      	beq.n	8006dd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dac:	f7fe f88a 	bl	8004ec4 <HAL_GetTick>
 8006db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006db2:	e008      	b.n	8006dc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006db4:	f7fe f886 	bl	8004ec4 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	2b64      	cmp	r3, #100	@ 0x64
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e200      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dc6:	4b5d      	ldr	r3, [pc, #372]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d0f0      	beq.n	8006db4 <HAL_RCC_OscConfig+0xe4>
 8006dd2:	e014      	b.n	8006dfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dd4:	f7fe f876 	bl	8004ec4 <HAL_GetTick>
 8006dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ddc:	f7fe f872 	bl	8004ec4 <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b64      	cmp	r3, #100	@ 0x64
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e1ec      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dee:	4b53      	ldr	r3, [pc, #332]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1f0      	bne.n	8006ddc <HAL_RCC_OscConfig+0x10c>
 8006dfa:	e000      	b.n	8006dfe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d063      	beq.n	8006ed2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e0a:	4b4c      	ldr	r3, [pc, #304]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	f003 030c 	and.w	r3, r3, #12
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00b      	beq.n	8006e2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006e16:	4b49      	ldr	r3, [pc, #292]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	f003 030c 	and.w	r3, r3, #12
 8006e1e:	2b08      	cmp	r3, #8
 8006e20:	d11c      	bne.n	8006e5c <HAL_RCC_OscConfig+0x18c>
 8006e22:	4b46      	ldr	r3, [pc, #280]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d116      	bne.n	8006e5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e2e:	4b43      	ldr	r3, [pc, #268]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d005      	beq.n	8006e46 <HAL_RCC_OscConfig+0x176>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	691b      	ldr	r3, [r3, #16]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d001      	beq.n	8006e46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e1c0      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e46:	4b3d      	ldr	r3, [pc, #244]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	00db      	lsls	r3, r3, #3
 8006e54:	4939      	ldr	r1, [pc, #228]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e56:	4313      	orrs	r3, r2
 8006e58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e5a:	e03a      	b.n	8006ed2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d020      	beq.n	8006ea6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e64:	4b36      	ldr	r3, [pc, #216]	@ (8006f40 <HAL_RCC_OscConfig+0x270>)
 8006e66:	2201      	movs	r2, #1
 8006e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e6a:	f7fe f82b 	bl	8004ec4 <HAL_GetTick>
 8006e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e70:	e008      	b.n	8006e84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e72:	f7fe f827 	bl	8004ec4 <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	2b02      	cmp	r3, #2
 8006e7e:	d901      	bls.n	8006e84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006e80:	2303      	movs	r3, #3
 8006e82:	e1a1      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e84:	4b2d      	ldr	r3, [pc, #180]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0302 	and.w	r3, r3, #2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d0f0      	beq.n	8006e72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e90:	4b2a      	ldr	r3, [pc, #168]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	695b      	ldr	r3, [r3, #20]
 8006e9c:	00db      	lsls	r3, r3, #3
 8006e9e:	4927      	ldr	r1, [pc, #156]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	600b      	str	r3, [r1, #0]
 8006ea4:	e015      	b.n	8006ed2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ea6:	4b26      	ldr	r3, [pc, #152]	@ (8006f40 <HAL_RCC_OscConfig+0x270>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006eac:	f7fe f80a 	bl	8004ec4 <HAL_GetTick>
 8006eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006eb2:	e008      	b.n	8006ec6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eb4:	f7fe f806 	bl	8004ec4 <HAL_GetTick>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	1ad3      	subs	r3, r2, r3
 8006ebe:	2b02      	cmp	r3, #2
 8006ec0:	d901      	bls.n	8006ec6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	e180      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1f0      	bne.n	8006eb4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0308 	and.w	r3, r3, #8
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d03a      	beq.n	8006f54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	699b      	ldr	r3, [r3, #24]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d019      	beq.n	8006f1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ee6:	4b17      	ldr	r3, [pc, #92]	@ (8006f44 <HAL_RCC_OscConfig+0x274>)
 8006ee8:	2201      	movs	r2, #1
 8006eea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006eec:	f7fd ffea 	bl	8004ec4 <HAL_GetTick>
 8006ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ef2:	e008      	b.n	8006f06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ef4:	f7fd ffe6 	bl	8004ec4 <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d901      	bls.n	8006f06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e160      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f06:	4b0d      	ldr	r3, [pc, #52]	@ (8006f3c <HAL_RCC_OscConfig+0x26c>)
 8006f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d0f0      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006f12:	2001      	movs	r0, #1
 8006f14:	f000 fad0 	bl	80074b8 <RCC_Delay>
 8006f18:	e01c      	b.n	8006f54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006f44 <HAL_RCC_OscConfig+0x274>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f20:	f7fd ffd0 	bl	8004ec4 <HAL_GetTick>
 8006f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f26:	e00f      	b.n	8006f48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f28:	f7fd ffcc 	bl	8004ec4 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d908      	bls.n	8006f48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e146      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
 8006f3a:	bf00      	nop
 8006f3c:	40021000 	.word	0x40021000
 8006f40:	42420000 	.word	0x42420000
 8006f44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f48:	4b92      	ldr	r3, [pc, #584]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f4c:	f003 0302 	and.w	r3, r3, #2
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1e9      	bne.n	8006f28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0304 	and.w	r3, r3, #4
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 80a6 	beq.w	80070ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f62:	2300      	movs	r3, #0
 8006f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f66:	4b8b      	ldr	r3, [pc, #556]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10d      	bne.n	8006f8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f72:	4b88      	ldr	r3, [pc, #544]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	4a87      	ldr	r2, [pc, #540]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f7c:	61d3      	str	r3, [r2, #28]
 8006f7e:	4b85      	ldr	r3, [pc, #532]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f86:	60bb      	str	r3, [r7, #8]
 8006f88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f8e:	4b82      	ldr	r3, [pc, #520]	@ (8007198 <HAL_RCC_OscConfig+0x4c8>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d118      	bne.n	8006fcc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f9a:	4b7f      	ldr	r3, [pc, #508]	@ (8007198 <HAL_RCC_OscConfig+0x4c8>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a7e      	ldr	r2, [pc, #504]	@ (8007198 <HAL_RCC_OscConfig+0x4c8>)
 8006fa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fa6:	f7fd ff8d 	bl	8004ec4 <HAL_GetTick>
 8006faa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fac:	e008      	b.n	8006fc0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fae:	f7fd ff89 	bl	8004ec4 <HAL_GetTick>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	2b64      	cmp	r3, #100	@ 0x64
 8006fba:	d901      	bls.n	8006fc0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e103      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fc0:	4b75      	ldr	r3, [pc, #468]	@ (8007198 <HAL_RCC_OscConfig+0x4c8>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d0f0      	beq.n	8006fae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d106      	bne.n	8006fe2 <HAL_RCC_OscConfig+0x312>
 8006fd4:	4b6f      	ldr	r3, [pc, #444]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006fd6:	6a1b      	ldr	r3, [r3, #32]
 8006fd8:	4a6e      	ldr	r2, [pc, #440]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006fda:	f043 0301 	orr.w	r3, r3, #1
 8006fde:	6213      	str	r3, [r2, #32]
 8006fe0:	e02d      	b.n	800703e <HAL_RCC_OscConfig+0x36e>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10c      	bne.n	8007004 <HAL_RCC_OscConfig+0x334>
 8006fea:	4b6a      	ldr	r3, [pc, #424]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	4a69      	ldr	r2, [pc, #420]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006ff0:	f023 0301 	bic.w	r3, r3, #1
 8006ff4:	6213      	str	r3, [r2, #32]
 8006ff6:	4b67      	ldr	r3, [pc, #412]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006ff8:	6a1b      	ldr	r3, [r3, #32]
 8006ffa:	4a66      	ldr	r2, [pc, #408]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8006ffc:	f023 0304 	bic.w	r3, r3, #4
 8007000:	6213      	str	r3, [r2, #32]
 8007002:	e01c      	b.n	800703e <HAL_RCC_OscConfig+0x36e>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	2b05      	cmp	r3, #5
 800700a:	d10c      	bne.n	8007026 <HAL_RCC_OscConfig+0x356>
 800700c:	4b61      	ldr	r3, [pc, #388]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	4a60      	ldr	r2, [pc, #384]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007012:	f043 0304 	orr.w	r3, r3, #4
 8007016:	6213      	str	r3, [r2, #32]
 8007018:	4b5e      	ldr	r3, [pc, #376]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 800701a:	6a1b      	ldr	r3, [r3, #32]
 800701c:	4a5d      	ldr	r2, [pc, #372]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 800701e:	f043 0301 	orr.w	r3, r3, #1
 8007022:	6213      	str	r3, [r2, #32]
 8007024:	e00b      	b.n	800703e <HAL_RCC_OscConfig+0x36e>
 8007026:	4b5b      	ldr	r3, [pc, #364]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	4a5a      	ldr	r2, [pc, #360]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 800702c:	f023 0301 	bic.w	r3, r3, #1
 8007030:	6213      	str	r3, [r2, #32]
 8007032:	4b58      	ldr	r3, [pc, #352]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	4a57      	ldr	r2, [pc, #348]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007038:	f023 0304 	bic.w	r3, r3, #4
 800703c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d015      	beq.n	8007072 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007046:	f7fd ff3d 	bl	8004ec4 <HAL_GetTick>
 800704a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800704c:	e00a      	b.n	8007064 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800704e:	f7fd ff39 	bl	8004ec4 <HAL_GetTick>
 8007052:	4602      	mov	r2, r0
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	1ad3      	subs	r3, r2, r3
 8007058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800705c:	4293      	cmp	r3, r2
 800705e:	d901      	bls.n	8007064 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e0b1      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007064:	4b4b      	ldr	r3, [pc, #300]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007066:	6a1b      	ldr	r3, [r3, #32]
 8007068:	f003 0302 	and.w	r3, r3, #2
 800706c:	2b00      	cmp	r3, #0
 800706e:	d0ee      	beq.n	800704e <HAL_RCC_OscConfig+0x37e>
 8007070:	e014      	b.n	800709c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007072:	f7fd ff27 	bl	8004ec4 <HAL_GetTick>
 8007076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007078:	e00a      	b.n	8007090 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800707a:	f7fd ff23 	bl	8004ec4 <HAL_GetTick>
 800707e:	4602      	mov	r2, r0
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	1ad3      	subs	r3, r2, r3
 8007084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007088:	4293      	cmp	r3, r2
 800708a:	d901      	bls.n	8007090 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e09b      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007090:	4b40      	ldr	r3, [pc, #256]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007092:	6a1b      	ldr	r3, [r3, #32]
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1ee      	bne.n	800707a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800709c:	7dfb      	ldrb	r3, [r7, #23]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d105      	bne.n	80070ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070a2:	4b3c      	ldr	r3, [pc, #240]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 80070a4:	69db      	ldr	r3, [r3, #28]
 80070a6:	4a3b      	ldr	r2, [pc, #236]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 80070a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 8087 	beq.w	80071c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80070b8:	4b36      	ldr	r3, [pc, #216]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f003 030c 	and.w	r3, r3, #12
 80070c0:	2b08      	cmp	r3, #8
 80070c2:	d061      	beq.n	8007188 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	69db      	ldr	r3, [r3, #28]
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	d146      	bne.n	800715a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070cc:	4b33      	ldr	r3, [pc, #204]	@ (800719c <HAL_RCC_OscConfig+0x4cc>)
 80070ce:	2200      	movs	r2, #0
 80070d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070d2:	f7fd fef7 	bl	8004ec4 <HAL_GetTick>
 80070d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80070d8:	e008      	b.n	80070ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070da:	f7fd fef3 	bl	8004ec4 <HAL_GetTick>
 80070de:	4602      	mov	r2, r0
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	1ad3      	subs	r3, r2, r3
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d901      	bls.n	80070ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80070e8:	2303      	movs	r3, #3
 80070ea:	e06d      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80070ec:	4b29      	ldr	r3, [pc, #164]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1f0      	bne.n	80070da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a1b      	ldr	r3, [r3, #32]
 80070fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007100:	d108      	bne.n	8007114 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007102:	4b24      	ldr	r3, [pc, #144]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	4921      	ldr	r1, [pc, #132]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007110:	4313      	orrs	r3, r2
 8007112:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007114:	4b1f      	ldr	r3, [pc, #124]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a19      	ldr	r1, [r3, #32]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007124:	430b      	orrs	r3, r1
 8007126:	491b      	ldr	r1, [pc, #108]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 8007128:	4313      	orrs	r3, r2
 800712a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800712c:	4b1b      	ldr	r3, [pc, #108]	@ (800719c <HAL_RCC_OscConfig+0x4cc>)
 800712e:	2201      	movs	r2, #1
 8007130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007132:	f7fd fec7 	bl	8004ec4 <HAL_GetTick>
 8007136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007138:	e008      	b.n	800714c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800713a:	f7fd fec3 	bl	8004ec4 <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	2b02      	cmp	r3, #2
 8007146:	d901      	bls.n	800714c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007148:	2303      	movs	r3, #3
 800714a:	e03d      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800714c:	4b11      	ldr	r3, [pc, #68]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d0f0      	beq.n	800713a <HAL_RCC_OscConfig+0x46a>
 8007158:	e035      	b.n	80071c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800715a:	4b10      	ldr	r3, [pc, #64]	@ (800719c <HAL_RCC_OscConfig+0x4cc>)
 800715c:	2200      	movs	r2, #0
 800715e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007160:	f7fd feb0 	bl	8004ec4 <HAL_GetTick>
 8007164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007166:	e008      	b.n	800717a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007168:	f7fd feac 	bl	8004ec4 <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e026      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800717a:	4b06      	ldr	r3, [pc, #24]	@ (8007194 <HAL_RCC_OscConfig+0x4c4>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1f0      	bne.n	8007168 <HAL_RCC_OscConfig+0x498>
 8007186:	e01e      	b.n	80071c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	2b01      	cmp	r3, #1
 800718e:	d107      	bne.n	80071a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e019      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
 8007194:	40021000 	.word	0x40021000
 8007198:	40007000 	.word	0x40007000
 800719c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80071a0:	4b0b      	ldr	r3, [pc, #44]	@ (80071d0 <HAL_RCC_OscConfig+0x500>)
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a1b      	ldr	r3, [r3, #32]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d106      	bne.n	80071c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071be:	429a      	cmp	r2, r3
 80071c0:	d001      	beq.n	80071c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e000      	b.n	80071c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80071c6:	2300      	movs	r3, #0
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3718      	adds	r7, #24
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	40021000 	.word	0x40021000

080071d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d101      	bne.n	80071e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e0d0      	b.n	800738a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071e8:	4b6a      	ldr	r3, [pc, #424]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 0307 	and.w	r3, r3, #7
 80071f0:	683a      	ldr	r2, [r7, #0]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d910      	bls.n	8007218 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071f6:	4b67      	ldr	r3, [pc, #412]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f023 0207 	bic.w	r2, r3, #7
 80071fe:	4965      	ldr	r1, [pc, #404]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	4313      	orrs	r3, r2
 8007204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007206:	4b63      	ldr	r3, [pc, #396]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0307 	and.w	r3, r3, #7
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	429a      	cmp	r2, r3
 8007212:	d001      	beq.n	8007218 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e0b8      	b.n	800738a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f003 0302 	and.w	r3, r3, #2
 8007220:	2b00      	cmp	r3, #0
 8007222:	d020      	beq.n	8007266 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f003 0304 	and.w	r3, r3, #4
 800722c:	2b00      	cmp	r3, #0
 800722e:	d005      	beq.n	800723c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007230:	4b59      	ldr	r3, [pc, #356]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	4a58      	ldr	r2, [pc, #352]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 8007236:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800723a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0308 	and.w	r3, r3, #8
 8007244:	2b00      	cmp	r3, #0
 8007246:	d005      	beq.n	8007254 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007248:	4b53      	ldr	r3, [pc, #332]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	4a52      	ldr	r2, [pc, #328]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 800724e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8007252:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007254:	4b50      	ldr	r3, [pc, #320]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	494d      	ldr	r1, [pc, #308]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 8007262:	4313      	orrs	r3, r2
 8007264:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b00      	cmp	r3, #0
 8007270:	d040      	beq.n	80072f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d107      	bne.n	800728a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800727a:	4b47      	ldr	r3, [pc, #284]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d115      	bne.n	80072b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e07f      	b.n	800738a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	2b02      	cmp	r3, #2
 8007290:	d107      	bne.n	80072a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007292:	4b41      	ldr	r3, [pc, #260]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d109      	bne.n	80072b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e073      	b.n	800738a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072a2:	4b3d      	ldr	r3, [pc, #244]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 0302 	and.w	r3, r3, #2
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e06b      	b.n	800738a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072b2:	4b39      	ldr	r3, [pc, #228]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	f023 0203 	bic.w	r2, r3, #3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	4936      	ldr	r1, [pc, #216]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 80072c0:	4313      	orrs	r3, r2
 80072c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072c4:	f7fd fdfe 	bl	8004ec4 <HAL_GetTick>
 80072c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ca:	e00a      	b.n	80072e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072cc:	f7fd fdfa 	bl	8004ec4 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072da:	4293      	cmp	r3, r2
 80072dc:	d901      	bls.n	80072e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e053      	b.n	800738a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072e2:	4b2d      	ldr	r3, [pc, #180]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f003 020c 	and.w	r2, r3, #12
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d1eb      	bne.n	80072cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072f4:	4b27      	ldr	r3, [pc, #156]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0307 	and.w	r3, r3, #7
 80072fc:	683a      	ldr	r2, [r7, #0]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d210      	bcs.n	8007324 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007302:	4b24      	ldr	r3, [pc, #144]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f023 0207 	bic.w	r2, r3, #7
 800730a:	4922      	ldr	r1, [pc, #136]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	4313      	orrs	r3, r2
 8007310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007312:	4b20      	ldr	r3, [pc, #128]	@ (8007394 <HAL_RCC_ClockConfig+0x1c0>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	683a      	ldr	r2, [r7, #0]
 800731c:	429a      	cmp	r2, r3
 800731e:	d001      	beq.n	8007324 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e032      	b.n	800738a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 0304 	and.w	r3, r3, #4
 800732c:	2b00      	cmp	r3, #0
 800732e:	d008      	beq.n	8007342 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007330:	4b19      	ldr	r3, [pc, #100]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	4916      	ldr	r1, [pc, #88]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 800733e:	4313      	orrs	r3, r2
 8007340:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 0308 	and.w	r3, r3, #8
 800734a:	2b00      	cmp	r3, #0
 800734c:	d009      	beq.n	8007362 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800734e:	4b12      	ldr	r3, [pc, #72]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	00db      	lsls	r3, r3, #3
 800735c:	490e      	ldr	r1, [pc, #56]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 800735e:	4313      	orrs	r3, r2
 8007360:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007362:	f000 f821 	bl	80073a8 <HAL_RCC_GetSysClockFreq>
 8007366:	4602      	mov	r2, r0
 8007368:	4b0b      	ldr	r3, [pc, #44]	@ (8007398 <HAL_RCC_ClockConfig+0x1c4>)
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	091b      	lsrs	r3, r3, #4
 800736e:	f003 030f 	and.w	r3, r3, #15
 8007372:	490a      	ldr	r1, [pc, #40]	@ (800739c <HAL_RCC_ClockConfig+0x1c8>)
 8007374:	5ccb      	ldrb	r3, [r1, r3]
 8007376:	fa22 f303 	lsr.w	r3, r2, r3
 800737a:	4a09      	ldr	r2, [pc, #36]	@ (80073a0 <HAL_RCC_ClockConfig+0x1cc>)
 800737c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800737e:	4b09      	ldr	r3, [pc, #36]	@ (80073a4 <HAL_RCC_ClockConfig+0x1d0>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4618      	mov	r0, r3
 8007384:	f7fd fd5c 	bl	8004e40 <HAL_InitTick>

  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	40022000 	.word	0x40022000
 8007398:	40021000 	.word	0x40021000
 800739c:	0800997c 	.word	0x0800997c
 80073a0:	20000038 	.word	0x20000038
 80073a4:	2000003c 	.word	0x2000003c

080073a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b087      	sub	sp, #28
 80073ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80073ae:	2300      	movs	r3, #0
 80073b0:	60fb      	str	r3, [r7, #12]
 80073b2:	2300      	movs	r3, #0
 80073b4:	60bb      	str	r3, [r7, #8]
 80073b6:	2300      	movs	r3, #0
 80073b8:	617b      	str	r3, [r7, #20]
 80073ba:	2300      	movs	r3, #0
 80073bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80073be:	2300      	movs	r3, #0
 80073c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80073c2:	4b1e      	ldr	r3, [pc, #120]	@ (800743c <HAL_RCC_GetSysClockFreq+0x94>)
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f003 030c 	and.w	r3, r3, #12
 80073ce:	2b04      	cmp	r3, #4
 80073d0:	d002      	beq.n	80073d8 <HAL_RCC_GetSysClockFreq+0x30>
 80073d2:	2b08      	cmp	r3, #8
 80073d4:	d003      	beq.n	80073de <HAL_RCC_GetSysClockFreq+0x36>
 80073d6:	e027      	b.n	8007428 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80073d8:	4b19      	ldr	r3, [pc, #100]	@ (8007440 <HAL_RCC_GetSysClockFreq+0x98>)
 80073da:	613b      	str	r3, [r7, #16]
      break;
 80073dc:	e027      	b.n	800742e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	0c9b      	lsrs	r3, r3, #18
 80073e2:	f003 030f 	and.w	r3, r3, #15
 80073e6:	4a17      	ldr	r2, [pc, #92]	@ (8007444 <HAL_RCC_GetSysClockFreq+0x9c>)
 80073e8:	5cd3      	ldrb	r3, [r2, r3]
 80073ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d010      	beq.n	8007418 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80073f6:	4b11      	ldr	r3, [pc, #68]	@ (800743c <HAL_RCC_GetSysClockFreq+0x94>)
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	0c5b      	lsrs	r3, r3, #17
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	4a11      	ldr	r2, [pc, #68]	@ (8007448 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007402:	5cd3      	ldrb	r3, [r2, r3]
 8007404:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a0d      	ldr	r2, [pc, #52]	@ (8007440 <HAL_RCC_GetSysClockFreq+0x98>)
 800740a:	fb03 f202 	mul.w	r2, r3, r2
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	fbb2 f3f3 	udiv	r3, r2, r3
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	e004      	b.n	8007422 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a0c      	ldr	r2, [pc, #48]	@ (800744c <HAL_RCC_GetSysClockFreq+0xa4>)
 800741c:	fb02 f303 	mul.w	r3, r2, r3
 8007420:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	613b      	str	r3, [r7, #16]
      break;
 8007426:	e002      	b.n	800742e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007428:	4b09      	ldr	r3, [pc, #36]	@ (8007450 <HAL_RCC_GetSysClockFreq+0xa8>)
 800742a:	613b      	str	r3, [r7, #16]
      break;
 800742c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800742e:	693b      	ldr	r3, [r7, #16]
}
 8007430:	4618      	mov	r0, r3
 8007432:	371c      	adds	r7, #28
 8007434:	46bd      	mov	sp, r7
 8007436:	bc80      	pop	{r7}
 8007438:	4770      	bx	lr
 800743a:	bf00      	nop
 800743c:	40021000 	.word	0x40021000
 8007440:	00f42400 	.word	0x00f42400
 8007444:	08009994 	.word	0x08009994
 8007448:	080099a4 	.word	0x080099a4
 800744c:	003d0900 	.word	0x003d0900
 8007450:	007a1200 	.word	0x007a1200

08007454 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007454:	b480      	push	{r7}
 8007456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007458:	4b02      	ldr	r3, [pc, #8]	@ (8007464 <HAL_RCC_GetHCLKFreq+0x10>)
 800745a:	681b      	ldr	r3, [r3, #0]
}
 800745c:	4618      	mov	r0, r3
 800745e:	46bd      	mov	sp, r7
 8007460:	bc80      	pop	{r7}
 8007462:	4770      	bx	lr
 8007464:	20000038 	.word	0x20000038

08007468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800746c:	f7ff fff2 	bl	8007454 <HAL_RCC_GetHCLKFreq>
 8007470:	4602      	mov	r2, r0
 8007472:	4b05      	ldr	r3, [pc, #20]	@ (8007488 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	0a1b      	lsrs	r3, r3, #8
 8007478:	f003 0307 	and.w	r3, r3, #7
 800747c:	4903      	ldr	r1, [pc, #12]	@ (800748c <HAL_RCC_GetPCLK1Freq+0x24>)
 800747e:	5ccb      	ldrb	r3, [r1, r3]
 8007480:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007484:	4618      	mov	r0, r3
 8007486:	bd80      	pop	{r7, pc}
 8007488:	40021000 	.word	0x40021000
 800748c:	0800998c 	.word	0x0800998c

08007490 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007494:	f7ff ffde 	bl	8007454 <HAL_RCC_GetHCLKFreq>
 8007498:	4602      	mov	r2, r0
 800749a:	4b05      	ldr	r3, [pc, #20]	@ (80074b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	0adb      	lsrs	r3, r3, #11
 80074a0:	f003 0307 	and.w	r3, r3, #7
 80074a4:	4903      	ldr	r1, [pc, #12]	@ (80074b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80074a6:	5ccb      	ldrb	r3, [r1, r3]
 80074a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	40021000 	.word	0x40021000
 80074b4:	0800998c 	.word	0x0800998c

080074b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80074c0:	4b0a      	ldr	r3, [pc, #40]	@ (80074ec <RCC_Delay+0x34>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a0a      	ldr	r2, [pc, #40]	@ (80074f0 <RCC_Delay+0x38>)
 80074c6:	fba2 2303 	umull	r2, r3, r2, r3
 80074ca:	0a5b      	lsrs	r3, r3, #9
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	fb02 f303 	mul.w	r3, r2, r3
 80074d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80074d4:	bf00      	nop
  }
  while (Delay --);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	1e5a      	subs	r2, r3, #1
 80074da:	60fa      	str	r2, [r7, #12]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d1f9      	bne.n	80074d4 <RCC_Delay+0x1c>
}
 80074e0:	bf00      	nop
 80074e2:	bf00      	nop
 80074e4:	3714      	adds	r7, #20
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bc80      	pop	{r7}
 80074ea:	4770      	bx	lr
 80074ec:	20000038 	.word	0x20000038
 80074f0:	10624dd3 	.word	0x10624dd3

080074f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d101      	bne.n	8007506 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e076      	b.n	80075f4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750a:	2b00      	cmp	r3, #0
 800750c:	d108      	bne.n	8007520 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007516:	d009      	beq.n	800752c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	61da      	str	r2, [r3, #28]
 800751e:	e005      	b.n	800752c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d106      	bne.n	800754c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7fd fa86 	bl	8004a58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2202      	movs	r2, #2
 8007550:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007562:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007574:	431a      	orrs	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800757e:	431a      	orrs	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	691b      	ldr	r3, [r3, #16]
 8007584:	f003 0302 	and.w	r3, r3, #2
 8007588:	431a      	orrs	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	f003 0301 	and.w	r3, r3, #1
 8007592:	431a      	orrs	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800759c:	431a      	orrs	r2, r3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075a6:	431a      	orrs	r2, r3
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a1b      	ldr	r3, [r3, #32]
 80075ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075b0:	ea42 0103 	orr.w	r1, r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	430a      	orrs	r2, r1
 80075c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	0c1a      	lsrs	r2, r3, #16
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f002 0204 	and.w	r2, r2, #4
 80075d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	69da      	ldr	r2, [r3, #28]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80075e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3708      	adds	r7, #8
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b088      	sub	sp, #32
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	603b      	str	r3, [r7, #0]
 8007608:	4613      	mov	r3, r2
 800760a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800760c:	f7fd fc5a 	bl	8004ec4 <HAL_GetTick>
 8007610:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007612:	88fb      	ldrh	r3, [r7, #6]
 8007614:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b01      	cmp	r3, #1
 8007620:	d001      	beq.n	8007626 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007622:	2302      	movs	r3, #2
 8007624:	e12a      	b.n	800787c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d002      	beq.n	8007632 <HAL_SPI_Transmit+0x36>
 800762c:	88fb      	ldrh	r3, [r7, #6]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d101      	bne.n	8007636 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	e122      	b.n	800787c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800763c:	2b01      	cmp	r3, #1
 800763e:	d101      	bne.n	8007644 <HAL_SPI_Transmit+0x48>
 8007640:	2302      	movs	r3, #2
 8007642:	e11b      	b.n	800787c <HAL_SPI_Transmit+0x280>
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2203      	movs	r2, #3
 8007650:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2200      	movs	r2, #0
 8007658:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	68ba      	ldr	r2, [r7, #8]
 800765e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	88fa      	ldrh	r2, [r7, #6]
 8007664:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	88fa      	ldrh	r2, [r7, #6]
 800766a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2200      	movs	r2, #0
 8007688:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007692:	d10f      	bne.n	80076b4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076be:	2b40      	cmp	r3, #64	@ 0x40
 80076c0:	d007      	beq.n	80076d2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076da:	d152      	bne.n	8007782 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d002      	beq.n	80076ea <HAL_SPI_Transmit+0xee>
 80076e4:	8b7b      	ldrh	r3, [r7, #26]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d145      	bne.n	8007776 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ee:	881a      	ldrh	r2, [r3, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fa:	1c9a      	adds	r2, r3, #2
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007704:	b29b      	uxth	r3, r3
 8007706:	3b01      	subs	r3, #1
 8007708:	b29a      	uxth	r2, r3
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800770e:	e032      	b.n	8007776 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b02      	cmp	r3, #2
 800771c:	d112      	bne.n	8007744 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007722:	881a      	ldrh	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800772e:	1c9a      	adds	r2, r3, #2
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007738:	b29b      	uxth	r3, r3
 800773a:	3b01      	subs	r3, #1
 800773c:	b29a      	uxth	r2, r3
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007742:	e018      	b.n	8007776 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007744:	f7fd fbbe 	bl	8004ec4 <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	429a      	cmp	r2, r3
 8007752:	d803      	bhi.n	800775c <HAL_SPI_Transmit+0x160>
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800775a:	d102      	bne.n	8007762 <HAL_SPI_Transmit+0x166>
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d109      	bne.n	8007776 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2200      	movs	r2, #0
 800776e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e082      	b.n	800787c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800777a:	b29b      	uxth	r3, r3
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1c7      	bne.n	8007710 <HAL_SPI_Transmit+0x114>
 8007780:	e053      	b.n	800782a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d002      	beq.n	8007790 <HAL_SPI_Transmit+0x194>
 800778a:	8b7b      	ldrh	r3, [r7, #26]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d147      	bne.n	8007820 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	330c      	adds	r3, #12
 800779a:	7812      	ldrb	r2, [r2, #0]
 800779c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077a2:	1c5a      	adds	r2, r3, #1
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	3b01      	subs	r3, #1
 80077b0:	b29a      	uxth	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80077b6:	e033      	b.n	8007820 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d113      	bne.n	80077ee <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	330c      	adds	r3, #12
 80077d0:	7812      	ldrb	r2, [r2, #0]
 80077d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077d8:	1c5a      	adds	r2, r3, #1
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	3b01      	subs	r3, #1
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80077ec:	e018      	b.n	8007820 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077ee:	f7fd fb69 	bl	8004ec4 <HAL_GetTick>
 80077f2:	4602      	mov	r2, r0
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	1ad3      	subs	r3, r2, r3
 80077f8:	683a      	ldr	r2, [r7, #0]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d803      	bhi.n	8007806 <HAL_SPI_Transmit+0x20a>
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007804:	d102      	bne.n	800780c <HAL_SPI_Transmit+0x210>
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d109      	bne.n	8007820 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2200      	movs	r2, #0
 8007818:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e02d      	b.n	800787c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007824:	b29b      	uxth	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1c6      	bne.n	80077b8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800782a:	69fa      	ldr	r2, [r7, #28]
 800782c:	6839      	ldr	r1, [r7, #0]
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f000 fbc4 	bl	8007fbc <SPI_EndRxTxTransaction>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2220      	movs	r2, #32
 800783e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10a      	bne.n	800785e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007848:	2300      	movs	r3, #0
 800784a:	617b      	str	r3, [r7, #20]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	617b      	str	r3, [r7, #20]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	617b      	str	r3, [r7, #20]
 800785c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2201      	movs	r2, #1
 8007862:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007872:	2b00      	cmp	r3, #0
 8007874:	d001      	beq.n	800787a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e000      	b.n	800787c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800787a:	2300      	movs	r3, #0
  }
}
 800787c:	4618      	mov	r0, r3
 800787e:	3720      	adds	r7, #32
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b088      	sub	sp, #32
 8007888:	af02      	add	r7, sp, #8
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	603b      	str	r3, [r7, #0]
 8007890:	4613      	mov	r3, r2
 8007892:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800789a:	b2db      	uxtb	r3, r3
 800789c:	2b01      	cmp	r3, #1
 800789e:	d001      	beq.n	80078a4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80078a0:	2302      	movs	r3, #2
 80078a2:	e104      	b.n	8007aae <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078ac:	d112      	bne.n	80078d4 <HAL_SPI_Receive+0x50>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10e      	bne.n	80078d4 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2204      	movs	r2, #4
 80078ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80078be:	88fa      	ldrh	r2, [r7, #6]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	9300      	str	r3, [sp, #0]
 80078c4:	4613      	mov	r3, r2
 80078c6:	68ba      	ldr	r2, [r7, #8]
 80078c8:	68b9      	ldr	r1, [r7, #8]
 80078ca:	68f8      	ldr	r0, [r7, #12]
 80078cc:	f000 f8f3 	bl	8007ab6 <HAL_SPI_TransmitReceive>
 80078d0:	4603      	mov	r3, r0
 80078d2:	e0ec      	b.n	8007aae <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078d4:	f7fd faf6 	bl	8004ec4 <HAL_GetTick>
 80078d8:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d002      	beq.n	80078e6 <HAL_SPI_Receive+0x62>
 80078e0:	88fb      	ldrh	r3, [r7, #6]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d101      	bne.n	80078ea <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e0e1      	b.n	8007aae <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d101      	bne.n	80078f8 <HAL_SPI_Receive+0x74>
 80078f4:	2302      	movs	r3, #2
 80078f6:	e0da      	b.n	8007aae <HAL_SPI_Receive+0x22a>
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2204      	movs	r2, #4
 8007904:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	88fa      	ldrh	r2, [r7, #6]
 8007918:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	88fa      	ldrh	r2, [r7, #6]
 800791e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007946:	d10f      	bne.n	8007968 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007956:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007966:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007972:	2b40      	cmp	r3, #64	@ 0x40
 8007974:	d007      	beq.n	8007986 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007984:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d170      	bne.n	8007a70 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800798e:	e035      	b.n	80079fc <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	f003 0301 	and.w	r3, r3, #1
 800799a:	2b01      	cmp	r3, #1
 800799c:	d115      	bne.n	80079ca <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f103 020c 	add.w	r2, r3, #12
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079aa:	7812      	ldrb	r2, [r2, #0]
 80079ac:	b2d2      	uxtb	r2, r2
 80079ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079be:	b29b      	uxth	r3, r3
 80079c0:	3b01      	subs	r3, #1
 80079c2:	b29a      	uxth	r2, r3
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80079c8:	e018      	b.n	80079fc <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079ca:	f7fd fa7b 	bl	8004ec4 <HAL_GetTick>
 80079ce:	4602      	mov	r2, r0
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	683a      	ldr	r2, [r7, #0]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d803      	bhi.n	80079e2 <HAL_SPI_Receive+0x15e>
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e0:	d102      	bne.n	80079e8 <HAL_SPI_Receive+0x164>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d109      	bne.n	80079fc <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80079f8:	2303      	movs	r3, #3
 80079fa:	e058      	b.n	8007aae <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1c4      	bne.n	8007990 <HAL_SPI_Receive+0x10c>
 8007a06:	e038      	b.n	8007a7a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	f003 0301 	and.w	r3, r3, #1
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d113      	bne.n	8007a3e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68da      	ldr	r2, [r3, #12]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a20:	b292      	uxth	r2, r2
 8007a22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a28:	1c9a      	adds	r2, r3, #2
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	3b01      	subs	r3, #1
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a3c:	e018      	b.n	8007a70 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a3e:	f7fd fa41 	bl	8004ec4 <HAL_GetTick>
 8007a42:	4602      	mov	r2, r0
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	1ad3      	subs	r3, r2, r3
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d803      	bhi.n	8007a56 <HAL_SPI_Receive+0x1d2>
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a54:	d102      	bne.n	8007a5c <HAL_SPI_Receive+0x1d8>
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d109      	bne.n	8007a70 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a6c:	2303      	movs	r3, #3
 8007a6e:	e01e      	b.n	8007aae <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1c6      	bne.n	8007a08 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	6839      	ldr	r1, [r7, #0]
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f000 fa4a 	bl	8007f18 <SPI_EndRxTransaction>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2220      	movs	r2, #32
 8007a8e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e000      	b.n	8007aae <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007aac:	2300      	movs	r3, #0
  }
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3718      	adds	r7, #24
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}

08007ab6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007ab6:	b580      	push	{r7, lr}
 8007ab8:	b08a      	sub	sp, #40	@ 0x28
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	60f8      	str	r0, [r7, #12]
 8007abe:	60b9      	str	r1, [r7, #8]
 8007ac0:	607a      	str	r2, [r7, #4]
 8007ac2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ac8:	f7fd f9fc 	bl	8004ec4 <HAL_GetTick>
 8007acc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ad4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007adc:	887b      	ldrh	r3, [r7, #2]
 8007ade:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ae0:	7ffb      	ldrb	r3, [r7, #31]
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d00c      	beq.n	8007b00 <HAL_SPI_TransmitReceive+0x4a>
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007aec:	d106      	bne.n	8007afc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d102      	bne.n	8007afc <HAL_SPI_TransmitReceive+0x46>
 8007af6:	7ffb      	ldrb	r3, [r7, #31]
 8007af8:	2b04      	cmp	r3, #4
 8007afa:	d001      	beq.n	8007b00 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007afc:	2302      	movs	r3, #2
 8007afe:	e17f      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d005      	beq.n	8007b12 <HAL_SPI_TransmitReceive+0x5c>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d002      	beq.n	8007b12 <HAL_SPI_TransmitReceive+0x5c>
 8007b0c:	887b      	ldrh	r3, [r7, #2]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d101      	bne.n	8007b16 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	e174      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d101      	bne.n	8007b24 <HAL_SPI_TransmitReceive+0x6e>
 8007b20:	2302      	movs	r3, #2
 8007b22:	e16d      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x34a>
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	2b04      	cmp	r3, #4
 8007b36:	d003      	beq.n	8007b40 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2205      	movs	r2, #5
 8007b3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	887a      	ldrh	r2, [r7, #2]
 8007b50:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	887a      	ldrh	r2, [r7, #2]
 8007b56:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	68ba      	ldr	r2, [r7, #8]
 8007b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	887a      	ldrh	r2, [r7, #2]
 8007b62:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	887a      	ldrh	r2, [r7, #2]
 8007b68:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b80:	2b40      	cmp	r3, #64	@ 0x40
 8007b82:	d007      	beq.n	8007b94 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b9c:	d17e      	bne.n	8007c9c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d002      	beq.n	8007bac <HAL_SPI_TransmitReceive+0xf6>
 8007ba6:	8afb      	ldrh	r3, [r7, #22]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d16c      	bne.n	8007c86 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb0:	881a      	ldrh	r2, [r3, #0]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbc:	1c9a      	adds	r2, r3, #2
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	b29a      	uxth	r2, r3
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bd0:	e059      	b.n	8007c86 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f003 0302 	and.w	r3, r3, #2
 8007bdc:	2b02      	cmp	r3, #2
 8007bde:	d11b      	bne.n	8007c18 <HAL_SPI_TransmitReceive+0x162>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d016      	beq.n	8007c18 <HAL_SPI_TransmitReceive+0x162>
 8007bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d113      	bne.n	8007c18 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf4:	881a      	ldrh	r2, [r3, #0]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c00:	1c9a      	adds	r2, r3, #2
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	b29a      	uxth	r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c14:	2300      	movs	r3, #0
 8007c16:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f003 0301 	and.w	r3, r3, #1
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d119      	bne.n	8007c5a <HAL_SPI_TransmitReceive+0x1a4>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d014      	beq.n	8007c5a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68da      	ldr	r2, [r3, #12]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3a:	b292      	uxth	r2, r2
 8007c3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c42:	1c9a      	adds	r2, r3, #2
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c56:	2301      	movs	r3, #1
 8007c58:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c5a:	f7fd f933 	bl	8004ec4 <HAL_GetTick>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	6a3b      	ldr	r3, [r7, #32]
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d80d      	bhi.n	8007c86 <HAL_SPI_TransmitReceive+0x1d0>
 8007c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c70:	d009      	beq.n	8007c86 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e0bc      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1a0      	bne.n	8007bd2 <HAL_SPI_TransmitReceive+0x11c>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d19b      	bne.n	8007bd2 <HAL_SPI_TransmitReceive+0x11c>
 8007c9a:	e082      	b.n	8007da2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d002      	beq.n	8007caa <HAL_SPI_TransmitReceive+0x1f4>
 8007ca4:	8afb      	ldrh	r3, [r7, #22]
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d171      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	330c      	adds	r3, #12
 8007cb4:	7812      	ldrb	r2, [r2, #0]
 8007cb6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cbc:	1c5a      	adds	r2, r3, #1
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	3b01      	subs	r3, #1
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cd0:	e05d      	b.n	8007d8e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	f003 0302 	and.w	r3, r3, #2
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d11c      	bne.n	8007d1a <HAL_SPI_TransmitReceive+0x264>
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d017      	beq.n	8007d1a <HAL_SPI_TransmitReceive+0x264>
 8007cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d114      	bne.n	8007d1a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	330c      	adds	r3, #12
 8007cfa:	7812      	ldrb	r2, [r2, #0]
 8007cfc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d02:	1c5a      	adds	r2, r3, #1
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	3b01      	subs	r3, #1
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d16:	2300      	movs	r3, #0
 8007d18:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	f003 0301 	and.w	r3, r3, #1
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d119      	bne.n	8007d5c <HAL_SPI_TransmitReceive+0x2a6>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d014      	beq.n	8007d5c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68da      	ldr	r2, [r3, #12]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d3c:	b2d2      	uxtb	r2, r2
 8007d3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d44:	1c5a      	adds	r2, r3, #1
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	3b01      	subs	r3, #1
 8007d52:	b29a      	uxth	r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d5c:	f7fd f8b2 	bl	8004ec4 <HAL_GetTick>
 8007d60:	4602      	mov	r2, r0
 8007d62:	6a3b      	ldr	r3, [r7, #32]
 8007d64:	1ad3      	subs	r3, r2, r3
 8007d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d803      	bhi.n	8007d74 <HAL_SPI_TransmitReceive+0x2be>
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d72:	d102      	bne.n	8007d7a <HAL_SPI_TransmitReceive+0x2c4>
 8007d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d109      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	e038      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d19c      	bne.n	8007cd2 <HAL_SPI_TransmitReceive+0x21c>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d197      	bne.n	8007cd2 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007da2:	6a3a      	ldr	r2, [r7, #32]
 8007da4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 f908 	bl	8007fbc <SPI_EndRxTxTransaction>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d008      	beq.n	8007dc4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2220      	movs	r2, #32
 8007db6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e01d      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10a      	bne.n	8007de2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007dcc:	2300      	movs	r3, #0
 8007dce:	613b      	str	r3, [r7, #16]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	613b      	str	r3, [r7, #16]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	613b      	str	r3, [r7, #16]
 8007de0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e000      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
  }
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3728      	adds	r7, #40	@ 0x28
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b088      	sub	sp, #32
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	603b      	str	r3, [r7, #0]
 8007e14:	4613      	mov	r3, r2
 8007e16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e18:	f7fd f854 	bl	8004ec4 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e20:	1a9b      	subs	r3, r3, r2
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	4413      	add	r3, r2
 8007e26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e28:	f7fd f84c 	bl	8004ec4 <HAL_GetTick>
 8007e2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e2e:	4b39      	ldr	r3, [pc, #228]	@ (8007f14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	015b      	lsls	r3, r3, #5
 8007e34:	0d1b      	lsrs	r3, r3, #20
 8007e36:	69fa      	ldr	r2, [r7, #28]
 8007e38:	fb02 f303 	mul.w	r3, r2, r3
 8007e3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e3e:	e054      	b.n	8007eea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e46:	d050      	beq.n	8007eea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e48:	f7fd f83c 	bl	8004ec4 <HAL_GetTick>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	69fa      	ldr	r2, [r7, #28]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d902      	bls.n	8007e5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d13d      	bne.n	8007eda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007e6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e76:	d111      	bne.n	8007e9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e80:	d004      	beq.n	8007e8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e8a:	d107      	bne.n	8007e9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ea4:	d10f      	bne.n	8007ec6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007eb4:	601a      	str	r2, [r3, #0]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ec4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e017      	b.n	8007f0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d101      	bne.n	8007ee4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	689a      	ldr	r2, [r3, #8]
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	68ba      	ldr	r2, [r7, #8]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	bf0c      	ite	eq
 8007efa:	2301      	moveq	r3, #1
 8007efc:	2300      	movne	r3, #0
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	461a      	mov	r2, r3
 8007f02:	79fb      	ldrb	r3, [r7, #7]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d19b      	bne.n	8007e40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3720      	adds	r7, #32
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
 8007f12:	bf00      	nop
 8007f14:	20000038 	.word	0x20000038

08007f18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b086      	sub	sp, #24
 8007f1c:	af02      	add	r7, sp, #8
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f2c:	d111      	bne.n	8007f52 <SPI_EndRxTransaction+0x3a>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f36:	d004      	beq.n	8007f42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f40:	d107      	bne.n	8007f52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f50:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f5a:	d117      	bne.n	8007f8c <SPI_EndRxTransaction+0x74>
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f64:	d112      	bne.n	8007f8c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	2101      	movs	r1, #1
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f7ff ff49 	bl	8007e08 <SPI_WaitFlagStateUntilTimeout>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d01a      	beq.n	8007fb2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f80:	f043 0220 	orr.w	r2, r3, #32
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	e013      	b.n	8007fb4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2200      	movs	r2, #0
 8007f94:	2180      	movs	r1, #128	@ 0x80
 8007f96:	68f8      	ldr	r0, [r7, #12]
 8007f98:	f7ff ff36 	bl	8007e08 <SPI_WaitFlagStateUntilTimeout>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d007      	beq.n	8007fb2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fa6:	f043 0220 	orr.w	r2, r3, #32
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e000      	b.n	8007fb4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b086      	sub	sp, #24
 8007fc0:	af02      	add	r7, sp, #8
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	2102      	movs	r1, #2
 8007fd2:	68f8      	ldr	r0, [r7, #12]
 8007fd4:	f7ff ff18 	bl	8007e08 <SPI_WaitFlagStateUntilTimeout>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d007      	beq.n	8007fee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe2:	f043 0220 	orr.w	r2, r3, #32
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007fea:	2303      	movs	r3, #3
 8007fec:	e013      	b.n	8008016 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	9300      	str	r3, [sp, #0]
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	2180      	movs	r1, #128	@ 0x80
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f7ff ff05 	bl	8007e08 <SPI_WaitFlagStateUntilTimeout>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d007      	beq.n	8008014 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008008:	f043 0220 	orr.w	r2, r3, #32
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008010:	2303      	movs	r3, #3
 8008012:	e000      	b.n	8008016 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b082      	sub	sp, #8
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d101      	bne.n	8008030 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	e041      	b.n	80080b4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b00      	cmp	r3, #0
 800803a:	d106      	bne.n	800804a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f7fc fd8d 	bl	8004b64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2202      	movs	r2, #2
 800804e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	3304      	adds	r3, #4
 800805a:	4619      	mov	r1, r3
 800805c:	4610      	mov	r0, r2
 800805e:	f000 fa5b 	bl	8008518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2201      	movs	r2, #1
 8008066:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2201      	movs	r2, #1
 800808e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2201      	movs	r2, #1
 800809e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3708      	adds	r7, #8
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080bc:	b480      	push	{r7}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d001      	beq.n	80080d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080d0:	2301      	movs	r3, #1
 80080d2:	e03a      	b.n	800814a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2202      	movs	r2, #2
 80080d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68da      	ldr	r2, [r3, #12]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f042 0201 	orr.w	r2, r2, #1
 80080ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a18      	ldr	r2, [pc, #96]	@ (8008154 <HAL_TIM_Base_Start_IT+0x98>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d00e      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x58>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080fe:	d009      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x58>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a14      	ldr	r2, [pc, #80]	@ (8008158 <HAL_TIM_Base_Start_IT+0x9c>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d004      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x58>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a13      	ldr	r2, [pc, #76]	@ (800815c <HAL_TIM_Base_Start_IT+0xa0>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d111      	bne.n	8008138 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	f003 0307 	and.w	r3, r3, #7
 800811e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2b06      	cmp	r3, #6
 8008124:	d010      	beq.n	8008148 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f042 0201 	orr.w	r2, r2, #1
 8008134:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008136:	e007      	b.n	8008148 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f042 0201 	orr.w	r2, r2, #1
 8008146:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	bc80      	pop	{r7}
 8008152:	4770      	bx	lr
 8008154:	40012c00 	.word	0x40012c00
 8008158:	40000400 	.word	0x40000400
 800815c:	40000800 	.word	0x40000800

08008160 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	f003 0302 	and.w	r3, r3, #2
 800817e:	2b00      	cmp	r3, #0
 8008180:	d020      	beq.n	80081c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f003 0302 	and.w	r3, r3, #2
 8008188:	2b00      	cmp	r3, #0
 800818a:	d01b      	beq.n	80081c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f06f 0202 	mvn.w	r2, #2
 8008194:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2201      	movs	r2, #1
 800819a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	f003 0303 	and.w	r3, r3, #3
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d003      	beq.n	80081b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f998 	bl	80084e0 <HAL_TIM_IC_CaptureCallback>
 80081b0:	e005      	b.n	80081be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 f98b 	bl	80084ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f99a 	bl	80084f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	f003 0304 	and.w	r3, r3, #4
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d020      	beq.n	8008210 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f003 0304 	and.w	r3, r3, #4
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d01b      	beq.n	8008210 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f06f 0204 	mvn.w	r2, #4
 80081e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2202      	movs	r2, #2
 80081e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	699b      	ldr	r3, [r3, #24]
 80081ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f972 	bl	80084e0 <HAL_TIM_IC_CaptureCallback>
 80081fc:	e005      	b.n	800820a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 f965 	bl	80084ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f974 	bl	80084f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	f003 0308 	and.w	r3, r3, #8
 8008216:	2b00      	cmp	r3, #0
 8008218:	d020      	beq.n	800825c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f003 0308 	and.w	r3, r3, #8
 8008220:	2b00      	cmp	r3, #0
 8008222:	d01b      	beq.n	800825c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f06f 0208 	mvn.w	r2, #8
 800822c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2204      	movs	r2, #4
 8008232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	69db      	ldr	r3, [r3, #28]
 800823a:	f003 0303 	and.w	r3, r3, #3
 800823e:	2b00      	cmp	r3, #0
 8008240:	d003      	beq.n	800824a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f94c 	bl	80084e0 <HAL_TIM_IC_CaptureCallback>
 8008248:	e005      	b.n	8008256 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 f93f 	bl	80084ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f94e 	bl	80084f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	f003 0310 	and.w	r3, r3, #16
 8008262:	2b00      	cmp	r3, #0
 8008264:	d020      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f003 0310 	and.w	r3, r3, #16
 800826c:	2b00      	cmp	r3, #0
 800826e:	d01b      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f06f 0210 	mvn.w	r2, #16
 8008278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2208      	movs	r2, #8
 800827e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	69db      	ldr	r3, [r3, #28]
 8008286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800828a:	2b00      	cmp	r3, #0
 800828c:	d003      	beq.n	8008296 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f926 	bl	80084e0 <HAL_TIM_IC_CaptureCallback>
 8008294:	e005      	b.n	80082a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 f919 	bl	80084ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 f928 	bl	80084f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	f003 0301 	and.w	r3, r3, #1
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00c      	beq.n	80082cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d007      	beq.n	80082cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f06f 0201 	mvn.w	r2, #1
 80082c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f7f9 fe96 	bl	8001ff8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00c      	beq.n	80082f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d007      	beq.n	80082f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80082e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 fa7f 	bl	80087ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00c      	beq.n	8008314 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008300:	2b00      	cmp	r3, #0
 8008302:	d007      	beq.n	8008314 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800830c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 f8f8 	bl	8008504 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	f003 0320 	and.w	r3, r3, #32
 800831a:	2b00      	cmp	r3, #0
 800831c:	d00c      	beq.n	8008338 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	f003 0320 	and.w	r3, r3, #32
 8008324:	2b00      	cmp	r3, #0
 8008326:	d007      	beq.n	8008338 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f06f 0220 	mvn.w	r2, #32
 8008330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fa52 	bl	80087dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008338:	bf00      	nop
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}

08008340 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800834a:	2300      	movs	r3, #0
 800834c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008354:	2b01      	cmp	r3, #1
 8008356:	d101      	bne.n	800835c <HAL_TIM_ConfigClockSource+0x1c>
 8008358:	2302      	movs	r3, #2
 800835a:	e0b4      	b.n	80084c6 <HAL_TIM_ConfigClockSource+0x186>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2202      	movs	r2, #2
 8008368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800837a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008382:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	68ba      	ldr	r2, [r7, #8]
 800838a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008394:	d03e      	beq.n	8008414 <HAL_TIM_ConfigClockSource+0xd4>
 8008396:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800839a:	f200 8087 	bhi.w	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 800839e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083a2:	f000 8086 	beq.w	80084b2 <HAL_TIM_ConfigClockSource+0x172>
 80083a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083aa:	d87f      	bhi.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 80083ac:	2b70      	cmp	r3, #112	@ 0x70
 80083ae:	d01a      	beq.n	80083e6 <HAL_TIM_ConfigClockSource+0xa6>
 80083b0:	2b70      	cmp	r3, #112	@ 0x70
 80083b2:	d87b      	bhi.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 80083b4:	2b60      	cmp	r3, #96	@ 0x60
 80083b6:	d050      	beq.n	800845a <HAL_TIM_ConfigClockSource+0x11a>
 80083b8:	2b60      	cmp	r3, #96	@ 0x60
 80083ba:	d877      	bhi.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 80083bc:	2b50      	cmp	r3, #80	@ 0x50
 80083be:	d03c      	beq.n	800843a <HAL_TIM_ConfigClockSource+0xfa>
 80083c0:	2b50      	cmp	r3, #80	@ 0x50
 80083c2:	d873      	bhi.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 80083c4:	2b40      	cmp	r3, #64	@ 0x40
 80083c6:	d058      	beq.n	800847a <HAL_TIM_ConfigClockSource+0x13a>
 80083c8:	2b40      	cmp	r3, #64	@ 0x40
 80083ca:	d86f      	bhi.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 80083cc:	2b30      	cmp	r3, #48	@ 0x30
 80083ce:	d064      	beq.n	800849a <HAL_TIM_ConfigClockSource+0x15a>
 80083d0:	2b30      	cmp	r3, #48	@ 0x30
 80083d2:	d86b      	bhi.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 80083d4:	2b20      	cmp	r3, #32
 80083d6:	d060      	beq.n	800849a <HAL_TIM_ConfigClockSource+0x15a>
 80083d8:	2b20      	cmp	r3, #32
 80083da:	d867      	bhi.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d05c      	beq.n	800849a <HAL_TIM_ConfigClockSource+0x15a>
 80083e0:	2b10      	cmp	r3, #16
 80083e2:	d05a      	beq.n	800849a <HAL_TIM_ConfigClockSource+0x15a>
 80083e4:	e062      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083f6:	f000 f974 	bl	80086e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008408:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	68ba      	ldr	r2, [r7, #8]
 8008410:	609a      	str	r2, [r3, #8]
      break;
 8008412:	e04f      	b.n	80084b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008424:	f000 f95d 	bl	80086e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	689a      	ldr	r2, [r3, #8]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008436:	609a      	str	r2, [r3, #8]
      break;
 8008438:	e03c      	b.n	80084b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008446:	461a      	mov	r2, r3
 8008448:	f000 f8d4 	bl	80085f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2150      	movs	r1, #80	@ 0x50
 8008452:	4618      	mov	r0, r3
 8008454:	f000 f92b 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 8008458:	e02c      	b.n	80084b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008466:	461a      	mov	r2, r3
 8008468:	f000 f8f2 	bl	8008650 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2160      	movs	r1, #96	@ 0x60
 8008472:	4618      	mov	r0, r3
 8008474:	f000 f91b 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 8008478:	e01c      	b.n	80084b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008486:	461a      	mov	r2, r3
 8008488:	f000 f8b4 	bl	80085f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2140      	movs	r1, #64	@ 0x40
 8008492:	4618      	mov	r0, r3
 8008494:	f000 f90b 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 8008498:	e00c      	b.n	80084b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4619      	mov	r1, r3
 80084a4:	4610      	mov	r0, r2
 80084a6:	f000 f902 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 80084aa:	e003      	b.n	80084b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	73fb      	strb	r3, [r7, #15]
      break;
 80084b0:	e000      	b.n	80084b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80084b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2201      	movs	r2, #1
 80084b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3710      	adds	r7, #16
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}

080084ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b083      	sub	sp, #12
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084d6:	bf00      	nop
 80084d8:	370c      	adds	r7, #12
 80084da:	46bd      	mov	sp, r7
 80084dc:	bc80      	pop	{r7}
 80084de:	4770      	bx	lr

080084e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bc80      	pop	{r7}
 80084f0:	4770      	bx	lr

080084f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084f2:	b480      	push	{r7}
 80084f4:	b083      	sub	sp, #12
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084fa:	bf00      	nop
 80084fc:	370c      	adds	r7, #12
 80084fe:	46bd      	mov	sp, r7
 8008500:	bc80      	pop	{r7}
 8008502:	4770      	bx	lr

08008504 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800850c:	bf00      	nop
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	bc80      	pop	{r7}
 8008514:	4770      	bx	lr
	...

08008518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	4a2f      	ldr	r2, [pc, #188]	@ (80085e8 <TIM_Base_SetConfig+0xd0>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d00b      	beq.n	8008548 <TIM_Base_SetConfig+0x30>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008536:	d007      	beq.n	8008548 <TIM_Base_SetConfig+0x30>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a2c      	ldr	r2, [pc, #176]	@ (80085ec <TIM_Base_SetConfig+0xd4>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d003      	beq.n	8008548 <TIM_Base_SetConfig+0x30>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a2b      	ldr	r2, [pc, #172]	@ (80085f0 <TIM_Base_SetConfig+0xd8>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d108      	bne.n	800855a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800854e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	4313      	orrs	r3, r2
 8008558:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a22      	ldr	r2, [pc, #136]	@ (80085e8 <TIM_Base_SetConfig+0xd0>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d00b      	beq.n	800857a <TIM_Base_SetConfig+0x62>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008568:	d007      	beq.n	800857a <TIM_Base_SetConfig+0x62>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a1f      	ldr	r2, [pc, #124]	@ (80085ec <TIM_Base_SetConfig+0xd4>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d003      	beq.n	800857a <TIM_Base_SetConfig+0x62>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a1e      	ldr	r2, [pc, #120]	@ (80085f0 <TIM_Base_SetConfig+0xd8>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d108      	bne.n	800858c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	68fa      	ldr	r2, [r7, #12]
 8008588:	4313      	orrs	r3, r2
 800858a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	4313      	orrs	r3, r2
 8008598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	68fa      	ldr	r2, [r7, #12]
 800859e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	689a      	ldr	r2, [r3, #8]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	4a0d      	ldr	r2, [pc, #52]	@ (80085e8 <TIM_Base_SetConfig+0xd0>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d103      	bne.n	80085c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	691a      	ldr	r2, [r3, #16]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	691b      	ldr	r3, [r3, #16]
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d005      	beq.n	80085de <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	f023 0201 	bic.w	r2, r3, #1
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	611a      	str	r2, [r3, #16]
  }
}
 80085de:	bf00      	nop
 80085e0:	3714      	adds	r7, #20
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bc80      	pop	{r7}
 80085e6:	4770      	bx	lr
 80085e8:	40012c00 	.word	0x40012c00
 80085ec:	40000400 	.word	0x40000400
 80085f0:	40000800 	.word	0x40000800

080085f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6a1b      	ldr	r3, [r3, #32]
 8008604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6a1b      	ldr	r3, [r3, #32]
 800860a:	f023 0201 	bic.w	r2, r3, #1
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	699b      	ldr	r3, [r3, #24]
 8008616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800861e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	011b      	lsls	r3, r3, #4
 8008624:	693a      	ldr	r2, [r7, #16]
 8008626:	4313      	orrs	r3, r2
 8008628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	f023 030a 	bic.w	r3, r3, #10
 8008630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008632:	697a      	ldr	r2, [r7, #20]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	4313      	orrs	r3, r2
 8008638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	621a      	str	r2, [r3, #32]
}
 8008646:	bf00      	nop
 8008648:	371c      	adds	r7, #28
 800864a:	46bd      	mov	sp, r7
 800864c:	bc80      	pop	{r7}
 800864e:	4770      	bx	lr

08008650 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008650:	b480      	push	{r7}
 8008652:	b087      	sub	sp, #28
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6a1b      	ldr	r3, [r3, #32]
 8008660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6a1b      	ldr	r3, [r3, #32]
 8008666:	f023 0210 	bic.w	r2, r3, #16
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800867a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	031b      	lsls	r3, r3, #12
 8008680:	693a      	ldr	r2, [r7, #16]
 8008682:	4313      	orrs	r3, r2
 8008684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800868c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	011b      	lsls	r3, r3, #4
 8008692:	697a      	ldr	r2, [r7, #20]
 8008694:	4313      	orrs	r3, r2
 8008696:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	693a      	ldr	r2, [r7, #16]
 800869c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	697a      	ldr	r2, [r7, #20]
 80086a2:	621a      	str	r2, [r3, #32]
}
 80086a4:	bf00      	nop
 80086a6:	371c      	adds	r7, #28
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bc80      	pop	{r7}
 80086ac:	4770      	bx	lr

080086ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80086ae:	b480      	push	{r7}
 80086b0:	b085      	sub	sp, #20
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
 80086b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	f043 0307 	orr.w	r3, r3, #7
 80086d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	609a      	str	r2, [r3, #8]
}
 80086d8:	bf00      	nop
 80086da:	3714      	adds	r7, #20
 80086dc:	46bd      	mov	sp, r7
 80086de:	bc80      	pop	{r7}
 80086e0:	4770      	bx	lr

080086e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086e2:	b480      	push	{r7}
 80086e4:	b087      	sub	sp, #28
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	60f8      	str	r0, [r7, #12]
 80086ea:	60b9      	str	r1, [r7, #8]
 80086ec:	607a      	str	r2, [r7, #4]
 80086ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	021a      	lsls	r2, r3, #8
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	431a      	orrs	r2, r3
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	4313      	orrs	r3, r2
 800870a:	697a      	ldr	r2, [r7, #20]
 800870c:	4313      	orrs	r3, r2
 800870e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	697a      	ldr	r2, [r7, #20]
 8008714:	609a      	str	r2, [r3, #8]
}
 8008716:	bf00      	nop
 8008718:	371c      	adds	r7, #28
 800871a:	46bd      	mov	sp, r7
 800871c:	bc80      	pop	{r7}
 800871e:	4770      	bx	lr

08008720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008730:	2b01      	cmp	r3, #1
 8008732:	d101      	bne.n	8008738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008734:	2302      	movs	r3, #2
 8008736:	e046      	b.n	80087c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2202      	movs	r2, #2
 8008744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800875e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	4313      	orrs	r3, r2
 8008768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a16      	ldr	r2, [pc, #88]	@ (80087d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d00e      	beq.n	800879a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008784:	d009      	beq.n	800879a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a12      	ldr	r2, [pc, #72]	@ (80087d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d004      	beq.n	800879a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a10      	ldr	r2, [pc, #64]	@ (80087d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d10c      	bne.n	80087b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	68ba      	ldr	r2, [r7, #8]
 80087a8:	4313      	orrs	r3, r2
 80087aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	68ba      	ldr	r2, [r7, #8]
 80087b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2200      	movs	r2, #0
 80087c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3714      	adds	r7, #20
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bc80      	pop	{r7}
 80087ce:	4770      	bx	lr
 80087d0:	40012c00 	.word	0x40012c00
 80087d4:	40000400 	.word	0x40000400
 80087d8:	40000800 	.word	0x40000800

080087dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087e4:	bf00      	nop
 80087e6:	370c      	adds	r7, #12
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bc80      	pop	{r7}
 80087ec:	4770      	bx	lr

080087ee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b083      	sub	sp, #12
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087f6:	bf00      	nop
 80087f8:	370c      	adds	r7, #12
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bc80      	pop	{r7}
 80087fe:	4770      	bx	lr

08008800 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b082      	sub	sp, #8
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d101      	bne.n	8008812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800880e:	2301      	movs	r3, #1
 8008810:	e042      	b.n	8008898 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008818:	b2db      	uxtb	r3, r3
 800881a:	2b00      	cmp	r3, #0
 800881c:	d106      	bne.n	800882c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f7fc f9dc 	bl	8004be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2224      	movs	r2, #36	@ 0x24
 8008830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68da      	ldr	r2, [r3, #12]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008842:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 ff79 	bl	800973c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	691a      	ldr	r2, [r3, #16]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008858:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	695a      	ldr	r2, [r3, #20]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008868:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	68da      	ldr	r2, [r3, #12]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008878:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2220      	movs	r2, #32
 8008884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2220      	movs	r2, #32
 800888c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008896:	2300      	movs	r3, #0
}
 8008898:	4618      	mov	r0, r3
 800889a:	3708      	adds	r7, #8
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b08a      	sub	sp, #40	@ 0x28
 80088a4:	af02      	add	r7, sp, #8
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	603b      	str	r3, [r7, #0]
 80088ac:	4613      	mov	r3, r2
 80088ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80088b0:	2300      	movs	r3, #0
 80088b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	2b20      	cmp	r3, #32
 80088be:	d175      	bne.n	80089ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d002      	beq.n	80088cc <HAL_UART_Transmit+0x2c>
 80088c6:	88fb      	ldrh	r3, [r7, #6]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d101      	bne.n	80088d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80088cc:	2301      	movs	r3, #1
 80088ce:	e06e      	b.n	80089ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2200      	movs	r2, #0
 80088d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2221      	movs	r2, #33	@ 0x21
 80088da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088de:	f7fc faf1 	bl	8004ec4 <HAL_GetTick>
 80088e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	88fa      	ldrh	r2, [r7, #6]
 80088e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	88fa      	ldrh	r2, [r7, #6]
 80088ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088f8:	d108      	bne.n	800890c <HAL_UART_Transmit+0x6c>
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	691b      	ldr	r3, [r3, #16]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d104      	bne.n	800890c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008902:	2300      	movs	r3, #0
 8008904:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	61bb      	str	r3, [r7, #24]
 800890a:	e003      	b.n	8008914 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008910:	2300      	movs	r3, #0
 8008912:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008914:	e02e      	b.n	8008974 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	2200      	movs	r2, #0
 800891e:	2180      	movs	r1, #128	@ 0x80
 8008920:	68f8      	ldr	r0, [r7, #12]
 8008922:	f000 fc55 	bl	80091d0 <UART_WaitOnFlagUntilTimeout>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d005      	beq.n	8008938 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2220      	movs	r2, #32
 8008930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008934:	2303      	movs	r3, #3
 8008936:	e03a      	b.n	80089ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d10b      	bne.n	8008956 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	881b      	ldrh	r3, [r3, #0]
 8008942:	461a      	mov	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800894c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	3302      	adds	r3, #2
 8008952:	61bb      	str	r3, [r7, #24]
 8008954:	e007      	b.n	8008966 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	781a      	ldrb	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	3301      	adds	r3, #1
 8008964:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800896a:	b29b      	uxth	r3, r3
 800896c:	3b01      	subs	r3, #1
 800896e:	b29a      	uxth	r2, r3
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008978:	b29b      	uxth	r3, r3
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1cb      	bne.n	8008916 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	9300      	str	r3, [sp, #0]
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	2200      	movs	r2, #0
 8008986:	2140      	movs	r1, #64	@ 0x40
 8008988:	68f8      	ldr	r0, [r7, #12]
 800898a:	f000 fc21 	bl	80091d0 <UART_WaitOnFlagUntilTimeout>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d005      	beq.n	80089a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2220      	movs	r2, #32
 8008998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800899c:	2303      	movs	r3, #3
 800899e:	e006      	b.n	80089ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2220      	movs	r2, #32
 80089a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80089a8:	2300      	movs	r3, #0
 80089aa:	e000      	b.n	80089ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80089ac:	2302      	movs	r3, #2
  }
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3720      	adds	r7, #32
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b08c      	sub	sp, #48	@ 0x30
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	60f8      	str	r0, [r7, #12]
 80089be:	60b9      	str	r1, [r7, #8]
 80089c0:	4613      	mov	r3, r2
 80089c2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	2b20      	cmp	r3, #32
 80089ce:	d146      	bne.n	8008a5e <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d002      	beq.n	80089dc <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80089d6:	88fb      	ldrh	r3, [r7, #6]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d101      	bne.n	80089e0 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	e03f      	b.n	8008a60 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2201      	movs	r2, #1
 80089e4:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80089ec:	88fb      	ldrh	r3, [r7, #6]
 80089ee:	461a      	mov	r2, r3
 80089f0:	68b9      	ldr	r1, [r7, #8]
 80089f2:	68f8      	ldr	r0, [r7, #12]
 80089f4:	f000 fc46 	bl	8009284 <UART_Start_Receive_DMA>
 80089f8:	4603      	mov	r3, r0
 80089fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d125      	bne.n	8008a52 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a06:	2300      	movs	r3, #0
 8008a08:	613b      	str	r3, [r7, #16]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	613b      	str	r3, [r7, #16]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	613b      	str	r3, [r7, #16]
 8008a1a:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	330c      	adds	r3, #12
 8008a22:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a24:	69bb      	ldr	r3, [r7, #24]
 8008a26:	e853 3f00 	ldrex	r3, [r3]
 8008a2a:	617b      	str	r3, [r7, #20]
   return(result);
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f043 0310 	orr.w	r3, r3, #16
 8008a32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	330c      	adds	r3, #12
 8008a3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a3e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a40:	6a39      	ldr	r1, [r7, #32]
 8008a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a44:	e841 2300 	strex	r3, r2, [r1]
 8008a48:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1e5      	bne.n	8008a1c <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008a50:	e002      	b.n	8008a58 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008a58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a5c:	e000      	b.n	8008a60 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008a5e:	2302      	movs	r3, #2
  }
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3730      	adds	r7, #48	@ 0x30
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b0ba      	sub	sp, #232	@ 0xe8
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008a94:	2300      	movs	r3, #0
 8008a96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a9e:	f003 030f 	and.w	r3, r3, #15
 8008aa2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008aa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d10f      	bne.n	8008ace <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ab2:	f003 0320 	and.w	r3, r3, #32
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d009      	beq.n	8008ace <HAL_UART_IRQHandler+0x66>
 8008aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008abe:	f003 0320 	and.w	r3, r3, #32
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d003      	beq.n	8008ace <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 fd7a 	bl	80095c0 <UART_Receive_IT>
      return;
 8008acc:	e25b      	b.n	8008f86 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008ace:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f000 80de 	beq.w	8008c94 <HAL_UART_IRQHandler+0x22c>
 8008ad8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008adc:	f003 0301 	and.w	r3, r3, #1
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d106      	bne.n	8008af2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ae8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f000 80d1 	beq.w	8008c94 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00b      	beq.n	8008b16 <HAL_UART_IRQHandler+0xae>
 8008afe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d005      	beq.n	8008b16 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b0e:	f043 0201 	orr.w	r2, r3, #1
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b1a:	f003 0304 	and.w	r3, r3, #4
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00b      	beq.n	8008b3a <HAL_UART_IRQHandler+0xd2>
 8008b22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b26:	f003 0301 	and.w	r3, r3, #1
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d005      	beq.n	8008b3a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b32:	f043 0202 	orr.w	r2, r3, #2
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b3e:	f003 0302 	and.w	r3, r3, #2
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00b      	beq.n	8008b5e <HAL_UART_IRQHandler+0xf6>
 8008b46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b4a:	f003 0301 	and.w	r3, r3, #1
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d005      	beq.n	8008b5e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b56:	f043 0204 	orr.w	r2, r3, #4
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b62:	f003 0308 	and.w	r3, r3, #8
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d011      	beq.n	8008b8e <HAL_UART_IRQHandler+0x126>
 8008b6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b6e:	f003 0320 	and.w	r3, r3, #32
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d105      	bne.n	8008b82 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b7a:	f003 0301 	and.w	r3, r3, #1
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d005      	beq.n	8008b8e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b86:	f043 0208 	orr.w	r2, r3, #8
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f000 81f2 	beq.w	8008f7c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b9c:	f003 0320 	and.w	r3, r3, #32
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d008      	beq.n	8008bb6 <HAL_UART_IRQHandler+0x14e>
 8008ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ba8:	f003 0320 	and.w	r3, r3, #32
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fd05 	bl	80095c0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	695b      	ldr	r3, [r3, #20]
 8008bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	bf14      	ite	ne
 8008bc4:	2301      	movne	r3, #1
 8008bc6:	2300      	moveq	r3, #0
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bd2:	f003 0308 	and.w	r3, r3, #8
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d103      	bne.n	8008be2 <HAL_UART_IRQHandler+0x17a>
 8008bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d04f      	beq.n	8008c82 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 fc0f 	bl	8009406 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	695b      	ldr	r3, [r3, #20]
 8008bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d041      	beq.n	8008c7a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	3314      	adds	r3, #20
 8008bfc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c04:	e853 3f00 	ldrex	r3, [r3]
 8008c08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	3314      	adds	r3, #20
 8008c1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c32:	e841 2300 	strex	r3, r2, [r1]
 8008c36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1d9      	bne.n	8008bf6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d013      	beq.n	8008c72 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8008e48 <HAL_UART_IRQHandler+0x3e0>)
 8008c50:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7fd fa56 	bl	8006108 <HAL_DMA_Abort_IT>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d016      	beq.n	8008c90 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008c6c:	4610      	mov	r0, r2
 8008c6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c70:	e00e      	b.n	8008c90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f9a5 	bl	8008fc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c78:	e00a      	b.n	8008c90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 f9a1 	bl	8008fc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c80:	e006      	b.n	8008c90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f99d 	bl	8008fc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008c8e:	e175      	b.n	8008f7c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c90:	bf00      	nop
    return;
 8008c92:	e173      	b.n	8008f7c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	f040 814f 	bne.w	8008f3c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ca2:	f003 0310 	and.w	r3, r3, #16
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 8148 	beq.w	8008f3c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008cac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cb0:	f003 0310 	and.w	r3, r3, #16
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f000 8141 	beq.w	8008f3c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cba:	2300      	movs	r3, #0
 8008cbc:	60bb      	str	r3, [r7, #8]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	60bb      	str	r3, [r7, #8]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	60bb      	str	r3, [r7, #8]
 8008cce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	695b      	ldr	r3, [r3, #20]
 8008cd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 80b6 	beq.w	8008e4c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008cec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 8145 	beq.w	8008f80 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008cfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	f080 813e 	bcs.w	8008f80 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d0a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d10:	699b      	ldr	r3, [r3, #24]
 8008d12:	2b20      	cmp	r3, #32
 8008d14:	f000 8088 	beq.w	8008e28 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	330c      	adds	r3, #12
 8008d1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d26:	e853 3f00 	ldrex	r3, [r3]
 8008d2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	330c      	adds	r3, #12
 8008d40:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008d44:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d50:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d54:	e841 2300 	strex	r3, r2, [r1]
 8008d58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d1d9      	bne.n	8008d18 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	3314      	adds	r3, #20
 8008d6a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d6e:	e853 3f00 	ldrex	r3, [r3]
 8008d72:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d76:	f023 0301 	bic.w	r3, r3, #1
 8008d7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	3314      	adds	r3, #20
 8008d84:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d88:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d8e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d90:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d94:	e841 2300 	strex	r3, r2, [r1]
 8008d98:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1e1      	bne.n	8008d64 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	3314      	adds	r3, #20
 8008da6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008daa:	e853 3f00 	ldrex	r3, [r3]
 8008dae:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008db0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008db2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008db6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3314      	adds	r3, #20
 8008dc0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008dc4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008dc6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008dca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008dcc:	e841 2300 	strex	r3, r2, [r1]
 8008dd0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008dd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d1e3      	bne.n	8008da0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2220      	movs	r2, #32
 8008ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	330c      	adds	r3, #12
 8008dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008df0:	e853 3f00 	ldrex	r3, [r3]
 8008df4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008df6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008df8:	f023 0310 	bic.w	r3, r3, #16
 8008dfc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	330c      	adds	r3, #12
 8008e06:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008e0a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e0c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e12:	e841 2300 	strex	r3, r2, [r1]
 8008e16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1e3      	bne.n	8008de6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7fd f934 	bl	8006090 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	1ad3      	subs	r3, r2, r3
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f7f8 ffd4 	bl	8001dec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e44:	e09c      	b.n	8008f80 <HAL_UART_IRQHandler+0x518>
 8008e46:	bf00      	nop
 8008e48:	080094cb 	.word	0x080094cb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	1ad3      	subs	r3, r2, r3
 8008e58:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f000 808e 	beq.w	8008f84 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008e68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	f000 8089 	beq.w	8008f84 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	330c      	adds	r3, #12
 8008e78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e7c:	e853 3f00 	ldrex	r3, [r3]
 8008e80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	330c      	adds	r3, #12
 8008e92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008e96:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e9e:	e841 2300 	strex	r3, r2, [r1]
 8008ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d1e3      	bne.n	8008e72 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	3314      	adds	r3, #20
 8008eb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb4:	e853 3f00 	ldrex	r3, [r3]
 8008eb8:	623b      	str	r3, [r7, #32]
   return(result);
 8008eba:	6a3b      	ldr	r3, [r7, #32]
 8008ebc:	f023 0301 	bic.w	r3, r3, #1
 8008ec0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3314      	adds	r3, #20
 8008eca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008ece:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ed4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ed6:	e841 2300 	strex	r3, r2, [r1]
 8008eda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d1e3      	bne.n	8008eaa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2220      	movs	r2, #32
 8008ee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	330c      	adds	r3, #12
 8008ef6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	e853 3f00 	ldrex	r3, [r3]
 8008efe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f023 0310 	bic.w	r3, r3, #16
 8008f06:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	330c      	adds	r3, #12
 8008f10:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008f14:	61fa      	str	r2, [r7, #28]
 8008f16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f18:	69b9      	ldr	r1, [r7, #24]
 8008f1a:	69fa      	ldr	r2, [r7, #28]
 8008f1c:	e841 2300 	strex	r3, r2, [r1]
 8008f20:	617b      	str	r3, [r7, #20]
   return(result);
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d1e3      	bne.n	8008ef0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f7f8 ff59 	bl	8001dec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f3a:	e023      	b.n	8008f84 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d009      	beq.n	8008f5c <HAL_UART_IRQHandler+0x4f4>
 8008f48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d003      	beq.n	8008f5c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 facc 	bl	80094f2 <UART_Transmit_IT>
    return;
 8008f5a:	e014      	b.n	8008f86 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00e      	beq.n	8008f86 <HAL_UART_IRQHandler+0x51e>
 8008f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d008      	beq.n	8008f86 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 fb0b 	bl	8009590 <UART_EndTransmit_IT>
    return;
 8008f7a:	e004      	b.n	8008f86 <HAL_UART_IRQHandler+0x51e>
    return;
 8008f7c:	bf00      	nop
 8008f7e:	e002      	b.n	8008f86 <HAL_UART_IRQHandler+0x51e>
      return;
 8008f80:	bf00      	nop
 8008f82:	e000      	b.n	8008f86 <HAL_UART_IRQHandler+0x51e>
      return;
 8008f84:	bf00      	nop
  }
}
 8008f86:	37e8      	adds	r7, #232	@ 0xe8
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bc80      	pop	{r7}
 8008f9c:	4770      	bx	lr

08008f9e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b083      	sub	sp, #12
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008fa6:	bf00      	nop
 8008fa8:	370c      	adds	r7, #12
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bc80      	pop	{r7}
 8008fae:	4770      	bx	lr

08008fb0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bc80      	pop	{r7}
 8008fc0:	4770      	bx	lr

08008fc2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fc2:	b480      	push	{r7}
 8008fc4:	b083      	sub	sp, #12
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008fca:	bf00      	nop
 8008fcc:	370c      	adds	r7, #12
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bc80      	pop	{r7}
 8008fd2:	4770      	bx	lr

08008fd4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b09c      	sub	sp, #112	@ 0x70
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fe0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f003 0320 	and.w	r3, r3, #32
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d172      	bne.n	80090d6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008ff0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ff6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	330c      	adds	r3, #12
 8008ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009000:	e853 3f00 	ldrex	r3, [r3]
 8009004:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009006:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800900c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800900e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	330c      	adds	r3, #12
 8009014:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009016:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009018:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800901c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800901e:	e841 2300 	strex	r3, r2, [r1]
 8009022:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1e5      	bne.n	8008ff6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800902a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	3314      	adds	r3, #20
 8009030:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009034:	e853 3f00 	ldrex	r3, [r3]
 8009038:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800903a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800903c:	f023 0301 	bic.w	r3, r3, #1
 8009040:	667b      	str	r3, [r7, #100]	@ 0x64
 8009042:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	3314      	adds	r3, #20
 8009048:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800904a:	647a      	str	r2, [r7, #68]	@ 0x44
 800904c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800904e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009050:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009052:	e841 2300 	strex	r3, r2, [r1]
 8009056:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1e5      	bne.n	800902a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800905e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	3314      	adds	r3, #20
 8009064:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009068:	e853 3f00 	ldrex	r3, [r3]
 800906c:	623b      	str	r3, [r7, #32]
   return(result);
 800906e:	6a3b      	ldr	r3, [r7, #32]
 8009070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009074:	663b      	str	r3, [r7, #96]	@ 0x60
 8009076:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	3314      	adds	r3, #20
 800907c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800907e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009080:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009086:	e841 2300 	strex	r3, r2, [r1]
 800908a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800908c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1e5      	bne.n	800905e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009092:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009094:	2220      	movs	r2, #32
 8009096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800909a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800909c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d119      	bne.n	80090d6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	330c      	adds	r3, #12
 80090a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	e853 3f00 	ldrex	r3, [r3]
 80090b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f023 0310 	bic.w	r3, r3, #16
 80090b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	330c      	adds	r3, #12
 80090c0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80090c2:	61fa      	str	r2, [r7, #28]
 80090c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c6:	69b9      	ldr	r1, [r7, #24]
 80090c8:	69fa      	ldr	r2, [r7, #28]
 80090ca:	e841 2300 	strex	r3, r2, [r1]
 80090ce:	617b      	str	r3, [r7, #20]
   return(result);
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d1e5      	bne.n	80090a2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090d8:	2200      	movs	r2, #0
 80090da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d106      	bne.n	80090f2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80090e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80090e8:	4619      	mov	r1, r3
 80090ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80090ec:	f7f8 fe7e 	bl	8001dec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80090f0:	e002      	b.n	80090f8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80090f2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80090f4:	f7ff ff53 	bl	8008f9e <HAL_UART_RxCpltCallback>
}
 80090f8:	bf00      	nop
 80090fa:	3770      	adds	r7, #112	@ 0x70
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800910c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	2201      	movs	r2, #1
 8009112:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009118:	2b01      	cmp	r3, #1
 800911a:	d108      	bne.n	800912e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009120:	085b      	lsrs	r3, r3, #1
 8009122:	b29b      	uxth	r3, r3
 8009124:	4619      	mov	r1, r3
 8009126:	68f8      	ldr	r0, [r7, #12]
 8009128:	f7f8 fe60 	bl	8001dec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800912c:	e002      	b.n	8009134 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	f7ff ff3e 	bl	8008fb0 <HAL_UART_RxHalfCpltCallback>
}
 8009134:	bf00      	nop
 8009136:	3710      	adds	r7, #16
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009144:	2300      	movs	r3, #0
 8009146:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800914c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	695b      	ldr	r3, [r3, #20]
 8009154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009158:	2b00      	cmp	r3, #0
 800915a:	bf14      	ite	ne
 800915c:	2301      	movne	r3, #1
 800915e:	2300      	moveq	r3, #0
 8009160:	b2db      	uxtb	r3, r3
 8009162:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800916a:	b2db      	uxtb	r3, r3
 800916c:	2b21      	cmp	r3, #33	@ 0x21
 800916e:	d108      	bne.n	8009182 <UART_DMAError+0x46>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d005      	beq.n	8009182 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	2200      	movs	r2, #0
 800917a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800917c:	68b8      	ldr	r0, [r7, #8]
 800917e:	f000 f91b 	bl	80093b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	695b      	ldr	r3, [r3, #20]
 8009188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800918c:	2b00      	cmp	r3, #0
 800918e:	bf14      	ite	ne
 8009190:	2301      	movne	r3, #1
 8009192:	2300      	moveq	r3, #0
 8009194:	b2db      	uxtb	r3, r3
 8009196:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	2b22      	cmp	r3, #34	@ 0x22
 80091a2:	d108      	bne.n	80091b6 <UART_DMAError+0x7a>
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d005      	beq.n	80091b6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	2200      	movs	r2, #0
 80091ae:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80091b0:	68b8      	ldr	r0, [r7, #8]
 80091b2:	f000 f928 	bl	8009406 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ba:	f043 0210 	orr.w	r2, r3, #16
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80091c2:	68b8      	ldr	r0, [r7, #8]
 80091c4:	f7ff fefd 	bl	8008fc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091c8:	bf00      	nop
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b086      	sub	sp, #24
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	603b      	str	r3, [r7, #0]
 80091dc:	4613      	mov	r3, r2
 80091de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091e0:	e03b      	b.n	800925a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e8:	d037      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091ea:	f7fb fe6b 	bl	8004ec4 <HAL_GetTick>
 80091ee:	4602      	mov	r2, r0
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	1ad3      	subs	r3, r2, r3
 80091f4:	6a3a      	ldr	r2, [r7, #32]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d302      	bcc.n	8009200 <UART_WaitOnFlagUntilTimeout+0x30>
 80091fa:	6a3b      	ldr	r3, [r7, #32]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d101      	bne.n	8009204 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009200:	2303      	movs	r3, #3
 8009202:	e03a      	b.n	800927a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	f003 0304 	and.w	r3, r3, #4
 800920e:	2b00      	cmp	r3, #0
 8009210:	d023      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	2b80      	cmp	r3, #128	@ 0x80
 8009216:	d020      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	2b40      	cmp	r3, #64	@ 0x40
 800921c:	d01d      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 0308 	and.w	r3, r3, #8
 8009228:	2b08      	cmp	r3, #8
 800922a:	d116      	bne.n	800925a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800922c:	2300      	movs	r3, #0
 800922e:	617b      	str	r3, [r7, #20]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	617b      	str	r3, [r7, #20]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	617b      	str	r3, [r7, #20]
 8009240:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009242:	68f8      	ldr	r0, [r7, #12]
 8009244:	f000 f8df 	bl	8009406 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2208      	movs	r2, #8
 800924c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2200      	movs	r2, #0
 8009252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	e00f      	b.n	800927a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	4013      	ands	r3, r2
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	429a      	cmp	r2, r3
 8009268:	bf0c      	ite	eq
 800926a:	2301      	moveq	r3, #1
 800926c:	2300      	movne	r3, #0
 800926e:	b2db      	uxtb	r3, r3
 8009270:	461a      	mov	r2, r3
 8009272:	79fb      	ldrb	r3, [r7, #7]
 8009274:	429a      	cmp	r2, r3
 8009276:	d0b4      	beq.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3718      	adds	r7, #24
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
	...

08009284 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b098      	sub	sp, #96	@ 0x60
 8009288:	af00      	add	r7, sp, #0
 800928a:	60f8      	str	r0, [r7, #12]
 800928c:	60b9      	str	r1, [r7, #8]
 800928e:	4613      	mov	r3, r2
 8009290:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	88fa      	ldrh	r2, [r7, #6]
 800929c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2222      	movs	r2, #34	@ 0x22
 80092a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092b0:	4a3e      	ldr	r2, [pc, #248]	@ (80093ac <UART_Start_Receive_DMA+0x128>)
 80092b2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092b8:	4a3d      	ldr	r2, [pc, #244]	@ (80093b0 <UART_Start_Receive_DMA+0x12c>)
 80092ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c0:	4a3c      	ldr	r2, [pc, #240]	@ (80093b4 <UART_Start_Receive_DMA+0x130>)
 80092c2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c8:	2200      	movs	r2, #0
 80092ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80092cc:	f107 0308 	add.w	r3, r7, #8
 80092d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	3304      	adds	r3, #4
 80092dc:	4619      	mov	r1, r3
 80092de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	88fb      	ldrh	r3, [r7, #6]
 80092e4:	f7fc fe74 	bl	8005fd0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80092e8:	2300      	movs	r3, #0
 80092ea:	613b      	str	r3, [r7, #16]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	613b      	str	r3, [r7, #16]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	613b      	str	r3, [r7, #16]
 80092fc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d019      	beq.n	800933a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	330c      	adds	r3, #12
 800930c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009310:	e853 3f00 	ldrex	r3, [r3]
 8009314:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800931c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	330c      	adds	r3, #12
 8009324:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009326:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009328:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800932c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800932e:	e841 2300 	strex	r3, r2, [r1]
 8009332:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1e5      	bne.n	8009306 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3314      	adds	r3, #20
 8009340:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009344:	e853 3f00 	ldrex	r3, [r3]
 8009348:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800934a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934c:	f043 0301 	orr.w	r3, r3, #1
 8009350:	657b      	str	r3, [r7, #84]	@ 0x54
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3314      	adds	r3, #20
 8009358:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800935a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800935c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009362:	e841 2300 	strex	r3, r2, [r1]
 8009366:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800936a:	2b00      	cmp	r3, #0
 800936c:	d1e5      	bne.n	800933a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3314      	adds	r3, #20
 8009374:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	e853 3f00 	ldrex	r3, [r3]
 800937c:	617b      	str	r3, [r7, #20]
   return(result);
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009384:	653b      	str	r3, [r7, #80]	@ 0x50
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	3314      	adds	r3, #20
 800938c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800938e:	627a      	str	r2, [r7, #36]	@ 0x24
 8009390:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009392:	6a39      	ldr	r1, [r7, #32]
 8009394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009396:	e841 2300 	strex	r3, r2, [r1]
 800939a:	61fb      	str	r3, [r7, #28]
   return(result);
 800939c:	69fb      	ldr	r3, [r7, #28]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d1e5      	bne.n	800936e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3760      	adds	r7, #96	@ 0x60
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}
 80093ac:	08008fd5 	.word	0x08008fd5
 80093b0:	08009101 	.word	0x08009101
 80093b4:	0800913d 	.word	0x0800913d

080093b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b089      	sub	sp, #36	@ 0x24
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	330c      	adds	r3, #12
 80093c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	e853 3f00 	ldrex	r3, [r3]
 80093ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80093d6:	61fb      	str	r3, [r7, #28]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	330c      	adds	r3, #12
 80093de:	69fa      	ldr	r2, [r7, #28]
 80093e0:	61ba      	str	r2, [r7, #24]
 80093e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e4:	6979      	ldr	r1, [r7, #20]
 80093e6:	69ba      	ldr	r2, [r7, #24]
 80093e8:	e841 2300 	strex	r3, r2, [r1]
 80093ec:	613b      	str	r3, [r7, #16]
   return(result);
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d1e5      	bne.n	80093c0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2220      	movs	r2, #32
 80093f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80093fc:	bf00      	nop
 80093fe:	3724      	adds	r7, #36	@ 0x24
 8009400:	46bd      	mov	sp, r7
 8009402:	bc80      	pop	{r7}
 8009404:	4770      	bx	lr

08009406 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009406:	b480      	push	{r7}
 8009408:	b095      	sub	sp, #84	@ 0x54
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	330c      	adds	r3, #12
 8009414:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009418:	e853 3f00 	ldrex	r3, [r3]
 800941c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800941e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009420:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009424:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	330c      	adds	r3, #12
 800942c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800942e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009430:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009432:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009434:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009436:	e841 2300 	strex	r3, r2, [r1]
 800943a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800943c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943e:	2b00      	cmp	r3, #0
 8009440:	d1e5      	bne.n	800940e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3314      	adds	r3, #20
 8009448:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944a:	6a3b      	ldr	r3, [r7, #32]
 800944c:	e853 3f00 	ldrex	r3, [r3]
 8009450:	61fb      	str	r3, [r7, #28]
   return(result);
 8009452:	69fb      	ldr	r3, [r7, #28]
 8009454:	f023 0301 	bic.w	r3, r3, #1
 8009458:	64bb      	str	r3, [r7, #72]	@ 0x48
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	3314      	adds	r3, #20
 8009460:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009462:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009464:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800946a:	e841 2300 	strex	r3, r2, [r1]
 800946e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009472:	2b00      	cmp	r3, #0
 8009474:	d1e5      	bne.n	8009442 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800947a:	2b01      	cmp	r3, #1
 800947c:	d119      	bne.n	80094b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	330c      	adds	r3, #12
 8009484:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	e853 3f00 	ldrex	r3, [r3]
 800948c:	60bb      	str	r3, [r7, #8]
   return(result);
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	f023 0310 	bic.w	r3, r3, #16
 8009494:	647b      	str	r3, [r7, #68]	@ 0x44
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	330c      	adds	r3, #12
 800949c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800949e:	61ba      	str	r2, [r7, #24]
 80094a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a2:	6979      	ldr	r1, [r7, #20]
 80094a4:	69ba      	ldr	r2, [r7, #24]
 80094a6:	e841 2300 	strex	r3, r2, [r1]
 80094aa:	613b      	str	r3, [r7, #16]
   return(result);
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d1e5      	bne.n	800947e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2220      	movs	r2, #32
 80094b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80094c0:	bf00      	nop
 80094c2:	3754      	adds	r7, #84	@ 0x54
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bc80      	pop	{r7}
 80094c8:	4770      	bx	lr

080094ca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b084      	sub	sp, #16
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2200      	movs	r2, #0
 80094dc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f7ff fd6c 	bl	8008fc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094ea:	bf00      	nop
 80094ec:	3710      	adds	r7, #16
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}

080094f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80094f2:	b480      	push	{r7}
 80094f4:	b085      	sub	sp, #20
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009500:	b2db      	uxtb	r3, r3
 8009502:	2b21      	cmp	r3, #33	@ 0x21
 8009504:	d13e      	bne.n	8009584 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800950e:	d114      	bne.n	800953a <UART_Transmit_IT+0x48>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d110      	bne.n	800953a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6a1b      	ldr	r3, [r3, #32]
 800951c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	881b      	ldrh	r3, [r3, #0]
 8009522:	461a      	mov	r2, r3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800952c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6a1b      	ldr	r3, [r3, #32]
 8009532:	1c9a      	adds	r2, r3, #2
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	621a      	str	r2, [r3, #32]
 8009538:	e008      	b.n	800954c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	1c59      	adds	r1, r3, #1
 8009540:	687a      	ldr	r2, [r7, #4]
 8009542:	6211      	str	r1, [r2, #32]
 8009544:	781a      	ldrb	r2, [r3, #0]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009550:	b29b      	uxth	r3, r3
 8009552:	3b01      	subs	r3, #1
 8009554:	b29b      	uxth	r3, r3
 8009556:	687a      	ldr	r2, [r7, #4]
 8009558:	4619      	mov	r1, r3
 800955a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800955c:	2b00      	cmp	r3, #0
 800955e:	d10f      	bne.n	8009580 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	68da      	ldr	r2, [r3, #12]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800956e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	68da      	ldr	r2, [r3, #12]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800957e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009580:	2300      	movs	r3, #0
 8009582:	e000      	b.n	8009586 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009584:	2302      	movs	r3, #2
  }
}
 8009586:	4618      	mov	r0, r3
 8009588:	3714      	adds	r7, #20
 800958a:	46bd      	mov	sp, r7
 800958c:	bc80      	pop	{r7}
 800958e:	4770      	bx	lr

08009590 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b082      	sub	sp, #8
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	68da      	ldr	r2, [r3, #12]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095a6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2220      	movs	r2, #32
 80095ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f7ff fceb 	bl	8008f8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3708      	adds	r7, #8
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08c      	sub	sp, #48	@ 0x30
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	2b22      	cmp	r3, #34	@ 0x22
 80095d2:	f040 80ae 	bne.w	8009732 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095de:	d117      	bne.n	8009610 <UART_Receive_IT+0x50>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	691b      	ldr	r3, [r3, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d113      	bne.n	8009610 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80095e8:	2300      	movs	r3, #0
 80095ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095fe:	b29a      	uxth	r2, r3
 8009600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009602:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009608:	1c9a      	adds	r2, r3, #2
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	629a      	str	r2, [r3, #40]	@ 0x28
 800960e:	e026      	b.n	800965e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009614:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009616:	2300      	movs	r3, #0
 8009618:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	689b      	ldr	r3, [r3, #8]
 800961e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009622:	d007      	beq.n	8009634 <UART_Receive_IT+0x74>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <UART_Receive_IT+0x82>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d106      	bne.n	8009642 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	b2da      	uxtb	r2, r3
 800963c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963e:	701a      	strb	r2, [r3, #0]
 8009640:	e008      	b.n	8009654 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	b2db      	uxtb	r3, r3
 800964a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800964e:	b2da      	uxtb	r2, r3
 8009650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009652:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009658:	1c5a      	adds	r2, r3, #1
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009662:	b29b      	uxth	r3, r3
 8009664:	3b01      	subs	r3, #1
 8009666:	b29b      	uxth	r3, r3
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	4619      	mov	r1, r3
 800966c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800966e:	2b00      	cmp	r3, #0
 8009670:	d15d      	bne.n	800972e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	68da      	ldr	r2, [r3, #12]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f022 0220 	bic.w	r2, r2, #32
 8009680:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	68da      	ldr	r2, [r3, #12]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009690:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	695a      	ldr	r2, [r3, #20]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f022 0201 	bic.w	r2, r2, #1
 80096a0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2220      	movs	r2, #32
 80096a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d135      	bne.n	8009724 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2200      	movs	r2, #0
 80096bc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	330c      	adds	r3, #12
 80096c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	e853 3f00 	ldrex	r3, [r3]
 80096cc:	613b      	str	r3, [r7, #16]
   return(result);
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	f023 0310 	bic.w	r3, r3, #16
 80096d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	330c      	adds	r3, #12
 80096dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096de:	623a      	str	r2, [r7, #32]
 80096e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e2:	69f9      	ldr	r1, [r7, #28]
 80096e4:	6a3a      	ldr	r2, [r7, #32]
 80096e6:	e841 2300 	strex	r3, r2, [r1]
 80096ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80096ec:	69bb      	ldr	r3, [r7, #24]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d1e5      	bne.n	80096be <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 0310 	and.w	r3, r3, #16
 80096fc:	2b10      	cmp	r3, #16
 80096fe:	d10a      	bne.n	8009716 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009700:	2300      	movs	r3, #0
 8009702:	60fb      	str	r3, [r7, #12]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	60fb      	str	r3, [r7, #12]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	60fb      	str	r3, [r7, #12]
 8009714:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800971a:	4619      	mov	r1, r3
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f7f8 fb65 	bl	8001dec <HAL_UARTEx_RxEventCallback>
 8009722:	e002      	b.n	800972a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f7ff fc3a 	bl	8008f9e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800972a:	2300      	movs	r3, #0
 800972c:	e002      	b.n	8009734 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800972e:	2300      	movs	r3, #0
 8009730:	e000      	b.n	8009734 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009732:	2302      	movs	r3, #2
  }
}
 8009734:	4618      	mov	r0, r3
 8009736:	3730      	adds	r7, #48	@ 0x30
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	68da      	ldr	r2, [r3, #12]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	430a      	orrs	r2, r1
 8009758:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	689a      	ldr	r2, [r3, #8]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	691b      	ldr	r3, [r3, #16]
 8009762:	431a      	orrs	r2, r3
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	695b      	ldr	r3, [r3, #20]
 8009768:	4313      	orrs	r3, r2
 800976a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68db      	ldr	r3, [r3, #12]
 8009772:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009776:	f023 030c 	bic.w	r3, r3, #12
 800977a:	687a      	ldr	r2, [r7, #4]
 800977c:	6812      	ldr	r2, [r2, #0]
 800977e:	68b9      	ldr	r1, [r7, #8]
 8009780:	430b      	orrs	r3, r1
 8009782:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	695b      	ldr	r3, [r3, #20]
 800978a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	699a      	ldr	r2, [r3, #24]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	430a      	orrs	r2, r1
 8009798:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a2c      	ldr	r2, [pc, #176]	@ (8009850 <UART_SetConfig+0x114>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d103      	bne.n	80097ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80097a4:	f7fd fe74 	bl	8007490 <HAL_RCC_GetPCLK2Freq>
 80097a8:	60f8      	str	r0, [r7, #12]
 80097aa:	e002      	b.n	80097b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80097ac:	f7fd fe5c 	bl	8007468 <HAL_RCC_GetPCLK1Freq>
 80097b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097b2:	68fa      	ldr	r2, [r7, #12]
 80097b4:	4613      	mov	r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4413      	add	r3, r2
 80097ba:	009a      	lsls	r2, r3, #2
 80097bc:	441a      	add	r2, r3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c8:	4a22      	ldr	r2, [pc, #136]	@ (8009854 <UART_SetConfig+0x118>)
 80097ca:	fba2 2303 	umull	r2, r3, r2, r3
 80097ce:	095b      	lsrs	r3, r3, #5
 80097d0:	0119      	lsls	r1, r3, #4
 80097d2:	68fa      	ldr	r2, [r7, #12]
 80097d4:	4613      	mov	r3, r2
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	4413      	add	r3, r2
 80097da:	009a      	lsls	r2, r3, #2
 80097dc:	441a      	add	r2, r3
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80097e8:	4b1a      	ldr	r3, [pc, #104]	@ (8009854 <UART_SetConfig+0x118>)
 80097ea:	fba3 0302 	umull	r0, r3, r3, r2
 80097ee:	095b      	lsrs	r3, r3, #5
 80097f0:	2064      	movs	r0, #100	@ 0x64
 80097f2:	fb00 f303 	mul.w	r3, r0, r3
 80097f6:	1ad3      	subs	r3, r2, r3
 80097f8:	011b      	lsls	r3, r3, #4
 80097fa:	3332      	adds	r3, #50	@ 0x32
 80097fc:	4a15      	ldr	r2, [pc, #84]	@ (8009854 <UART_SetConfig+0x118>)
 80097fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009802:	095b      	lsrs	r3, r3, #5
 8009804:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009808:	4419      	add	r1, r3
 800980a:	68fa      	ldr	r2, [r7, #12]
 800980c:	4613      	mov	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	4413      	add	r3, r2
 8009812:	009a      	lsls	r2, r3, #2
 8009814:	441a      	add	r2, r3
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009820:	4b0c      	ldr	r3, [pc, #48]	@ (8009854 <UART_SetConfig+0x118>)
 8009822:	fba3 0302 	umull	r0, r3, r3, r2
 8009826:	095b      	lsrs	r3, r3, #5
 8009828:	2064      	movs	r0, #100	@ 0x64
 800982a:	fb00 f303 	mul.w	r3, r0, r3
 800982e:	1ad3      	subs	r3, r2, r3
 8009830:	011b      	lsls	r3, r3, #4
 8009832:	3332      	adds	r3, #50	@ 0x32
 8009834:	4a07      	ldr	r2, [pc, #28]	@ (8009854 <UART_SetConfig+0x118>)
 8009836:	fba2 2303 	umull	r2, r3, r2, r3
 800983a:	095b      	lsrs	r3, r3, #5
 800983c:	f003 020f 	and.w	r2, r3, #15
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	440a      	add	r2, r1
 8009846:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009848:	bf00      	nop
 800984a:	3710      	adds	r7, #16
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	40013800 	.word	0x40013800
 8009854:	51eb851f 	.word	0x51eb851f

08009858 <memset>:
 8009858:	4603      	mov	r3, r0
 800985a:	4402      	add	r2, r0
 800985c:	4293      	cmp	r3, r2
 800985e:	d100      	bne.n	8009862 <memset+0xa>
 8009860:	4770      	bx	lr
 8009862:	f803 1b01 	strb.w	r1, [r3], #1
 8009866:	e7f9      	b.n	800985c <memset+0x4>

08009868 <strcat>:
 8009868:	4602      	mov	r2, r0
 800986a:	b510      	push	{r4, lr}
 800986c:	7814      	ldrb	r4, [r2, #0]
 800986e:	4613      	mov	r3, r2
 8009870:	3201      	adds	r2, #1
 8009872:	2c00      	cmp	r4, #0
 8009874:	d1fa      	bne.n	800986c <strcat+0x4>
 8009876:	3b01      	subs	r3, #1
 8009878:	f811 2b01 	ldrb.w	r2, [r1], #1
 800987c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009880:	2a00      	cmp	r2, #0
 8009882:	d1f9      	bne.n	8009878 <strcat+0x10>
 8009884:	bd10      	pop	{r4, pc}
	...

08009888 <__libc_init_array>:
 8009888:	b570      	push	{r4, r5, r6, lr}
 800988a:	2600      	movs	r6, #0
 800988c:	4d0c      	ldr	r5, [pc, #48]	@ (80098c0 <__libc_init_array+0x38>)
 800988e:	4c0d      	ldr	r4, [pc, #52]	@ (80098c4 <__libc_init_array+0x3c>)
 8009890:	1b64      	subs	r4, r4, r5
 8009892:	10a4      	asrs	r4, r4, #2
 8009894:	42a6      	cmp	r6, r4
 8009896:	d109      	bne.n	80098ac <__libc_init_array+0x24>
 8009898:	f000 f822 	bl	80098e0 <_init>
 800989c:	2600      	movs	r6, #0
 800989e:	4d0a      	ldr	r5, [pc, #40]	@ (80098c8 <__libc_init_array+0x40>)
 80098a0:	4c0a      	ldr	r4, [pc, #40]	@ (80098cc <__libc_init_array+0x44>)
 80098a2:	1b64      	subs	r4, r4, r5
 80098a4:	10a4      	asrs	r4, r4, #2
 80098a6:	42a6      	cmp	r6, r4
 80098a8:	d105      	bne.n	80098b6 <__libc_init_array+0x2e>
 80098aa:	bd70      	pop	{r4, r5, r6, pc}
 80098ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80098b0:	4798      	blx	r3
 80098b2:	3601      	adds	r6, #1
 80098b4:	e7ee      	b.n	8009894 <__libc_init_array+0xc>
 80098b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80098ba:	4798      	blx	r3
 80098bc:	3601      	adds	r6, #1
 80098be:	e7f2      	b.n	80098a6 <__libc_init_array+0x1e>
 80098c0:	080099b0 	.word	0x080099b0
 80098c4:	080099b0 	.word	0x080099b0
 80098c8:	080099b0 	.word	0x080099b0
 80098cc:	080099b4 	.word	0x080099b4

080098d0 <strcpy>:
 80098d0:	4603      	mov	r3, r0
 80098d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098d6:	f803 2b01 	strb.w	r2, [r3], #1
 80098da:	2a00      	cmp	r2, #0
 80098dc:	d1f9      	bne.n	80098d2 <strcpy+0x2>
 80098de:	4770      	bx	lr

080098e0 <_init>:
 80098e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098e2:	bf00      	nop
 80098e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098e6:	bc08      	pop	{r3}
 80098e8:	469e      	mov	lr, r3
 80098ea:	4770      	bx	lr

080098ec <_fini>:
 80098ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ee:	bf00      	nop
 80098f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098f2:	bc08      	pop	{r3}
 80098f4:	469e      	mov	lr, r3
 80098f6:	4770      	bx	lr
