m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Andrey/Desktop/FPGA/Week10/ex2/simulation/modelsim
vex2
!s110 1604594044
!i10b 1
!s100 Dz[j?MW>>EeKHS2UHEec61
IfLR]TXW7CL^U<8ZZEb@913
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1604592873
8C:/Users/Andrey/Desktop/FPGA/Week10/ex2/ex2.v
FC:/Users/Andrey/Desktop/FPGA/Week10/ex2/ex2.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1604594043.000000
!s107 C:/Users/Andrey/Desktop/FPGA/Week10/ex2/ex2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week10/ex2|C:/Users/Andrey/Desktop/FPGA/Week10/ex2/ex2.v|
!i113 1
Z3 o-vlog01compat -work work
Z4 !s92 -vlog01compat -work work +incdir+C:/Users/Andrey/Desktop/FPGA/Week10/ex2
Z5 tCvgOpt 0
vhard_block
!s110 1604594042
!i10b 1
!s100 nh@VHF=db0oomF[fNEFZo3
IebbF9kDCdG7;Q4fz4@@UB1
R1
R0
w1604594032
8ex2.vo
Fex2.vo
L0 280
R2
r1
!s85 0
31
!s108 1604594041.000000
!s107 ex2.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|ex2.vo|
!i113 1
R3
!s92 -vlog01compat -work work +incdir+.
R5
vtestbench
!s110 1604594043
!i10b 1
!s100 `kcOb3QNdfJ=V?l2OYHLd0
I7UJC[on_]`@h4??JfTaB>0
R1
R0
w1604593894
8C:/Users/Andrey/Desktop/FPGA/Week10/ex2/testbench.v
FC:/Users/Andrey/Desktop/FPGA/Week10/ex2/testbench.v
L0 1
R2
r1
!s85 0
31
!s108 1604594042.000000
!s107 C:/Users/Andrey/Desktop/FPGA/Week10/ex2/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week10/ex2|C:/Users/Andrey/Desktop/FPGA/Week10/ex2/testbench.v|
!i113 1
R3
R4
R5
