{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733152430669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733152430670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:43:50 2024 " "Processing started: Mon Dec 02 20:43:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733152430670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152430670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TMP_8 -c TMP_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TMP_8 -c TMP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152430670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733152430811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733152430811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "counter_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733152436141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152436141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mar_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_8bit " "Found entity 1: MAR_8bit" {  } { { "MAR_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/MAR_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733152436141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152436141 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer_8bit.v(10) " "Verilog HDL warning at buffer_8bit.v(10): extended using \"x\" or \"z\"" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733152436141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_8bit " "Found entity 1: buffer_8bit" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733152436141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152436141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Block " "Found entity 1: Main_Block" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733152436141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152436141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main_Block " "Elaborating entity \"Main_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733152436157 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk MAR_8bit inst2 " "Port \"clk\" of type MAR_8bit and instance \"inst2\" is missing source signal" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 104 912 1120 216 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1733152436173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_8bit MAR_8bit:inst2 " "Elaborating entity \"MAR_8bit\" for hierarchy \"MAR_8bit:inst2\"" {  } { { "Main_Block.bdf" "inst2" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 104 912 1120 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733152436173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_8bit buffer_8bit:inst1 " "Elaborating entity \"buffer_8bit\" for hierarchy \"buffer_8bit:inst1\"" {  } { { "Main_Block.bdf" "inst1" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 136 576 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733152436173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8bit counter_8bit:inst " "Elaborating entity \"counter_8bit\" for hierarchy \"counter_8bit:inst\"" {  } { { "Main_Block.bdf" "inst" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 136 272 464 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733152436173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_8bit.v(14) " "Verilog HDL assignment warning at counter_8bit.v(14): truncated value with size 32 to match size of target (8)" {  } { { "counter_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_8bit.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733152436173 "|counter_8bit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[7\] GND " "Pin \"Data\[7\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[6\] GND " "Pin \"Data\[6\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[5\] GND " "Pin \"Data\[5\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[4\] GND " "Pin \"Data\[4\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[3\] GND " "Pin \"Data\[3\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[2\] GND " "Pin \"Data\[2\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[1\] GND " "Pin \"Data\[1\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[0\] GND " "Pin \"Data\[0\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 128 1176 1352 144 "Data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|Data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733152436253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733152436253 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 160 -24 144 176 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733152436253 "|Main_Block|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733152436253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733152436253 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733152436253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733152436253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/output_files/TMP_8.map.smsg " "Generated suppressed messages file C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/output_files/TMP_8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152436269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733152436269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:43:56 2024 " "Processing ended: Mon Dec 02 20:43:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733152436269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733152436269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733152436269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733152436269 ""}
