// Seed: 426783520
module module_0 ();
  reg id_1, id_2, id_3, id_4, id_5;
  assign id_1 = id_1;
  assign id_4 = 1;
  assign id_3 = 1'b0;
  assign id_1 = id_2;
  reg   id_6;
  logic id_7;
  ;
  always_ff id_6 <= 1;
  always begin : LABEL_0
    id_2 <= 1'b0 == -1;
    id_6 <= id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  inout wire id_1;
endmodule
