// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_dispatch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        demux2getPath_V_dout,
        demux2getPath_V_empty_n,
        demux2getPath_V_read,
        disp2rec_V_V_din,
        disp2rec_V_V_full_n,
        disp2rec_V_V_write,
        memRdCmd_V_TREADY,
        memRdCmd_V_TDATA,
        memRdCmd_V_TVALID
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [44:0] demux2getPath_V_dout;
input   demux2getPath_V_empty_n;
output   demux2getPath_V_read;
output  [11:0] disp2rec_V_V_din;
input   disp2rec_V_V_full_n;
output   disp2rec_V_V_write;
input   memRdCmd_V_TREADY;
output  [39:0] memRdCmd_V_TDATA;
output   memRdCmd_V_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg demux2getPath_V_read;
reg disp2rec_V_V_write;
reg memRdCmd_V_TVALID;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp19_nbreadreq_fu_64_p3;
reg    ap_sig_bdd_52;
reg   [0:0] tmp19_reg_165 = 1'b0;
reg    ap_sig_bdd_63;
reg    ap_sig_ioackin_memRdCmd_V_TREADY;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_74;
wire   [31:0] getCtrlWord_address_V_fu_93_p1;
reg   [31:0] getCtrlWord_address_V_reg_169 = 32'b00000000000000000000000000000000;
wire   [6:0] tmp_fu_107_p4;
reg   [6:0] tmp_reg_174 = 7'b0000000;
wire   [0:0] tmp_162_fu_125_p2;
reg   [0:0] tmp_162_reg_179 = 1'b0;
reg   [11:0] tmp_V_reg_184 = 12'b000000000000;
reg    ap_reg_ioackin_memRdCmd_V_TREADY = 1'b0;
wire   [12:0] tmp_length_V_load_new6_fu_97_p4;
wire   [12:0] op2_assign_fu_117_p3;
wire   [7:0] tmp_159_fu_141_p1;
wire   [7:0] tmp_163_fu_144_p2;
wire   [7:0] tmp_count_V_fu_150_p3;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_188;
reg    ap_sig_bdd_187;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_memRdCmd_V_TREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_memRdCmd_V_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_memRdCmd_V_TREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_187) begin
            if (~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY)))) begin
                ap_reg_ioackin_memRdCmd_V_TREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_188) begin
                ap_reg_ioackin_memRdCmd_V_TREADY <= ap_const_logic_1;
            end
        end
    end
end

/// getCtrlWord_address_V_reg_169 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_getCtrlWord_address_V_reg_169
    if (ap_rst == 1'b1) begin
        getCtrlWord_address_V_reg_169 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp19_nbreadreq_fu_64_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            getCtrlWord_address_V_reg_169 <= getCtrlWord_address_V_fu_93_p1;
        end
    end
end

/// tmp19_reg_165 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp19_reg_165
    if (ap_rst == 1'b1) begin
        tmp19_reg_165 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp19_reg_165 <= tmp19_nbreadreq_fu_64_p3;
        end
    end
end

/// tmp_162_reg_179 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_162_reg_179
    if (ap_rst == 1'b1) begin
        tmp_162_reg_179 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp19_nbreadreq_fu_64_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_162_reg_179 <= tmp_162_fu_125_p2;
        end
    end
end

/// tmp_V_reg_184 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_V_reg_184
    if (ap_rst == 1'b1) begin
        tmp_V_reg_184 <= ap_const_lv12_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp19_nbreadreq_fu_64_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_V_reg_184 <= {{demux2getPath_V_dout[ap_const_lv32_2B : ap_const_lv32_20]}};
        end
    end
end

/// tmp_reg_174 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_reg_174
    if (ap_rst == 1'b1) begin
        tmp_reg_174 <= ap_const_lv7_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp19_nbreadreq_fu_64_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_reg_174 <= {{demux2getPath_V_dout[ap_const_lv32_2C : ap_const_lv32_26]}};
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or tmp19_reg_165 or ap_sig_bdd_63 or ap_sig_ioackin_memRdCmd_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_52 or tmp19_reg_165 or ap_sig_bdd_63 or ap_sig_ioackin_memRdCmd_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_74)
begin
    if (ap_sig_bdd_74) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_memRdCmd_V_TREADY assign process. ///
always @ (memRdCmd_V_TREADY or ap_reg_ioackin_memRdCmd_V_TREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_memRdCmd_V_TREADY)) begin
        ap_sig_ioackin_memRdCmd_V_TREADY = memRdCmd_V_TREADY;
    end else begin
        ap_sig_ioackin_memRdCmd_V_TREADY = ap_const_logic_1;
    end
end

/// demux2getPath_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp19_nbreadreq_fu_64_p3 or ap_sig_bdd_52 or tmp19_reg_165 or ap_sig_bdd_63 or ap_sig_ioackin_memRdCmd_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp19_nbreadreq_fu_64_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        demux2getPath_V_read = ap_const_logic_1;
    end else begin
        demux2getPath_V_read = ap_const_logic_0;
    end
end

/// disp2rec_V_V_write assign process. ///
always @ (ap_done_reg or tmp19_reg_165 or ap_sig_bdd_63 or ap_sig_ioackin_memRdCmd_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))))) begin
        disp2rec_V_V_write = ap_const_logic_1;
    end else begin
        disp2rec_V_V_write = ap_const_logic_0;
    end
end

/// memRdCmd_V_TVALID assign process. ///
always @ (ap_done_reg or tmp19_reg_165 or ap_sig_bdd_63 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ioackin_memRdCmd_V_TREADY)
begin
    if ((~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63) & (ap_const_logic_0 == ap_reg_ioackin_memRdCmd_V_TREADY))) begin
        memRdCmd_V_TVALID = ap_const_logic_1;
    end else begin
        memRdCmd_V_TVALID = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_52 or tmp19_reg_165 or ap_sig_bdd_63 or ap_sig_ioackin_memRdCmd_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & ~ap_sig_bdd_52)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_52)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_52 | ((ap_sig_bdd_63 | (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_0 == ap_sig_ioackin_memRdCmd_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_52 or tmp19_reg_165 or ap_sig_bdd_63 or ap_sig_ioackin_memRdCmd_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end


/// ap_sig_bdd_187 assign process. ///
always @ (tmp19_reg_165 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_187 = (~(ap_const_lv1_0 == tmp19_reg_165) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1));
end

/// ap_sig_bdd_188 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_63 or memRdCmd_V_TREADY)
begin
    ap_sig_bdd_188 = (~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63) & (ap_const_logic_1 == memRdCmd_V_TREADY));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_52 assign process. ///
always @ (ap_start or ap_done_reg or demux2getPath_V_empty_n or tmp19_nbreadreq_fu_64_p3)
begin
    ap_sig_bdd_52 = (((demux2getPath_V_empty_n == ap_const_logic_0) & ~(tmp19_nbreadreq_fu_64_p3 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_63 assign process. ///
always @ (disp2rec_V_V_full_n or tmp19_reg_165)
begin
    ap_sig_bdd_63 = ((disp2rec_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp19_reg_165));
end

/// ap_sig_bdd_74 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_74 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign disp2rec_V_V_din = tmp_V_reg_184;
assign getCtrlWord_address_V_fu_93_p1 = demux2getPath_V_dout[31:0];
assign memRdCmd_V_TDATA = {{tmp_count_V_fu_150_p3}, {getCtrlWord_address_V_reg_169}};
assign op2_assign_fu_117_p3 = {{tmp_fu_107_p4}, {ap_const_lv6_0}};
assign tmp19_nbreadreq_fu_64_p3 = demux2getPath_V_empty_n;
assign tmp_159_fu_141_p1 = tmp_reg_174;
assign tmp_162_fu_125_p2 = (tmp_length_V_load_new6_fu_97_p4 > op2_assign_fu_117_p3? 1'b1: 1'b0);
assign tmp_163_fu_144_p2 = (ap_const_lv8_1 + tmp_159_fu_141_p1);
assign tmp_count_V_fu_150_p3 = ((tmp_162_reg_179[0:0]===1'b1)? tmp_163_fu_144_p2: tmp_159_fu_141_p1);
assign tmp_fu_107_p4 = {{demux2getPath_V_dout[ap_const_lv32_2C : ap_const_lv32_26]}};
assign tmp_length_V_load_new6_fu_97_p4 = {{demux2getPath_V_dout[ap_const_lv32_2C : ap_const_lv32_20]}};


endmodule //memcachedPipeline_dispatch

