// Seed: 1997026556
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    input wand id_7
    , id_19,
    output supply0 id_8,
    input uwire id_9,
    output supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input wand id_14,
    output wire id_15,
    input wire id_16,
    input supply1 id_17
    , id_20
);
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  tri0 id_2
    , id_6,
    input  tri0 id_3,
    output tri  id_4
);
  wire id_7;
  module_0(
      id_4,
      id_4,
      id_4,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_0,
      id_1,
      id_4,
      id_1,
      id_3
  );
  wire id_8;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(1)
  );
endmodule
