<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Frameworks:Verification on Awesome resources for Hardware Description</title>
    <link>https://hdl.github.io/awesome/categories/frameworksverification/</link>
    <description>Recent content in Frameworks:Verification on Awesome resources for Hardware Description</description>
    <generator>Hugo -- gohugo.io</generator>
    
	<atom:link href="https://hdl.github.io/awesome/categories/frameworksverification/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Open Source VHDL Verification Methodology (OSVVM)</title>
      <link>https://hdl.github.io/awesome/items/osvvm/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://hdl.github.io/awesome/items/osvvm/</guid>
      <description>&lt;p&gt;&lt;em&gt;&amp;ldquo;Open Source VHDL Verification Methodology (OSVVM) provides an ASIC level VHDL verification methodology that is simple enough to use even on small FPGA projects. OSVVM offers the same capabilities as those based on other verification languages:&amp;quot;&lt;/em&gt;&lt;/p&gt;</description>
    </item>
    
  </channel>
</rss>