<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE pdf2xml SYSTEM "pdf2xml.dtd">

<pdf2xml>
<page number="1" position="absolute" top="0" left="0" height="1188" width="918">
	<fontspec id="0" size="8" family="Times" color="#000000"/>
	<fontspec id="1" size="12" family="Times" color="#000000"/>
	<fontspec id="2" size="14" family="Times" color="#000000"/>
	<fontspec id="3" size="14" family="Times" color="#000000"/>
	<fontspec id="4" size="25" family="Times" color="#000000"/>
	<fontspec id="5" size="15" family="Times" color="#000000"/>
	<fontspec id="6" size="12" family="Times" color="#000000"/>
	<fontspec id="7" size="11" family="Times" color="#000000"/>
	<fontspec id="8" size="12" family="Times" color="#000000"/>
<text top="53" left="74" width="467" height="9" font="0"><i>ISSN 1064 5624, Doklady Mathematics, 2011, Vol. 84, No. 3, pp. 879–881. © Pleiades Publishing, Ltd., 2011.</i></text>
<text top="63" left="74" width="718" height="9" font="0"><i>Original Russian Text © V.A. Bakhtin, V.A. Kryukov, B.N. Chetverushkin, E.V. Shil’nikov, 2011, published in Doklady Akademii Nauk, 2011, Vol. 441, No. 6, pp. 734–736.</i></text>
<text top="1106" left="435" width="22" height="13" font="1">879</text>
<text top="385" left="188" width="135" height="14" font="2">INTRODUCTION</text>
<text top="413" left="96" width="340" height="14" font="2">The appearance of clusters with heterogeneous</text>
<text top="429" left="74" width="362" height="14" font="2">nodes, which use graphics processors (GPUs) as</text>
<text top="446" left="74" width="362" height="14" font="2">accelerators, has seriously complicated programming,</text>
<text top="463" left="74" width="362" height="14" font="2">because such clusters require employing, in addition</text>
<text top="480" left="74" width="362" height="14" font="2">to the MPI and SHMEM low level technologies, the</text>
<text top="497" left="74" width="355" height="14" font="2">CUDA or the OpenCL low level technology. In devel</text>
<text top="513" left="74" width="362" height="14" font="2">opment and coming soon are new processors with a</text>
<text top="530" left="74" width="362" height="14" font="2">large number of cores (such as the 48 core Intel SCC</text>
<text top="547" left="74" width="362" height="14" font="2">processor, which has recently become available for a</text>
<text top="564" left="74" width="362" height="14" font="2">wide circle of researchers [1]); efficiently using them</text>
<text top="581" left="74" width="238" height="14" font="2">requires new programming models.</text>
<text top="604" left="96" width="340" height="14" font="2">Developers of new parallel programming languages</text>
<text top="620" left="74" width="355" height="14" font="2">have, evidently, not enough time to trace the architec</text>
<text top="637" left="74" width="362" height="14" font="2">tural diversity of multicore processors. The possibility</text>
<text top="654" left="74" width="355" height="14" font="2">of designing and popularizing a new high level lan</text>
<text top="671" left="74" width="362" height="14" font="2">guage in 5–10 years is very unlikely. Therefore, in the</text>
<text top="688" left="74" width="362" height="14" font="2">nearest future, programmers will have to use hybrid</text>
<text top="704" left="74" width="355" height="14" font="2">languages uniting various models of parallel program</text>
<text top="721" left="74" width="39" height="14" font="2">ming.</text>
<text top="770" left="110" width="296" height="14" font="2">APPLICATION OF HYBRID MODELS </text>
<text top="786" left="181" width="147" height="14" font="2">AND LANGUAGES</text>
<text top="814" left="96" width="333" height="14" font="2">At present, programs for high performance com</text>
<text top="831" left="74" width="362" height="14" font="2">putations on modern clusters extensively use three</text>
<text top="847" left="74" width="362" height="14" font="2">programming models, MPI, OpenMP, and CUDA.</text>
<text top="864" left="74" width="362" height="14" font="2">Technically, low level programming models realized</text>
<text top="881" left="74" width="355" height="14" font="2">as libraries are easier to combine than high level mod</text>
<text top="898" left="74" width="355" height="14" font="2">els realized as languages and the corresponding com</text>
<text top="915" left="74" width="355" height="14" font="2">pilers. But such programs are much harder to pro</text>
<text top="931" left="74" width="355" height="14" font="2">gram, debug, accompany, and transfer to other com</text>
<text top="948" left="74" width="362" height="14" font="2">puters. For example, the passage from an NVIDIA</text>
<text top="965" left="74" width="362" height="14" font="2">GPU to an AMD GPU requires replacing CUDA by</text>
<text top="385" left="457" width="355" height="14" font="2">OpenCL. Thus, it is important to use high level mod</text>
<text top="403" left="457" width="216" height="14" font="2">els and programming languages.</text>
<text top="430" left="478" width="340" height="14" font="2">Among high level programming models a special</text>
<text top="448" left="457" width="355" height="14" font="2">place is occupied by models implemented by aug</text>
<text top="466" left="457" width="362" height="14" font="2">menting programs in standard successive languages</text>
<text top="484" left="457" width="362" height="14" font="2">with specifications which control transferring these</text>
<text top="502" left="457" width="362" height="14" font="2">programs to parallel machines. These specifications,</text>
<text top="520" left="457" width="355" height="14" font="2">written as comments in FORTRAN programs or com</text>
<text top="538" left="457" width="362" height="14" font="2">piler directives (pragmas) in C and C++ programs, are</text>
<text top="556" left="457" width="355" height="14" font="2">not seen by usual compilers, which significantly facil</text>
<text top="574" left="457" width="362" height="14" font="2">itates adopting new models of parallel programming.</text>
<text top="592" left="457" width="362" height="14" font="2">Such models for clusters are HPF and DVM [2], and</text>
<text top="610" left="457" width="203" height="14" font="2">for multiprocessors, OpenMP.</text>
<text top="637" left="478" width="340" height="14" font="2">In recent years, similar models (such as HMPP [3],</text>
<text top="655" left="457" width="362" height="14" font="2">hiCUDA [4], and PGI_APM [5]) have also been</text>
<text top="673" left="457" width="362" height="14" font="2">developed for GPUs. These three models have much</text>
<text top="691" left="457" width="362" height="14" font="2">in common, which makes it possible to assert the</text>
<text top="709" left="457" width="355" height="14" font="2">emergence of a new approach to programming accel</text>
<text top="726" left="457" width="355" height="14" font="2">erators of GPU type. A common feature of these mod</text>
<text top="744" left="457" width="362" height="14" font="2">els with the DVM and OpenMP models is also that the</text>
<text top="762" left="457" width="362" height="14" font="2">programmer has full control over the mapping of data</text>
<text top="780" left="457" width="355" height="14" font="2">and computations to hardware. Thus, it is quite natu</text>
<text top="798" left="457" width="362" height="14" font="2">ral to use the suggested approach for extending DVM</text>
<text top="816" left="457" width="362" height="14" font="2">and OpenMP models in order to facilitate and speed</text>
<text top="834" left="457" width="355" height="14" font="2">up the development of programs for clusters with het</text>
<text top="852" left="457" width="124" height="14" font="2">erogeneous nodes.</text>
<text top="879" left="478" width="340" height="14" font="2">Such OpenMP extension projects have already</text>
<text top="897" left="457" width="362" height="14" font="2">appeared; some authors [6] suggest to take the HMPP</text>
<text top="915" left="457" width="362" height="14" font="2">model for the base, and other authors (Cray)—suggest</text>
<text top="933" left="457" width="191" height="14" font="2">using the PGI_APM model.</text>
<text top="960" left="478" width="300" height="14" font="2">The appearance of clusters with GPUs, such as </text>
<text top="960" left="778" width="41" height="14" font="3"><i>K 100</i></text>
<text top="978" left="457" width="355" height="14" font="2">(designed at Keldysh Institute of Applied Mathemat</text>
<text top="996" left="457" width="287" height="14" font="2">ics, Russian Academy of Sciences) and </text>
<text top="996" left="744" width="75" height="14" font="3"><i>Lomonosov</i></text>
<text top="1014" left="457" width="355" height="14" font="2">(Research Computing Center, Moscow State Univer</text>
<text top="1032" left="457" width="362" height="14" font="2">sity) sets the urgent task of extending the DVM model</text>
<text top="1050" left="457" width="362" height="14" font="2">and developing the DVMH (DVM for Heterogeneous</text>
<text top="1068" left="457" width="108" height="14" font="2">systems) model.</text>
<text top="159" left="92" width="715" height="23" font="4"><b>Extension of the DVM Parallel Programming Model for Clusters </b></text>
<text top="189" left="300" width="294" height="23" font="4"><b>with Heterogeneous Nodes</b></text>
<text top="225" left="338" width="220" height="15" font="5"><b>V. A. Bakhtin, V. A. Kryukov, </b></text>
<text top="246" left="110" width="365" height="13" font="6"><b>Corresponding Member of the Russian Academy of Sciences</b></text>
<text top="244" left="475" width="308" height="15" font="5"><b> B. N. Chetverushkin, and E. V. Shil’nikov</b></text>
<text top="266" left="297" width="299" height="11" font="7">Presented by Academician S.K. Korovin July 20, 2011</text>
<text top="302" left="387" width="119" height="11" font="7">Received July 6, 2011</text>
<text top="338" left="117" width="217" height="13" font="6"><b>DOI: </b>10.1134/S1064562411060408</text>
<text top="1023" left="74" width="359" height="13" font="8"><i>Keldysh Institute of Applied Mathematics, Russian Academy </i></text>
<text top="1039" left="74" width="317" height="13" font="8"><i>of Sciences, Miusskaya pl. 4, Moscow, 125047 Russia</i></text>
<text top="1054" left="74" width="302" height="13" font="8"><i>e mail: chetver@imamod.ru, bakhtin@keldysh.ru, </i></text>
<text top="1069" left="74" width="232" height="13" font="8"><i>krukov@keldysh.ru, shiva@imamod.ru</i></text>
<text top="93" left="394" width="104" height="15" font="5"><b>COMPUTER</b></text>
<text top="111" left="406" width="80" height="15" font="5"><b>SCIENCE</b></text>
</page>
<page number="2" position="absolute" top="0" left="0" height="1188" width="918">
	<fontspec id="9" size="14" family="Times" color="#000000"/>
	<fontspec id="10" size="11" family="Times" color="#000000"/>
	<fontspec id="11" size="11" family="Times" color="#000000"/>
<text top="53" left="74" width="22" height="13" font="1">880</text>
<text top="1106" left="465" width="174" height="11" font="7">DOKLADY MATHEMATICS</text>
<text top="1106" left="651" width="48" height="11" font="7"> Vol. 84 </text>
<text top="1106" left="712" width="42" height="11" font="7"> No. 3 </text>
<text top="1106" left="766" width="31" height="11" font="7"> 2011</text>
<text top="53" left="392" width="71" height="13" font="1">BAKHTIN</text>
<text top="52" left="463" width="4" height="14" font="2"> </text>
<text top="53" left="469" width="31" height="13" font="1">et al.</text>
<text top="323" left="101" width="314" height="14" font="2">DVMH MODEL: THE FORTRAN DVMH </text>
<text top="340" left="130" width="250" height="14" font="2">LANGUAGE AND A COMPILER</text>
<text top="364" left="96" width="340" height="14" font="2">The development of the DVMH model was based</text>
<text top="381" left="74" width="355" height="14" font="2">on the DVM model augmented by the following facil</text>
<text top="398" left="74" width="32" height="14" font="2">ities.</text>
<text top="418" left="96" width="333" height="14" font="9"><b>1. Determination of program fragments to be imple</b></text>
<text top="434" left="74" width="362" height="14" font="9"><b>mented on a particular accelerator.</b> Such fragments of</text>
<text top="451" left="74" width="362" height="14" font="2">programs (called computational regions, or simply</text>
<text top="468" left="74" width="362" height="14" font="2">regions) can be separate DVM cycles or their</text>
<text top="485" left="74" width="362" height="14" font="2">sequences. For these fragments, accelerator types and</text>
<text top="501" left="74" width="362" height="14" font="2">choice conditions for each of them can be specified. If</text>
<text top="518" left="74" width="362" height="14" font="2">there is no suitable accelerator for implementing a</text>
<text top="535" left="74" width="355" height="14" font="2">region, then this region is implemented on the univer</text>
<text top="552" left="74" width="89" height="14" font="2">sal processor.</text>
<text top="572" left="96" width="340" height="14" font="9"><b>2. Determination of data required by regions. </b>For</text>
<text top="588" left="74" width="355" height="14" font="2">each region, the required data and their form of appli</text>
<text top="605" left="74" width="281" height="14" font="2">cation (input, output, local) are specified.</text>
<text top="625" left="96" width="340" height="14" font="9"><b>3. Specification of cycle properties and rules for</b></text>
<text top="642" left="74" width="362" height="14" font="9"><b>mapping cycle coils to an accelerator.</b> For each DVM</text>
<text top="659" left="74" width="355" height="14" font="2">cycle, a thread block configuration (in the CUDA ter</text>
<text top="675" left="74" width="362" height="14" font="2">minology) can be specified. If such a configuration is</text>
<text top="692" left="74" width="362" height="14" font="2">not specified in the program, then it is determined</text>
<text top="709" left="74" width="94" height="14" font="2">automatically.</text>
<text top="729" left="96" width="333" height="14" font="9"><b>4. Controlling data transfer between the main mem</b></text>
<text top="746" left="74" width="362" height="14" font="9"><b>ory of the universal processor and the memories of</b></text>
<text top="762" left="74" width="355" height="14" font="9"><b>accelerators. </b>Data transfer is mainly performed auto</text>
<text top="779" left="74" width="362" height="14" font="2">matically in accordance with regions execution on</text>
<text top="796" left="74" width="361" height="14" font="2">accelerators and an information about the data which</text>
<text top="813" left="74" width="362" height="14" font="2">they use. For fragments of programs executed on the</text>
<text top="830" left="74" width="362" height="14" font="2">universal processor (outside computational regions),</text>
<text top="846" left="74" width="362" height="14" font="2">there are special directives for specifying what data</text>
<text top="863" left="74" width="362" height="14" font="2">from the accelerators are used and corrected by these</text>
<text top="880" left="74" width="71" height="14" font="2">fragments.</text>
<text top="900" left="96" width="340" height="14" font="2">In order to implement the DVMH model, the</text>
<text top="917" left="74" width="362" height="14" font="2">FORTRAN DVM language was augmented by new</text>
<text top="933" left="74" width="362" height="14" font="2">directives. At present, the implementation of the first</text>
<text top="950" left="74" width="362" height="14" font="2">version of a compiler for the extended language is</text>
<text top="967" left="74" width="355" height="14" font="2">being completed. The compiler translates a FOR</text>
<text top="984" left="74" width="362" height="14" font="2">TRAN DVMH program into a PGI FORTRAN</text>
<text top="1001" left="74" width="362" height="14" font="2">CUDA program with calls of functions of the DVM</text>
<text top="1017" left="74" width="362" height="14" font="2">support system (Lib DVM). In the current version of</text>
<text top="1034" left="74" width="362" height="14" font="2">the compiler, calls of user procedures/functions from</text>
<text top="1051" left="74" width="355" height="14" font="2">computational regions and processing remote refer</text>
<text top="1068" left="74" width="312" height="14" font="2">ences of REMOTE type are not implemented.</text>
<text top="323" left="533" width="210" height="14" font="2">EXPERIMENTAL RESULTS</text>
<text top="350" left="478" width="340" height="14" font="2">The existing version of the compiler has already</text>
<text top="367" left="457" width="362" height="14" font="2">made it possible to perform experiments with real life</text>
<text top="383" left="457" width="130" height="14" font="2">applications on the</text>
<text top="383" left="588" width="231" height="14" font="3"><i> K 100</i> cluster. In the FORTRAN</text>
<text top="400" left="457" width="362" height="14" font="2">DVMH language, the flow of an incompressible fluid</text>
<text top="417" left="457" width="362" height="14" font="2">or weakly compressible gas near a rectangular cavity</text>
<text top="434" left="457" width="362" height="14" font="2">was simulated; for the initial mathematical model the</text>
<text top="451" left="457" width="362" height="14" font="2">hyperbolic version of the quasi gas dynamic system</text>
<text top="467" left="457" width="362" height="14" font="2">was used. A two  and a three dimensional problem,</text>
<text top="484" left="457" width="362" height="14" font="2">the cavern problem and the container problem, were</text>
<text top="501" left="457" width="46" height="14" font="2">solved.</text>
<text top="523" left="478" width="340" height="14" font="2">The speedups achieved for the cavern problem by</text>
<text top="540" left="457" width="362" height="14" font="2">computations on an NVIDIA Fermi C2050 GPU in</text>
<text top="557" left="457" width="362" height="14" font="2">comparison with computations on an Intel Xeon</text>
<text top="574" left="457" width="361" height="14" font="2">X5670 processor for grids of various sizes are shown</text>
<text top="590" left="457" width="60" height="14" font="2">in Fig. 1.</text>
<text top="613" left="478" width="333" height="14" font="2">The influence of the grid dimension on the acceler</text>
<text top="629" left="457" width="362" height="14" font="2">ator performance is largely caused by that relatively</text>
<text top="646" left="457" width="362" height="14" font="2">small amounts of processed data do not completely</text>
<text top="663" left="457" width="362" height="14" font="2">load the hardware. Moreover, in processing arrays of</text>
<text top="680" left="457" width="362" height="14" font="2">small dimension, the universal processor wins by the</text>
<text top="697" left="457" width="362" height="14" font="2">use of caching, which does not happen for large</text>
<text top="714" left="457" width="113" height="14" font="2">amounts of data.</text>
<text top="736" left="478" width="333" height="14" font="2">Figures 2 and 3 show the speedup of the cavern pro</text>
<text top="753" left="457" width="118" height="14" font="2">gram (for a 1600 </text>
<text top="748" left="576" width="243" height="21" font="2">× 1600 computational grid) and the</text>
<text top="769" left="457" width="206" height="14" font="2">container program (for a 120 </text>
<text top="765" left="663" width="148" height="21" font="2">× 120 × 120 computa</text>
<text top="786" left="457" width="355" height="14" font="2">tional grid) depending on the number of graphics pro</text>
<text top="803" left="457" width="52" height="14" font="2">cessors.</text>
<text top="825" left="478" width="340" height="14" font="2">An analysis of the obtained results shows that the</text>
<text top="842" left="457" width="362" height="14" font="2">performance of programs in the high level DVMH</text>
<text top="859" left="457" width="362" height="14" font="2">hybrid model differs very little from that of programs</text>
<text top="876" left="457" width="362" height="14" font="2">designed by using the CUDA low level technology [7].</text>
<text top="923" left="576" width="123" height="14" font="2">CONCLUSIONS</text>
<text top="950" left="478" width="340" height="14" font="2">The HMPP, hiCUDA, and PGI_APM high level</text>
<text top="967" left="457" width="355" height="14" font="2">models for GPUs developed in recent years were stud</text>
<text top="984" left="457" width="355" height="14" font="2">ied; a new model DVMH for clusters with heteroge</text>
<text top="1001" left="457" width="362" height="14" font="2">neous nodes was suggested. Extensions of the</text>
<text top="1017" left="457" width="361" height="14" font="2">FORTRAN DVM language and of the support system</text>
<text top="1034" left="457" width="362" height="14" font="2">Lib DVM for parallel implementation of programs</text>
<text top="1051" left="457" width="362" height="14" font="2">were described. The first version of a compiler for the</text>
<text top="1068" left="457" width="295" height="14" font="2">FORTRAN DVMH language was designed.</text>
<text top="88" left="89" width="15" height="13" font="1">25</text>
<text top="209" left="97" width="7" height="13" font="1">0</text>
<text top="221" left="109" width="26" height="13" font="1">100 </text>
<text top="217" left="135" width="34" height="19" font="1">× 100</text>
<text top="112" left="89" width="15" height="13" font="1">20</text>
<text top="136" left="89" width="15" height="13" font="1">15</text>
<text top="160" left="89" width="15" height="13" font="1">10</text>
<text top="184" left="97" width="7" height="13" font="1">5</text>
<text top="235" left="170" width="26" height="13" font="1">200 </text>
<text top="231" left="196" width="34" height="19" font="1">× 200</text>
<text top="221" left="232" width="26" height="13" font="1">400 </text>
<text top="217" left="257" width="34" height="19" font="1">× 400</text>
<text top="235" left="293" width="26" height="13" font="1">800 </text>
<text top="231" left="319" width="34" height="19" font="1">× 800</text>
<text top="221" left="347" width="33" height="13" font="1">1600 </text>
<text top="217" left="380" width="41" height="19" font="1">× 1600</text>
<text top="157" left="129" width="19" height="13" font="1">8.8</text>
<text top="126" left="186" width="26" height="13" font="1">15.3</text>
<text top="108" left="248" width="26" height="13" font="1">18.9</text>
<text top="94" left="310" width="26" height="13" font="1">21.7</text>
<text top="96" left="371" width="26" height="13" font="1">21.4</text>
<text top="264" left="96" width="319" height="11" font="10"><b>Fig. 1. </b>Speedup of the cavern program on grids of various</text>
<text top="278" left="96" width="143" height="12" font="7">sizes for one<i> K 100</i> GPU.</text>
<text top="88" left="470" width="22" height="13" font="1">250</text>
<text top="203" left="484" width="7" height="13" font="1">0</text>
<text top="215" left="500" width="44" height="13" font="1">1 GPU</text>
<text top="111" left="470" width="22" height="13" font="1">200</text>
<text top="134" left="470" width="22" height="13" font="1">150</text>
<text top="157" left="470" width="22" height="13" font="1">100</text>
<text top="180" left="477" width="15" height="13" font="1">50</text>
<text top="184" left="509" width="26" height="13" font="1">21.4</text>
<text top="175" left="560" width="26" height="13" font="1">41.2</text>
<text top="166" left="612" width="26" height="13" font="1">59.9</text>
<text top="143" left="660" width="33" height="13" font="1">111.1</text>
<text top="122" left="712" width="33" height="13" font="1">157.1</text>
<text top="106" left="764" width="33" height="13" font="1">190.6</text>
<text top="215" left="551" width="255" height="13" font="1">2 GPU 3 GPU 6 GPU 9 GPU 12 GPU</text>
<text top="264" left="478" width="282" height="11" font="10"><b>Fig. 2.</b> Speedup of the on cavern program on a 1600 </text>
<text top="260" left="761" width="37" height="18" font="7">× 1600</text>
<text top="278" left="478" width="261" height="12" font="7">grid depending on the number of <i>K 100</i> GPUs.</text>
</page>
<page number="3" position="absolute" top="0" left="0" height="1188" width="918">
<text top="1106" left="95" width="174" height="11" font="7">DOKLADY MATHEMATICS</text>
<text top="1106" left="282" width="48" height="11" font="7"> Vol. 84 </text>
<text top="1106" left="343" width="42" height="11" font="7"> No. 3 </text>
<text top="1106" left="397" width="31" height="11" font="7"> 2011</text>
<text top="53" left="214" width="465" height="13" font="1">EXTENSION OF THE DVM PARALLEL PROGRAMMING MODEL</text>
<text top="53" left="797" width="22" height="13" font="1">881</text>
<text top="297" left="96" width="333" height="14" font="2">A study of characteristics of test and real life appli</text>
<text top="313" left="74" width="355" height="14" font="2">cations was performed, which confirmed the applica</text>
<text top="330" left="74" width="362" height="14" font="2">bility of the language and the efficiency of its mapping</text>
<text top="347" left="74" width="362" height="14" font="2">to clusters with heterogeneous nodes. Successfully</text>
<text top="364" left="74" width="362" height="14" font="2">applying the developed language requires convenient</text>
<text top="381" left="74" width="355" height="14" font="2">tools for functional debugging and analyzing the per</text>
<text top="398" left="74" width="300" height="14" font="2">formance of GPU program implementation.</text>
<text top="445" left="164" width="182" height="14" font="2">ACKNOWLEDGMENTS</text>
<text top="471" left="96" width="333" height="14" font="2">This work was supported by Presidium of the Rus</text>
<text top="488" left="74" width="362" height="14" font="2">sian Academy of Sciences (program nos. 14, 15, and 17)</text>
<text top="505" left="74" width="362" height="14" font="2">and by the Russian Foundation for Basic Research</text>
<text top="521" left="74" width="305" height="14" font="2">(project nos. 10 07 00211 and 11 01 00246).</text>
<text top="85" left="582" width="112" height="14" font="2">REFERENCES</text>
<text top="116" left="464" width="354" height="13" font="1">1. T. G. Mattson, R. F. van der Wijngaart, F. Rob, et al.,</text>
<text top="131" left="483" width="330" height="13" font="1">in ACM/IEEE International Conference on High Per</text>
<text top="147" left="483" width="330" height="13" font="1">formance Computing, Networking, Storage and Anal</text>
<text top="162" left="483" width="336" height="13" font="1">ysis, Washington, D.C., U.S.A., 2010 (IEEE Computer</text>
<text top="177" left="483" width="138" height="13" font="1">Soc., 2010), pp. 1–11.</text>
<text top="204" left="464" width="354" height="13" font="1">2. N. A. Konovalov, V. A. Kryukov, S. N. Mikhailov, et al.,</text>
<text top="220" left="483" width="254" height="13" font="1">Programmirovanie, No. 1, 49–54 (1995).</text>
<text top="247" left="464" width="354" height="13" font="1">3. F. Bodin and S. Bihan, Sci. Program. Software</text>
<text top="262" left="483" width="336" height="13" font="1">Develop. Multi Core Comput. Syst. <b>17</b> (4), 325–336</text>
<text top="277" left="483" width="44" height="13" font="1">(2009).</text>
<text top="304" left="464" width="244" height="13" font="1">4. T. D. Han and T. S. Abdelrahman, in </text>
<text top="304" left="708" width="111" height="13" font="8"><i>Proceedings of 2nd</i></text>
<text top="320" left="483" width="336" height="13" font="8"><i>Workshop on General Purpose Processing on Graphics</i></text>
<text top="335" left="483" width="328" height="13" font="8"><i>Processing Units</i> (ACM, New York, 2009), pp. 52–61.</text>
<text top="362" left="464" width="348" height="13" font="1">5. M. Wolfe, in <i>Proceedings of 3rd Workshop on General</i></text>
<text top="377" left="483" width="336" height="13" font="8"><i>Purpose Computation on Graphics Processing Units</i></text>
<text top="392" left="483" width="291" height="13" font="1">(ACM New York, New York, 2010), pp. 43–50.</text>
<text top="419" left="464" width="327" height="13" font="1">6. E. Ayguade, R. M. Badia, D. Cabrera, et al., in </text>
<text top="419" left="791" width="21" height="13" font="8"><i>Pro</i></text>
<text top="435" left="483" width="336" height="13" font="8"><i>ceeding of 5th International Workshop on OpenMP:</i></text>
<text top="450" left="483" width="336" height="13" font="8"><i>Evolving OpenMP in an Age of Extreme Parallelism</i></text>
<text top="465" left="483" width="281" height="13" font="1">(Springer Verlag, Berlin, 2009), pp. 154–167.</text>
<text top="492" left="464" width="348" height="13" font="1">7. A. A. Davydov, B. N. Chetverushkin, and E. V. Shil’</text>
<text top="508" left="483" width="336" height="13" font="1">nikov, Vychisl. Mat. Mat. Fiz. <b>50</b> (12), 2275–2284</text>
<text top="523" left="483" width="44" height="13" font="1">(2010).</text>
<text top="88" left="87" width="22" height="13" font="1">140</text>
<text top="192" left="101" width="7" height="13" font="1">0</text>
<text top="204" left="117" width="44" height="13" font="1">1 GPU</text>
<text top="166" left="122" width="34" height="13" font="1">21.45</text>
<text top="154" left="177" width="26" height="13" font="1">39.4</text>
<text top="146" left="225" width="33" height="13" font="1">50.16</text>
<text top="119" left="281" width="26" height="13" font="1">86.6</text>
<text top="103" left="326" width="41" height="13" font="1">109.29</text>
<text top="88" left="381" width="34" height="13" font="1">127.5</text>
<text top="204" left="168" width="255" height="13" font="1">2 GPU 3 GPU 6 GPU 9 GPU 12 GPU</text>
<text top="103" left="87" width="22" height="13" font="1">120</text>
<text top="118" left="87" width="22" height="13" font="1">100</text>
<text top="133" left="94" width="15" height="13" font="1">80</text>
<text top="148" left="94" width="15" height="13" font="1">60</text>
<text top="163" left="94" width="15" height="13" font="1">40</text>
<text top="178" left="94" width="15" height="13" font="1">20</text>
<text top="238" left="96" width="278" height="11" font="10"><b>Fig. 3.</b> Speedup of the container program on a 120 </text>
<text top="234" left="373" width="41" height="18" font="7">× 120 ×</text>
<text top="251" left="96" width="287" height="12" font="7">120 grid depending on the number of <i>K 100</i> GPUs. </text>
</page>
</pdf2xml>
