{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649194345506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649194345512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 17:32:25 2022 " "Processing started: Tue Apr 05 17:32:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649194345512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194345512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA3_256 -c SHA3_256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA3_256 -c SHA3_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194345512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649194346158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649194346158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop64-imp " "Found design unit 1: flipflop64-imp" {  } { { "flipflop64.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/flipflop64.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355210 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop64 " "Found entity 1: flipflop64" {  } { { "flipflop64.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/flipflop64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file theta_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 theta_stage-imp " "Found design unit 1: theta_stage-imp" {  } { { "theta_stage.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/theta_stage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355216 ""} { "Info" "ISGN_ENTITY_NAME" "1 theta_stage " "Found entity 1: theta_stage" {  } { { "theta_stage.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/theta_stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_stage_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file theta_stage_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 theta_stage_tb-testbench " "Found design unit 1: theta_stage_tb-testbench" {  } { { "theta_stage_tb.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/theta_stage_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355222 ""} { "Info" "ISGN_ENTITY_NAME" "1 theta_stage_tb " "Found entity 1: theta_stage_tb" {  } { { "theta_stage_tb.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/theta_stage_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rho_pi_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rho_pi_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rho_pi_stage-imp " "Found design unit 1: rho_pi_stage-imp" {  } { { "rho_pi_stage.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/rho_pi_stage.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355228 ""} { "Info" "ISGN_ENTITY_NAME" "1 rho_pi_stage " "Found entity 1: rho_pi_stage" {  } { { "rho_pi_stage.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/rho_pi_stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chi_iota_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chi_iota_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chi_iota_stage-imp " "Found design unit 1: chi_iota_stage-imp" {  } { { "chi_iota_stage.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/chi_iota_stage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355233 ""} { "Info" "ISGN_ENTITY_NAME" "1 chi_iota_stage " "Found entity 1: chi_iota_stage" {  } { { "chi_iota_stage.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/chi_iota_stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha3_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha3_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHA3_256-imp " "Found design unit 1: SHA3_256-imp" {  } { { "SHA3_256.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/SHA3_256.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355239 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHA3_256 " "Found entity 1: SHA3_256" {  } { { "SHA3_256.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/SHA3_256.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha3_256_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha3_256_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHA3_256_tb-imp " "Found design unit 1: SHA3_256_tb-imp" {  } { { "SHA3_256_tb.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/SHA3_256_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355244 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHA3_256_tb " "Found entity 1: SHA3_256_tb" {  } { { "SHA3_256_tb.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/SHA3_256_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649194355244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355244 ""}
{ "Error" "EVRFX_VHDL_FORMAL_TYPE_MISMATCH" "round_const port SHA3_256_tb.vhd(49) " "VHDL type mismatch error at SHA3_256_tb.vhd(49): type of formal parameter \"round_const\" does not match port type of value" {  } { { "SHA3_256_tb.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex_Digital_Systems/SHA3-256 VHDL Project/SHA3_256/SHA3_256_tb.vhd" 49 0 0 } }  } 0 10348 "VHDL type mismatch error at %3!s!: type of formal parameter \"%1!s!\" does not match %2!s! type of value" 0 0 "Analysis & Synthesis" 0 -1 1649194355246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649194355338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 17:32:35 2022 " "Processing ended: Tue Apr 05 17:32:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649194355338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649194355338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649194355338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355338 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649194355938 ""}
