{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 5.6000"
  ],
  "cts__clock__skew__hold": 0.2382,
  "cts__clock__skew__hold__post_repair": 0.2332,
  "cts__clock__skew__hold__pre_repair": 0.2332,
  "cts__clock__skew__setup": 0.2382,
  "cts__clock__skew__setup__post_repair": 0.2332,
  "cts__clock__skew__setup__pre_repair": 0.2332,
  "cts__design__instance__area": 182012.3125,
  "cts__design__instance__area__macros": 10379.1865,
  "cts__design__instance__area__macros__post_repair": 10379.1865,
  "cts__design__instance__area__macros__pre_repair": 10379.1865,
  "cts__design__instance__area__post_repair": 181433.4219,
  "cts__design__instance__area__pre_repair": 181433.4219,
  "cts__design__instance__area__stdcell": 171633.125,
  "cts__design__instance__area__stdcell__post_repair": 171054.2344,
  "cts__design__instance__area__stdcell__pre_repair": 171054.2344,
  "cts__design__instance__count": 24232,
  "cts__design__instance__count__hold_buffer": 74.0,
  "cts__design__instance__count__macros": 2,
  "cts__design__instance__count__macros__post_repair": 2,
  "cts__design__instance__count__macros__pre_repair": 2,
  "cts__design__instance__count__post_repair": 24153,
  "cts__design__instance__count__pre_repair": 24153,
  "cts__design__instance__count__setup_buffer": 5.0,
  "cts__design__instance__count__stdcell": 24230,
  "cts__design__instance__count__stdcell__post_repair": 24151,
  "cts__design__instance__count__stdcell__pre_repair": 24151,
  "cts__design__instance__displacement__max": 8.7855,
  "cts__design__instance__displacement__mean": 0.0105,
  "cts__design__instance__displacement__total": 264.217,
  "cts__design__instance__utilization": 0.2563,
  "cts__design__instance__utilization__post_repair": 0.2555,
  "cts__design__instance__utilization__pre_repair": 0.2555,
  "cts__design__instance__utilization__stdcell": 0.2452,
  "cts__design__instance__utilization__stdcell__post_repair": 0.2444,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.2444,
  "cts__design__io": 269,
  "cts__design__io__post_repair": 269,
  "cts__design__io__pre_repair": 269,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0141,
  "cts__power__internal__total__post_repair": 0.0141,
  "cts__power__internal__total__pre_repair": 0.0141,
  "cts__power__leakage__total": 0.0001,
  "cts__power__leakage__total__post_repair": 0.0001,
  "cts__power__leakage__total__pre_repair": 0.0001,
  "cts__power__switching__total": 0.0107,
  "cts__power__switching__total__post_repair": 0.0106,
  "cts__power__switching__total__pre_repair": 0.0106,
  "cts__power__total": 0.0249,
  "cts__power__total__post_repair": 0.0249,
  "cts__power__total__pre_repair": 0.0249,
  "cts__route__wirelength__estimated": 692964.353,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0392,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0572,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0572,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0845,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0522,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0522,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -351.26,
  "cts__timing__setup__tns__pre_repair": -351.26,
  "cts__timing__setup__ws": 0.04,
  "cts__timing__setup__ws__post_repair": -1.04,
  "cts__timing__setup__ws__pre_repair": -1.04,
  "detailedplace__cpu__total": 15.8,
  "detailedplace__design__instance__area": 180593.4219,
  "detailedplace__design__instance__area__macros": 10379.1865,
  "detailedplace__design__instance__area__stdcell": 170214.2344,
  "detailedplace__design__instance__count": 23978,
  "detailedplace__design__instance__count__macros": 2,
  "detailedplace__design__instance__count__stdcell": 23976,
  "detailedplace__design__instance__displacement__max": 12.296,
  "detailedplace__design__instance__displacement__mean": 1.6185,
  "detailedplace__design__instance__displacement__total": 38819.305,
  "detailedplace__design__instance__utilization": 0.2543,
  "detailedplace__design__instance__utilization__stdcell": 0.2432,
  "detailedplace__design__io": 269,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 484736.0,
  "detailedplace__power__internal__total": 0.0137,
  "detailedplace__power__leakage__total": 0.0001,
  "detailedplace__power__switching__total": 0.0074,
  "detailedplace__power__total": 0.0213,
  "detailedplace__route__wirelength__estimated": 685010.617,
  "detailedplace__runtime__total": "0:16.63",
  "detailedplace__timing__drv__hold_violation_count": 1,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0572,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0522,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -343.75,
  "detailedplace__timing__setup__ws": -0.94,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 8583,
  "detailedroute__route__drc_errors__iter:2": 1796,
  "detailedroute__route__drc_errors__iter:3": 1405,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 20768,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 154949,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 154949,
  "detailedroute__route__wirelength": 889149,
  "detailedroute__route__wirelength__iter:1": 893549,
  "detailedroute__route__wirelength__iter:2": 890317,
  "detailedroute__route__wirelength__iter:3": 889153,
  "detailedroute__route__wirelength__iter:4": 889149,
  "finish__clock__skew__hold": 0.1488,
  "finish__clock__skew__setup": 0.1488,
  "finish__cpu__total": 30.06,
  "finish__design__instance__area": 182012.3125,
  "finish__design__instance__area__macros": 10379.1865,
  "finish__design__instance__area__stdcell": 171633.125,
  "finish__design__instance__count": 24232,
  "finish__design__instance__count__macros": 2,
  "finish__design__instance__count__stdcell": 24230,
  "finish__design__instance__utilization": 0.2563,
  "finish__design__instance__utilization__stdcell": 0.2452,
  "finish__design__io": 269,
  "finish__mem__peak": 860512.0,
  "finish__power__internal__total": 0.0142,
  "finish__power__leakage__total": 0.0001,
  "finish__power__switching__total": 0.0079,
  "finish__power__total": 0.0222,
  "finish__runtime__total": "0:32.60",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.2423,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.275,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.96,
  "finish__timing__wns_percent_delay": 18.281909,
  "floorplan__cpu__total": 3.71,
  "floorplan__design__instance__area": 142576.9531,
  "floorplan__design__instance__area__macros": 10379.1865,
  "floorplan__design__instance__area__stdcell": 132197.7656,
  "floorplan__design__instance__count": 20010,
  "floorplan__design__instance__count__macros": 2,
  "floorplan__design__instance__count__stdcell": 20008,
  "floorplan__design__instance__utilization": 0.2007,
  "floorplan__design__instance__utilization__stdcell": 0.1889,
  "floorplan__design__io": 269,
  "floorplan__mem__peak": 378520.0,
  "floorplan__power__internal__total": 0.0138,
  "floorplan__power__leakage__total": 0.0001,
  "floorplan__power__switching__total": 0.0049,
  "floorplan__power__total": 0.0188,
  "floorplan__runtime__total": "0:04.17",
  "floorplan__timing__setup__tns": -4907.75,
  "floorplan__timing__setup__ws": -9.46,
  "globalplace__design__instance__area": 146093.4219,
  "globalplace__design__instance__area__macros": 10379.1865,
  "globalplace__design__instance__area__stdcell": 135714.2344,
  "globalplace__design__instance__count": 23673,
  "globalplace__design__instance__count__macros": 2,
  "globalplace__design__instance__count__stdcell": 23671,
  "globalplace__design__instance__utilization": 0.2057,
  "globalplace__design__instance__utilization__stdcell": 0.1939,
  "globalplace__design__io": 269,
  "globalplace__power__internal__total": 0.0143,
  "globalplace__power__leakage__total": 0.0001,
  "globalplace__power__switching__total": 0.0065,
  "globalplace__power__total": 0.0209,
  "globalplace__timing__setup__tns": -7854.48,
  "globalplace__timing__setup__ws": -13.35,
  "globalroute__clock__skew__hold": 0.222,
  "globalroute__clock__skew__setup": 0.222,
  "globalroute__design__instance__area": 182012.3125,
  "globalroute__design__instance__area__macros": 10379.1865,
  "globalroute__design__instance__area__stdcell": 171633.125,
  "globalroute__design__instance__count": 24232,
  "globalroute__design__instance__count__macros": 2,
  "globalroute__design__instance__count__stdcell": 24230,
  "globalroute__design__instance__utilization": 0.2563,
  "globalroute__design__instance__utilization__stdcell": 0.2452,
  "globalroute__design__io": 269,
  "globalroute__power__internal__total": 0.0142,
  "globalroute__power__leakage__total": 0.0001,
  "globalroute__power__switching__total": 0.0112,
  "globalroute__power__total": 0.0254,
  "globalroute__timing__clock__slack": 0.012,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0004,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0483,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 0.01,
  "placeopt__cpu__total": 22.05,
  "placeopt__design__instance__area": 180593.4219,
  "placeopt__design__instance__area__macros": 10379.1865,
  "placeopt__design__instance__area__macros__pre_opt": 10379.1865,
  "placeopt__design__instance__area__pre_opt": 146093.4219,
  "placeopt__design__instance__area__stdcell": 170214.2344,
  "placeopt__design__instance__area__stdcell__pre_opt": 135714.2344,
  "placeopt__design__instance__count": 23978,
  "placeopt__design__instance__count__macros": 2,
  "placeopt__design__instance__count__macros__pre_opt": 2,
  "placeopt__design__instance__count__pre_opt": 23673,
  "placeopt__design__instance__count__stdcell": 23976,
  "placeopt__design__instance__count__stdcell__pre_opt": 23671,
  "placeopt__design__instance__utilization": 0.2543,
  "placeopt__design__instance__utilization__pre_opt": 0.2057,
  "placeopt__design__instance__utilization__stdcell": 0.2432,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1939,
  "placeopt__design__io": 269,
  "placeopt__design__io__pre_opt": 269,
  "placeopt__mem__peak": 461520.0,
  "placeopt__power__internal__total": 0.0137,
  "placeopt__power__internal__total__pre_opt": 0.0143,
  "placeopt__power__leakage__total": 0.0001,
  "placeopt__power__leakage__total__pre_opt": 0.0001,
  "placeopt__power__switching__total": 0.0071,
  "placeopt__power__switching__total__pre_opt": 0.0065,
  "placeopt__power__total": 0.0208,
  "placeopt__power__total__pre_opt": 0.0209,
  "placeopt__runtime__total": "0:22.91",
  "placeopt__timing__drv__hold_violation_count": 1,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0158,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0424,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -328.72,
  "placeopt__timing__setup__tns__pre_opt": -7854.48,
  "placeopt__timing__setup__ws": -0.91,
  "placeopt__timing__setup__ws__pre_opt": -13.35,
  "run__flow__design": "tinyRocket",
  "run__flow__generate_date": "2022-09-29 20:21",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "22615710-3b7e-4e26-92c2-a13fa47413c3",
  "run__flow__variant": "base",
  "synth__cpu__total": 116.57,
  "synth__design__instance__area__stdcell": 150045.267,
  "synth__design__instance__count__stdcell": 22170.0,
  "synth__mem__peak": 314084.0,
  "synth__runtime__total": "1:59.65",
  "total_time": "0:03:15.960000"
}