Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 27 16:44:22 2022
| Host         : DESKTOP-0KTBA50 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_top_control_sets_placed.rpt
| Design       : keyboard_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |              28 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              54 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------------------------+--------------------------+------------------+----------------+--------------+
|           Clock Signal          |                      Enable Signal                     |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                  | convert_scancode_inst/current_counter[3]_i_1_n_0       | keyboard_ctrl_inst/rst_n |                1 |              4 |         4.00 |
|  segment_driver_inst/next_state |                                                        |                          |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                  | edge_detector_inst/E[0]                                | keyboard_ctrl_inst/rst_n |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                  |                                                        | keyboard_ctrl_inst/rst_n |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG                  | convert_scancode_inst/current_valid_scan_code_reg_0[0] | keyboard_ctrl_inst/rst_n |               11 |             32 |         2.91 |
+---------------------------------+--------------------------------------------------------+--------------------------+------------------+----------------+--------------+


