static T_1 F_1 ( T_1 V_1 , T_1 V_2 )\r\n{\r\nF_2 ( V_1 , V_2 ) ;\r\nreturn F_3 ( V_2 + 1 ) ;\r\n}\r\nstatic void F_4 ( T_1 V_3 , T_1 V_1 , T_1 V_2 )\r\n{\r\nF_2 ( V_1 , V_2 ) ;\r\nF_2 ( V_3 , V_2 + 1 ) ;\r\n}\r\nstatic void F_5 ( T_1 V_2 )\r\n{\r\nF_2 ( 0x87 , V_2 ) ;\r\nF_2 ( 0x61 , V_2 ) ;\r\nF_2 ( 0x55 , V_2 ) ;\r\nF_2 ( ( V_2 == 0x2e ) ? 0x55 : 0xaa , V_2 ) ;\r\n}\r\nstatic void F_6 ( T_1 V_2 )\r\n{\r\nF_2 ( 0x2 , V_2 ) ;\r\nF_2 ( 0x2 , V_2 + 1 ) ;\r\n}\r\nstatic void F_7 ( T_1 V_2 )\r\n{\r\nF_4 ( 0x2 , 0x7 , V_2 ) ;\r\n}\r\nstatic int F_8 ( struct V_4 * V_5 , unsigned V_6 )\r\n{\r\nT_2 V_7 ;\r\nT_1 V_8 ;\r\nV_8 = V_6 % 8 ;\r\nV_7 = ( V_6 >= 8 ) ? V_9 + 1 : V_9 ;\r\nreturn ! ! ( F_3 ( V_7 ) & ( 1 << V_8 ) ) ;\r\n}\r\nstatic int F_9 ( struct V_4 * V_5 , unsigned V_6 )\r\n{\r\nT_1 V_10 ;\r\nT_1 V_11 , V_8 ;\r\nV_8 = V_6 % 8 ;\r\nV_11 = ( V_6 >= 8 ) ? V_12 : V_13 ;\r\nF_10 ( & V_14 ) ;\r\nF_5 ( V_2 ) ;\r\nF_7 ( V_2 ) ;\r\nV_10 = F_1 ( V_11 , V_2 ) ;\r\nif ( V_10 & ( 1 << V_8 ) )\r\nF_4 ( V_10 & ~ ( 1 << V_8 ) , V_11 , V_2 ) ;\r\nF_6 ( V_2 ) ;\r\nF_11 ( & V_14 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_12 ( struct V_4 * V_5 ,\r\nunsigned V_6 , int V_15 )\r\n{\r\nT_1 V_16 , V_8 ;\r\nT_2 V_7 ;\r\nV_8 = V_6 % 8 ;\r\nV_7 = ( V_6 >= 8 ) ? V_9 + 1 : V_9 ;\r\nF_10 ( & V_14 ) ;\r\nV_16 = F_3 ( V_7 ) ;\r\nif ( V_15 )\r\nF_2 ( V_16 | ( 1 << V_8 ) , V_7 ) ;\r\nelse\r\nF_2 ( V_16 & ~ ( 1 << V_8 ) , V_7 ) ;\r\nF_11 ( & V_14 ) ;\r\n}\r\nstatic int F_13 ( struct V_4 * V_5 ,\r\nunsigned V_6 , int V_15 )\r\n{\r\nT_1 V_10 , V_11 , V_8 ;\r\nV_8 = V_6 % 8 ;\r\nV_11 = ( V_6 >= 8 ) ? V_12 : V_13 ;\r\nF_12 ( V_5 , V_6 , V_15 ) ;\r\nF_10 ( & V_14 ) ;\r\nF_5 ( V_2 ) ;\r\nF_7 ( V_2 ) ;\r\nV_10 = F_1 ( V_11 , V_2 ) ;\r\nif ( ! ( V_10 & ( 1 << V_8 ) ) )\r\nF_4 ( V_10 | ( 1 << V_8 ) , V_11 , V_2 ) ;\r\nF_6 ( V_2 ) ;\r\nF_11 ( & V_14 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_14 ( void )\r\n{\r\nint V_17 , V_18 , V_19 ;\r\nfor ( V_17 = 0 ; V_17 < F_15 ( V_20 ) ; V_17 ++ ) {\r\nF_10 ( & V_14 ) ;\r\nF_5 ( V_20 [ V_17 ] ) ;\r\nV_18 = ( F_1 ( V_21 , V_20 [ V_17 ] ) << 8 ) +\r\nF_1 ( V_22 , V_20 [ V_17 ] ) ;\r\nF_6 ( V_20 [ V_17 ] ) ;\r\nF_11 ( & V_14 ) ;\r\nif ( V_18 == V_23 ) {\r\nV_2 = V_20 [ V_17 ] ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_2 )\r\nreturn - V_24 ;\r\nF_5 ( V_2 ) ;\r\nF_7 ( V_2 ) ;\r\nV_9 = ( F_1 ( V_25 , V_2 ) << 8 ) +\r\nF_1 ( V_26 , V_2 ) ;\r\nF_6 ( V_2 ) ;\r\nif ( ! F_16 ( V_9 , V_27 , V_28 ) )\r\nreturn - V_29 ;\r\nV_30 . V_31 = - 1 ;\r\nV_30 . V_32 = 16 ;\r\nV_19 = F_17 ( & V_30 ) ;\r\nif ( V_19 < 0 )\r\ngoto V_33;\r\nreturn 0 ;\r\nV_33:\r\nF_18 ( V_9 , V_27 ) ;\r\nV_9 = 0 ;\r\nreturn V_19 ;\r\n}\r\nstatic void T_4 F_19 ( void )\r\n{\r\nif ( V_9 ) {\r\nF_20 ( & V_30 ) ;\r\nF_18 ( V_9 , V_27 ) ;\r\nV_9 = 0 ;\r\n}\r\n}
