$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 4 # q [3:0] $end
  $var wire 1 $ clk $end
  $var wire 4 % d [3:0] $end
 $upscope $end
 $scope module dff $end
  $var wire 4 & q [3:0] $end
  $var wire 1 ' clk $end
  $var wire 4 ( d [3:0] $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
1$
b0000 %
b0000 &
1'
b0000 (
#5000000
0$
0'
#10000000
1$
1'
#15000000
0$
b0001 %
0'
b0001 (
#20000000
b0001 #
1$
b0001 &
1'
#25000000
0$
b0010 %
0'
b0010 (
#30000000
b0010 #
1$
b0010 &
1'
#35000000
0$
b0011 %
0'
b0011 (
#40000000
b0011 #
1$
b0011 &
1'
#45000000
0$
b0110 %
0'
b0110 (
#50000000
b0110 #
1$
b0110 &
1'
#55000000
0$
0'
#60000000
1$
1'
#65000000
0$
b0101 %
0'
b0101 (
#70000000
b0101 #
1$
b0101 &
1'
#75000000
0$
b0111 %
0'
b0111 (
#80000000
b0111 #
1$
b0111 &
1'
#85000000
0$
b0100 %
0'
b0100 (
#90000000
b0100 #
1$
b0100 &
1'
#95000000
0$
0'
