// Seed: 3969086400
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 !=? id_2;
  assign module_0 = 1;
  assign module_1.id_12 = 0;
  always @(posedge !id_2) begin : LABEL_0
    id_1 <= id_2;
    id_1 <= #1 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output supply1 id_5
);
  supply1 id_7;
  always @(1 or(id_7)) begin : LABEL_0
    id_8.id_9.id_10(1 ^ 1, id_10 >= id_3);
    id_10 <= id_8;
  end
  wire id_11;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_7
  );
  assign id_7 = 1;
  tri0 id_12 = 1;
endmodule
