<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MSMON_PMG_SEL</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MSMON_PMG_SEL, MPAM PMG Selection Control Register</h1><p>The MSMON_PMG_SEL characteristics are:</p><h2>Purpose</h2>
        <p>Selects the PMG to configure by subsequent writes to control registers.</p>
      <h2>Configuration</h2><p>The power domain of MSMON_PMG_SEL is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when FEAT_MPAMv2_MSC is implemented and FEAT_MPAM_MSC_DOMAINS is implemented. Otherwise, direct accesses to MSMON_PMG_SEL are <span class="arm-defined-word">RES0</span>.</p>
        <p>If the MSC is implemented as shared by multiple physical address spaces, <a href="ext-msmon_pmg_sel.html">MSMON_PMG_SEL</a> is banked for each physical address space that shares the MSC.</p>

      
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MSMON_PMG_SEL is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14"><a href="#fieldset_0-31_18">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17-1">INGRESS_TL</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">PMG</a></td></tr></tbody></table><h4 id="fieldset_0-31_18">Bits [31:18]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-17_17-1">INGRESS_TL, bit [17]<span class="condition"><br/>When (MPAMF_IDR.HAS_IN_TL == 1 and MPAMF_PMG_IN_TL_IDR.DIRECT == 1) or (MPAMF_IDR.HAS_OUT_TL == 1 and MPAMF_PMG_OUT_TL_IDR.DIRECT == 1):
                        </span></h4><div class="field">
      <p>Controls if the value in <a href="ext-msmon_pmg_sel.html">MSMON_PMG_SEL</a>.PMG is used for either ingress translation configuration, or PMG-sensitive behavior and egress translation configuration.</p>
    <table class="valuetable"><tr><th>INGRESS_TL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_pmg_sel.html">MSMON_PMG_SEL</a>.PMG is used on configuration of PMG-sensitive behavior. If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_OUT_TL is 1 and <a href="ext-mpamf_pmg_out_tl_idr.html">MPAMF_PMG_OUT_TL_IDR</a>.DIRECT is 1, <a href="ext-msmon_pmg_sel.html">MSMON_PMG_SEL</a>.PMG is also used on configuration of a direct egress translation as the source PMG to be translated.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-msmon_pmg_sel.html">MSMON_PMG_SEL</a>.PMG is used on configuration of a direct ingress translation as the source PMG to be translated.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p><ul><li>Access to this field is <span class="access_level">RAZ/WI</span> if any the following are true:<ul><li>MPAMF_IDR.HAS_IN_TL == 0.</li><li>MPAMF_PMG_IN_TL_IDR.DIRECT == 0.</li></ul></li><li>
                  Otherwise,
                  
                  access to this field
                  is <span class="access_level">RW</span>.
                </li></ul></div><h4 id="fieldset_0-17_17-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-16_16">Bit [16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_0">PMG, bits [15:0]</h4><div class="field">
      <p>Selects the PMG to configure by subsequent writes to control registers.</p>
    
      <p>Reads and writes to other MSMON registers with PMG-sensitive behavior are indexed by the value of this field to access the configuration for a single PMG.</p>
    </div><h2>Accessing MSMON_PMG_SEL</h2><h4>MSMON_PMG_SEL can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>MPAM</td><td><span class="hexnumber">0x2500</span></td></tr></table><p>Accesses to this register are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
