/****************************************************************************** */
/*        Software         : TSMC MEMORY COMPILER tsn28hpm2prf_2011.06.06.110c */
/*        Technology       : TSMC 28nm CMOS LOGIC High Performance Mobile 1P10M HKMG CU_ELK 0.9V */
/*        Memory Type      : TSMC 28nm High Performance Mobile Two Port Register File */
/*                         : with d240 bit cell SVT periphery */
/*        Library Name     : ts6n28hpma256x64m4f (user specify : TS6N28HPMA256X64M4F) */
/*        Library Version  : 110c */
/*        Generated Time   : 2013/09/17, 17:42:29 */
/****************************************************************************** */
/****************************************************************************** */
/*                                                                              */
/*!!STATEMENT OF USE                                                              */
/*                                                                              */
/*This information contains confidential and proprietary information of TSMC.   */
/*No part of this information may be reproduced, transmitted, transcribed,      */
/*stored in a retrieval system, or translated into any human or computer        */
/*language, in any form or by any means, electronic, mechanical, magnetic,      */
/*optical, chemical, manual, or otherwise, without the prior written permission */
/*of TSMC. This information was prepared for informational purpose and is for   */
/*use by TSMC's customers only. TSMC reserves the right to make changes in the  */
/*information at any time and without notice.                                   */
/*                                                                              */
/****************************************************************************** */
/*#*Template Version : S_03_23301***************************************************************/
/*#**********************************************************************************************/

library(ts6n28hpma256x64m4f_ffg0p99v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2012 " ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.0000 ;
    nom_voltage         : 0.9900 ;
    voltage_map(VDD, 0.9900);
    voltage_map(VSS, 0.0);
    operating_conditions("ffg0p99v125c"){
        process     : 1 ;
        temperature : 125.0000 ;
        voltage     : 0.9900 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ffg0p99v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    default_max_transition  : 0.2550 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;

    
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }



    type (AA_7_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from  : 7 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_7_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from  : 7 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N28HPMA256X64M4F) {
    memory() {
        type            : ram ;
        address_width   : 8 ;
        word_width      : 64 ;
    }
    
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 15166.103975 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        capacitance : 0.0000;
        max_transition  : 0.255000 ;
        pin(RCT[1:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;



        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        capacitance : 0.0000;
        max_transition  : 0.255000 ;
        pin(WCT[1:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;



        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        capacitance : 0.0000;
        max_transition  : 0.255000 ;
        pin(KP[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;



        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }  
        }
    }
    
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        capacitance     : 0.0000 ;
        max_transition  : 0.255000 ;
        clock           : "true" ;
        pin_func_type   : active_rising ;
        

        timing () {
            
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            
            rise_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
        }
        
        timing() {
            
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            rise_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
        }

        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "AbeforeB" ;
            
            rise_constraint("scalar") {
                values ("0.0000" ) ;
            }
        }
        

        
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB";
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }


        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        capacitance     : 0.0000 ;
        max_transition  : 0.255000 ;

        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        
        




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_7_0 ;
        direction       : input ;
        capacitance     : 0.0000 ;
        max_transition  : 0.255000 ;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        
        pin(AA[7:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_63_0 ;
        direction       : input ;
        capacitance     : 0.0000 ;
        max_transition  : 0.255000 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        
        
        pin(D[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        capacitance     : 0.0000 ;
        max_transition  : 0.255000 ;
        clock           : "true" ;
        pin_func_type   : active_rising ;

        
        timing () {
            
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            
            rise_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
        }
        
        timing() {
            
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            rise_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
            
            fall_constraint(clktran_constraint_template) {
                values( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "BbeforeA" ;
            
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        
        

        
        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }



 
        
    }   /* pin(CLKR) */
    
    
    pin(REB) { 
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        capacitance     : 0.0000 ;
        max_transition  : 0.255000 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        
        




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_7_0 ;
        direction       : input ;
        capacitance     : 0.0000 ;
        max_transition  : 0.255000 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        
        
        pin(AB[7:0]) { 
            related_power_pin : VDD;
            related_ground_pin : VSS;




        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0000") ;
            }
            fall_power("scalar") {
                values ("0.0000") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    
    
    
    bus(Q) {
        bus_type        : Q_63_0 ;
        direction       : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "   0,    0,    0,    0,    0" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "   0,    0,    0,    0,    0" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }





        pin(Q[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD  + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
	    }
    } /* bus(Q) */
    
    
    




    

    






  leakage_power () {
    related_pg_pin : VDD;
    value : 2568.0204;
  }
}   /* cell() */

}   /* library() */

