Running: D:\COD_tools\Xilinx_ISE\Xilinx_ISE_DS\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/test_mips_isim_beh.exe -prj C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/test_mips_beh.prj work.test_mips work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/pc_32.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/pc_32.v" Line 28: Redeclaration of ansi port pc is not allowed
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/npc_32.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/mux_3_5b.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/mux_3_32b.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/mux_2_32b.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/im_1k.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/gpr.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/ext.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/dm_4k.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/ctrl.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/alu.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/mips.v" into library work
Analyzing Verilog file "C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/test_mips.v" into library work
Analyzing Verilog file "D:/COD_tools/Xilinx_ISE/Xilinx_ISE_DS/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module pc_32
Compiling module npc_32
Compiling module im_1k
Compiling module ctrl
Compiling module mux_3_5b
Compiling module mux_3_32b
Compiling module gpr
Compiling module ext
Compiling module mux_2_32b
Compiling module alu
Compiling module dm_4k
Compiling module mips
Compiling module test_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/dell/Desktop/BUAA2/PROJECT/P5-VerilogHDL-pipeline_CPU-V1/CPU_pipeline/CPU_pipeline/test_mips_isim_beh.exe
Fuse Memory Usage: 30476 KB
Fuse CPU Usage: 607 ms
