#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jan  7 09:12:23 2022
# Process ID: 8832
# Current directory: C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13272 C:\Users\75230\Desktop\func_test_v0.01_n4ddr\soc_sram_func\run_vivado\project_1\project_1.xpr
# Log file: C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/vivado.log
# Journal file: C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1\vivado.jou
# Running On: LAPTOP-5SB46T2D, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8387 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/FPGAprojects/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../func_3/func_3/obj/inst_ram.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../func_3/func_3/obj/inst_ram.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../func_3/func_3/obj/inst_ram.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../func_3/func_3/obj/inst_ram.coe'
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../func_3/func_3/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../func_3/func_3/obj/inst_ram.coe'
generate_target all [get_files  C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
launch_runs inst_ram_synth_1 -jobs 4
[Fri Jan  7 09:36:12 2022] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/mips/dp/instrD}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../func_3/func_3/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_3/func_3/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../func_3/func_3/obj/inst_ram.coe'
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/mips/instrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
run all
--------------------------------------------------------------
[   2167 ns] Error!!!
    reference: PC = 0xbfc006dc, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0xbfc006e8, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2207 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.125 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1239.125 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.180 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.008 ; gain = 0.215
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1357.605 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1357.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1357.605 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.605 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.605 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2087 ns] Error!!!
    reference: PC = 0xbfc006c8, wb_rf_wnum = 0x06, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc006c8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2127 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft/func/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/75230/Desktop/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../soft/func/obj/inst_ram.coe'
generate_target all [get_files  C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1369.934 ; gain = 7.406
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1

launch_runs inst_ram_synth_1 -jobs 4
[Fri Jan  7 10:35:38 2022] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
boost::filesystem::remove: : "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.934 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1369.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1379.176 ; gain = 9.242
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.176 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1379.465 ; gain = 0.289
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.465 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.465 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.480 ; gain = 0.016
run all
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17825 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe1c
----[  27965 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  7 11:07:04 2022...
