Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 14:02:59 2024
| Host         : DESKTOP-H8RFABU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file configurable_multiplication_control_sets_placed.rpt
| Design       : configurable_multiplication
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      7 |            4 |
|      8 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           71 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------+------------------+------------------+----------------+
|                  Clock Signal                  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------+------------------+------------------+----------------+
| ~data_valid                                    |               |                  |                1 |              1 |
| ~data_valid_0                                  |               |                  |                1 |              1 |
| ~data_valid_1                                  |               |                  |                1 |              1 |
| ~data_valid_2                                  |               |                  |                1 |              1 |
|  ALBH/acc_reg[7]_i_2__1_n_0                    |               |                  |                1 |              1 |
|  ALBL/acc_reg[7]_i_2__2_n_0                    |               |                  |                1 |              1 |
|  AHBH/acc_reg[7]_i_2_n_0                       |               |                  |                1 |              1 |
|  AHBL/acc_reg[7]_i_2__0_n_0                    |               |                  |                1 |              1 |
|  ALBH/acc_reg[6]_i_2__1_n_0                    |               |                  |                2 |              7 |
|  ALBL/acc_reg[6]_i_2__2_n_0                    |               |                  |                2 |              7 |
|  AHBH/acc_reg[6]_i_2_n_0                       |               |                  |                2 |              7 |
|  AHBL/acc_reg[6]_i_2__0_n_0                    |               |                  |                2 |              7 |
|  clk_i_IBUF_BUFG                               |               | ALBL/reset_ni    |                5 |              8 |
| ~ALBH/FSM_sequential_current_state_reg_n_0_[0] |               |                  |                8 |             17 |
|  ALBH/data_valid_reg_i_2__1_n_0                |               |                  |                6 |             17 |
|  ALBL/data_valid_reg_i_2__2_n_0                |               |                  |                8 |             17 |
| ~ALBL/FSM_sequential_current_state_reg_n_0_[0] |               |                  |                6 |             17 |
|  AHBH/data_valid_reg_i_2_n_0                   |               |                  |                6 |             17 |
| ~AHBH/FSM_sequential_current_state_reg_n_0_[0] |               |                  |                5 |             17 |
| ~AHBL/FSM_sequential_current_state_reg_n_0_[0] |               |                  |                8 |             17 |
|  AHBL/data_valid_reg_i_2__0_n_0                |               |                  |                8 |             17 |
+------------------------------------------------+---------------+------------------+------------------+----------------+


