[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Risc_build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Risc|Risc>io_out",
    "sources":[
      "~Risc|Risc>io_isWr",
      "~Risc|Risc>io_boot"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Risc|Risc>io_valid",
    "sources":[
      "~Risc|Risc>io_isWr",
      "~Risc|Risc>io_boot"
    ]
  }
]