[
  {
    "name": "dummy_cuda_gpu",
    "sm_major": 3,
    "sm_minor": 0,
    "addr_size": 64,
    "shared_mem_per_smx": 49152,
    "shared_mem_per_block": 49152,
    "allow_nc_load": false,
    "allow_l1_for_global_mem": false,
    "wrap_size": 32,
    "thread_per_smx": 2048,
    "l1_cache_size": 16384,
    "l1_cache_line": 128,
    "l2_cache_size": 393216,
    "l2_cache_line": 32,
    "load_l2_latency": 164.0,
    "load_ram_latency": 275.0,
    "shared_bank_stride": 8,
    "load_shared_latency": 24.0,
    "num_smx": 4,
    "max_block_per_smx": 16,
    "smx_clock": 0.8105,
    "thread_rates": {
      "latency": 0.8105,
      "issue": 1.621,
      "alu": 4.8629999999999995,
      "sync": 3.242,
      "mem": 0.8105,
      "l1_lines_from_l2": 0.3266707434457143,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 134.784
    },
    "smx_rates": {
      "latency": 0.8105,
      "issue": 207.488,
      "alu": 155.61599999999999,
      "sync": 103.744,
      "mem": 25.936,
      "l1_lines_from_l2": 0.3266707434457143,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 134.784
    },
    "gpu_rates": {
      "latency": 0.8105,
      "issue": 829.952,
      "alu": 622.4639999999999,
      "sync": 414.976,
      "mem": 103.744,
      "l1_lines_from_l2": 1.306682973782857,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 134.784
    },
    "add_f32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "add_f64_inst": {
      "latency": 33.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "add_i32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "add_i64_inst": {
      "latency": 14.0,
      "issue": 2.0,
      "alu": 2.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mul_f32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mul_f64_inst": {
      "latency": 33.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mul_i32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mul_i64_inst": {
      "latency": 47.0,
      "issue": 6.0,
      "alu": 6.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mul_wide_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mad_f32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mad_f64_inst": {
      "latency": 33.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mad_i32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mad_i64_inst": {
      "latency": 59.0,
      "issue": 8.0,
      "alu": 8.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "mad_wide_inst": {
      "latency": 14.0,
      "issue": 2.0,
      "alu": 2.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "div_f32_inst": {
      "latency": 544.0,
      "issue": 51.0,
      "alu": 51.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "div_f64_inst": {
      "latency": 1249.0,
      "issue": 97.0,
      "alu": 97.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "div_i32_inst": {
      "latency": 261.0,
      "issue": 26.0,
      "alu": 26.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "div_i64_inst": {
      "latency": 889.0,
      "issue": 135.0,
      "alu": 135.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "syncthread_inst": {
      "latency": 23.0,
      "issue": 1.0,
      "alu": 0.0,
      "sync": 1.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "loop_init_overhead": {
      "latency": 0.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "loop_iter_overhead": {
      "latency": 52.0,
      "issue": 3.0,
      "alu": 2.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": null,
      "l2_lines_stored": null,
      "ram_bw": 0.0
    },
    "loop_end_latency": 22.0
  },
  {
    "name": "Quadro K4000",
    "sm_major": 3,
    "sm_minor": 0,
    "addr_size": 64,
    "shared_mem_per_smx": 49152,
    "shared_mem_per_block": 49152,
    "allow_nc_load": false,
    "allow_l1_for_global_mem": false,
    "wrap_size": 32,
    "thread_per_smx": 2048,
    "l1_cache_size": 16384,
    "l1_cache_line": 128,
    "l2_cache_size": 393216,
    "l2_cache_line": 32,
    "load_l2_latency": 167.0,
    "load_ram_latency": 275.0,
    "shared_bank_stride": 8,
    "load_shared_latency": 24.0,
    "num_smx": 4,
    "max_block_per_smx": 16,
    "smx_clock": 0.8105,
    "thread_rates": {
      "latency": 0.8105,
      "issue": 1.621,
      "alu": 4.8629999999999995,
      "sync": 3.242,
      "mem": 0.8105,
      "l1_lines_from_l2": 0.32718730035484433,
      "l2_lines_read": 0.8133942139141441,
      "l2_lines_stored": 0.8100633049430036,
      "ram_bw": 134.784
    },
    "smx_rates": {
      "latency": 0.8105,
      "issue": 207.488,
      "alu": 155.61599999999999,
      "sync": 103.744,
      "mem": 25.936,
      "l1_lines_from_l2": 0.32718730035484433,
      "l2_lines_read": 0.8133942139141441,
      "l2_lines_stored": 0.8100633049430036,
      "ram_bw": 134.784
    },
    "gpu_rates": {
      "latency": 0.8105,
      "issue": 829.952,
      "alu": 622.4639999999999,
      "sync": 414.976,
      "mem": 103.744,
      "l1_lines_from_l2": 1.3087492014193773,
      "l2_lines_read": 3.2535768556565765,
      "l2_lines_stored": 3.2402532197720144,
      "ram_bw": 134.784
    },
    "add_f32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "add_f64_inst": {
      "latency": 33.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "add_i32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "add_i64_inst": {
      "latency": 14.0,
      "issue": 2.0,
      "alu": 2.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mul_f32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mul_f64_inst": {
      "latency": 33.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mul_i32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mul_i64_inst": {
      "latency": 47.0,
      "issue": 6.0,
      "alu": 6.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mul_wide_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mad_f32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mad_f64_inst": {
      "latency": 33.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mad_i32_inst": {
      "latency": 10.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mad_i64_inst": {
      "latency": 59.0,
      "issue": 8.0,
      "alu": 8.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "mad_wide_inst": {
      "latency": 14.0,
      "issue": 2.0,
      "alu": 2.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "div_f32_inst": {
      "latency": 544.0,
      "issue": 51.0,
      "alu": 51.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "div_f64_inst": {
      "latency": 1249.0,
      "issue": 97.0,
      "alu": 97.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "div_i32_inst": {
      "latency": 261.0,
      "issue": 26.0,
      "alu": 26.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "div_i64_inst": {
      "latency": 889.0,
      "issue": 135.0,
      "alu": 135.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "syncthread_inst": {
      "latency": 23.0,
      "issue": 1.0,
      "alu": 0.0,
      "sync": 1.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "loop_init_overhead": {
      "latency": 0.0,
      "issue": 1.0,
      "alu": 1.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "loop_iter_overhead": {
      "latency": 52.0,
      "issue": 3.0,
      "alu": 2.0,
      "sync": 0.0,
      "mem": 0.0,
      "l1_lines_from_l2": 0.0,
      "l2_lines_read": 0.0,
      "l2_lines_stored": 0.0,
      "ram_bw": 0.0
    },
    "loop_end_latency": 22.0
  }
]