Partition Merge report for lab2
Tue Nov 01 16:10:32 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Modified Assignments
  6. Partition Merge Rapid Recompile Table of Changed Logic Entities
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Nov 01 16:10:32 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; lab2                                            ;
; Top-level Entity Name           ; overall                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 588 / 32,070 ( 2 % )                            ;
; Total registers                 ; 766                                             ;
; Total pins                      ; 21 / 457 ( 5 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,097,152 / 4,065,280 ( 52 % )                  ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 100.00% (122 / 122)            ; 100.00% (122 / 122)           ;       ;
; sld_hub:auto_hub               ; Engaged                ; 97.18% (310 / 319)             ; 63.95% (204 / 319)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 45.28% (734 / 1621)            ; 42.13% (683 / 1621)           ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                                                                                                       ;
+------------------------------------------+----------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Modified Assignments                     ; Target               ; Previous Value                                                                           ; Current Value                                                          ;
+------------------------------------------+----------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                       ; crc[26]                                                                ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                       ; crc[29]                                                                ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                       ; crc[27]                                                                ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; --                                                                                       ; crc[19]                                                                ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; --                                                                                       ; crc[20]                                                                ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; --                                                                                       ; crc[23]                                                                ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; --                                                                                       ; crc[28]                                                                ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                       ; SLD_SEGMENT_SIZE=131072                                                ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                       ; SLD_SAMPLE_DEPTH=131072                                                ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                       ; SLD_INVERSION_MASK=0000000000000000000000000000000                     ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                       ; SLD_INVERSION_MASK_LENGTH=31                                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                       ; SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_lab2_auto_signaltap_0_1_eb63, ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                       ; SLD_ENABLE_ADVANCED_TRIGGER=1                                          ;
; SYNTHESIS_ONLY_QIP                       ;                      ; ON                                                                                       ; --                                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; crc[19]                                                                                  ; --                                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; crc[20]                                                                                  ; --                                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; crc[23]                                                                                  ; --                                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; crc[28]                                                                                  ; --                                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[26]                                                                                  ; --                                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[27]                                                                                  ; --                                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[29]                                                                                  ; --                                                                     ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000 ; --                                                                     ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_INVERSION_MASK_LENGTH=69                                                             ; --                                                                     ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_SEGMENT_SIZE=128                                                                     ; --                                                                     ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_SAMPLE_DEPTH=128                                                                     ; --                                                                     ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                     ; --                                                                     ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                            ; --                                                                     ;
+------------------------------------------+----------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                    ; Number of Changed Nodes ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                  ; 18                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0884:auto_generated                                                                                                                                                ; 276                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                    ; 228                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                              ; 107                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                ; 88                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                               ; 50                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                             ; 50                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                 ; 48                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                     ; 48                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                  ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                           ; 24                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                           ; 24                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1                                 ; 21                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                              ; 20                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                       ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0884:auto_generated|decode_tma:decode2                                                                                                                             ; 16                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                ; 12                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0884:auto_generated|mux_sib:mux3                                                                                                                                   ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                     ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1      ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1      ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1      ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1      ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1      ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1      ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1       ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_11 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_14 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_17 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_2  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_20 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_23 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_26 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_29 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_32 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_35 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_38 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_41 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_44 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_47 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_5  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mbo:auto_generated|sld_reserved_lab2_auto_signaltap_0_1_eb63:mgl_prim1|lpm_shiftreg:config_shiftreg_8  ; 3                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 84 changed logic entities


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; arrivGate            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivGate~2                         ; N/A     ;
; arrivGate            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivGate~2                         ; N/A     ;
; arrivOutsideLvl[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[0]~input            ; N/A     ;
; arrivOutsideLvl[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[0]~input            ; N/A     ;
; arrivOutsideLvl[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[1]~input            ; N/A     ;
; arrivOutsideLvl[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[1]~input            ; N/A     ;
; arrivOutsideLvl[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[2]~input            ; N/A     ;
; arrivOutsideLvl[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[2]~input            ; N/A     ;
; arrivOutsideLvl[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[3]~input            ; N/A     ;
; arrivOutsideLvl[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrivOutsideLvl[3]~input            ; N/A     ;
; clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock~input                         ; N/A     ;
; decr                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decr~input                          ; N/A     ;
; decr                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decr~input                          ; N/A     ;
; deptGate             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptGate~0                          ; N/A     ;
; deptGate             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptGate~0                          ; N/A     ;
; deptOutsideLvl[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[0]~input             ; N/A     ;
; deptOutsideLvl[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[0]~input             ; N/A     ;
; deptOutsideLvl[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[1]~input             ; N/A     ;
; deptOutsideLvl[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[1]~input             ; N/A     ;
; deptOutsideLvl[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[2]~input             ; N/A     ;
; deptOutsideLvl[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[2]~input             ; N/A     ;
; deptOutsideLvl[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[3]~input             ; N/A     ;
; deptOutsideLvl[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; deptOutsideLvl[3]~input             ; N/A     ;
; incr                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; incr~input                          ; N/A     ;
; incr                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; incr~input                          ; N/A     ;
; insideWaterLvl[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[0]           ; N/A     ;
; insideWaterLvl[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[0]           ; N/A     ;
; insideWaterLvl[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[1]           ; N/A     ;
; insideWaterLvl[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[1]           ; N/A     ;
; insideWaterLvl[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[2]           ; N/A     ;
; insideWaterLvl[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[2]           ; N/A     ;
; insideWaterLvl[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[3]           ; N/A     ;
; insideWaterLvl[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; innerWaterLvl:inner|ps[3]           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                        ;
+-----------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; Name                              ; Partition ; Type          ; Location          ; Status                                      ;
+-----------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; altera_reserved_tck               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; arrivGate                         ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- arrivGate                  ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- arrivGate~output           ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; arrivOutsideLvl[0]                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- arrivOutsideLvl[0]         ; Top       ; Input Pad     ; IOPAD_X12_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- arrivOutsideLvl[0]~input   ; Top       ; Input Buffer  ; IOIBUF_X12_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; arrivOutsideLvl[1]                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- arrivOutsideLvl[1]         ; Top       ; Input Pad     ; IOPAD_X16_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- arrivOutsideLvl[1]~input   ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; arrivOutsideLvl[2]                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- arrivOutsideLvl[2]         ; Top       ; Input Pad     ; IOPAD_X8_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- arrivOutsideLvl[2]~input   ; Top       ; Input Buffer  ; IOIBUF_X8_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; arrivOutsideLvl[3]                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- arrivOutsideLvl[3]         ; Top       ; Input Pad     ; IOPAD_X4_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- arrivOutsideLvl[3]~input   ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; clock                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- clock                      ; Top       ; Input Pad     ; IOPAD_X32_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- clock~input                ; Top       ; Input Buffer  ; IOIBUF_X32_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; decr                              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- decr                       ; Top       ; Input Pad     ; IOPAD_X36_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- decr~input                 ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; deptGate                          ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- deptGate                   ; Top       ; Output Pad    ; IOPAD_X80_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- deptGate~output            ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; deptOutsideLvl[0]                 ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- deptOutsideLvl[0]          ; Top       ; Input Pad     ; IOPAD_X2_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- deptOutsideLvl[0]~input    ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N41  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; deptOutsideLvl[1]                 ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- deptOutsideLvl[1]          ; Top       ; Input Pad     ; IOPAD_X16_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- deptOutsideLvl[1]~input    ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; deptOutsideLvl[2]                 ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- deptOutsideLvl[2]          ; Top       ; Input Pad     ; IOPAD_X4_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- deptOutsideLvl[2]~input    ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; deptOutsideLvl[3]                 ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- deptOutsideLvl[3]          ; Top       ; Input Pad     ; IOPAD_X4_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- deptOutsideLvl[3]~input    ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; fiveMinTillArrival                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- fiveMinTillArrival         ; Top       ; Input Pad     ; IOPAD_X4_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- fiveMinTillArrival~input   ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; gateCtrl                          ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- gateCtrl                   ; Top       ; Input Pad     ; IOPAD_X40_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- gateCtrl~input             ; Top       ; Input Buffer  ; IOIBUF_X40_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; incr                              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- incr                       ; Top       ; Input Pad     ; IOPAD_X36_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- incr~input                 ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; insideWaterLvl[0]                 ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- insideWaterLvl[0]          ; Top       ; Output Pad    ; IOPAD_X52_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- insideWaterLvl[0]~output   ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; insideWaterLvl[1]                 ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- insideWaterLvl[1]          ; Top       ; Output Pad    ; IOPAD_X60_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- insideWaterLvl[1]~output   ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; insideWaterLvl[2]                 ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- insideWaterLvl[2]          ; Top       ; Output Pad    ; IOPAD_X80_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- insideWaterLvl[2]~output   ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; insideWaterLvl[3]                 ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- insideWaterLvl[3]          ; Top       ; Output Pad    ; IOPAD_X60_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- insideWaterLvl[3]~output   ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; poundOccupied                     ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- poundOccupied              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- poundOccupied~output       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; reset                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- reset                      ; Top       ; Input Pad     ; IOPAD_X2_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- reset~input                ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N58  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; ~QUARTUS_CREATED_GND~0            ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
+-----------------------------------+-----------+---------------+-------------------+---------------------------------------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 549                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 526                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 178                      ;
;     -- 5 input functions                    ; 95                       ;
;     -- 4 input functions                    ; 50                       ;
;     -- <=3 input functions                  ; 201                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 766                      ;
;                                             ;                          ;
; I/O pins                                    ; 21                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2097152                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 716                      ;
; Total fan-out                               ; 13070                    ;
; Average fan-out                             ; 7.41                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 16           ; 131072       ; 16           ; 2097152 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Nov 01 16:10:19 2016
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off lab2 -c lab2 --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1408 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 1125 logic cells
    Info (21064): Implemented 256 RAM segments
Warning (20013): Ignored 1 assignments for entity "altsyncram_u484" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_u484 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1067 megabytes
    Info: Processing ended: Tue Nov 01 16:10:34 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:05


