INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado2017/My_project/my_project/my_project/my_project.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado2017/My_project/my_project/my_project/my_project.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
