[05/20 20:52:36      0s] 
[05/20 20:52:36      0s] Cadence Innovus(TM) Implementation System.
[05/20 20:52:36      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/20 20:52:36      0s] 
[05/20 20:52:36      0s] Version:	v18.12-s106_1, built Tue Dec 11 14:18:32 PST 2018
[05/20 20:52:36      0s] Options:	
[05/20 20:52:36      0s] Date:		Mon May 20 20:52:36 2019
[05/20 20:52:36      0s] Host:		vlsi1 (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU X3353 @ 2.66GHz 6144KB)
[05/20 20:52:36      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[05/20 20:52:36      0s] 
[05/20 20:52:36      0s] License:
[05/20 20:52:36      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[05/20 20:52:36      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/20 20:52:55     19s] @(#)CDS: Innovus v18.12-s106_1 (64bit) 12/11/2018 14:18 (Linux 2.6.18-194.el5)
[05/20 20:52:55     19s] @(#)CDS: NanoRoute 18.12-s106_1 NR181210-1607/18_12-UB (database version 2.30, 441.7.1) {superthreading v1.47}
[05/20 20:52:55     19s] @(#)CDS: AAE 18.12-s039 (64bit) 12/11/2018 (Linux 2.6.18-194.el5)
[05/20 20:52:55     19s] @(#)CDS: CTE 18.12-s037_1 () Dec  3 2018 09:27:36 ( )
[05/20 20:52:55     19s] @(#)CDS: SYNTECH 18.12-s015_1 () Nov 30 2018 19:16:11 ( )
[05/20 20:52:55     19s] @(#)CDS: CPE v18.12-s099
[05/20 20:52:55     19s] @(#)CDS: IQuantus/TQuantus 18.1.2-s710 (64bit) Fri Sep 21 18:13:54 PDT 2018 (Linux 2.6.18-194.el5)
[05/20 20:52:55     19s] @(#)CDS: OA 22.50-p092 Tue Jul 17 11:13:18 2018
[05/20 20:52:55     19s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/20 20:52:55     19s] @(#)CDS: RCDB 11.14
[05/20 20:52:55     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao.

[05/20 20:52:55     19s] Change the soft stacksize limit to 0.2%RAM (23 mbytes). Set global soft_stack_size_limit to change the value.
[05/20 20:52:56     19s] 
[05/20 20:52:56     19s] **INFO:  MMMC transition support version v31-84 
[05/20 20:52:56     19s] 
[05/20 20:52:56     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/20 20:52:56     19s] <CMD> suppressMessage ENCEXT-2799
[05/20 20:52:56     20s] <CMD> win
[05/20 20:57:12     44s] <CMD> save_global Default.globals
[05/20 20:57:16     44s] <CMD> set init_gnd_net VSS
[05/20 20:57:16     44s] <CMD> set init_lef_file {tsmc13_8lm.lef tsmc13_8lm_antenna.lef}
[05/20 20:57:16     44s] <CMD> set init_verilog alu_gate.v
[05/20 20:57:16     44s] <CMD> set init_mmmc_file analysis.view
[05/20 20:57:16     44s] <CMD> set init_pwr_net VDD
[05/20 20:57:16     44s] <CMD> init_design
[05/20 20:57:16     45s] #% Begin Load MMMC data ... (date=05/20 20:57:16, mem=456.3M)
[05/20 20:57:16     45s] #% End Load MMMC data ... (date=05/20 20:57:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=456.4M, current mem=456.4M)
[05/20 20:57:16     45s] 
[05/20 20:57:16     45s] Loading LEF file tsmc13_8lm.lef ...
[05/20 20:57:16     45s] Set DBUPerIGU to M2 pitch 920.
[05/20 20:57:16     45s] 
##  Check design process and node:  ##
##  Both design process and tech node are not set.

[05/20 20:57:16     45s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/20 20:57:16     45s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/20 20:57:16     45s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file tsmc13_8lm.lef at line 72505.
[05/20 20:57:16     45s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[05/20 20:57:16     45s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[05/20 20:57:16     45s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file tsmc13_8lm.lef at line 72505.
[05/20 20:57:16     45s] 
[05/20 20:57:16     45s] Loading LEF file tsmc13_8lm_antenna.lef ...
[05/20 20:57:16     45s] **WARN: (IMPLF-78):	Innovus only takes the
[05/20 20:57:16     45s] MANUFACTURINGGRID (or MINFEATURE) statement from the
[05/20 20:57:16     45s] technology LEF file (first one in the list), or a default
[05/20 20:57:16     45s] value is set. The MANUFACTURINGGRID value 0.005000 defined in the
[05/20 20:57:16     45s] LEF file tsmc13_8lm_antenna.lef is different from
[05/20 20:57:16     45s] the one in db. Make sure the data in the specified LEF file is
[05/20 20:57:16     45s] compatible with the technology LEF file.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-119' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'FILL64' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'TIELO' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'TIEHI' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY4X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY3X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'DLY1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'RFRDX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-58):	MACRO 'RFRDX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-58' for more detail.
[05/20 20:57:16     45s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/20 20:57:16     45s] To increase the message display limit, refer to the product command reference manual.
[05/20 20:57:16     45s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file tsmc13_8lm_antenna.lef at line 13342.
[05/20 20:57:16     45s] **ERROR: (IMPLF-81):	No MANUFACTURINGGRID value was given. It is set to
minimum LEF unit of 0.0005 um. If this value is not right, a MANUFACTURINGGRID
statement must be added in the technology LEF file.
**WARN: (IMPLF-61):	535 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[05/20 20:57:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/20 20:57:16     45s] Type 'man IMPLF-61' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/20 20:57:16     45s] Type 'man IMPLF-200' for more detail.
[05/20 20:57:16     45s] 
[05/20 20:57:16     45s] viaInitial starts at Mon May 20 20:57:16 2019
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[05/20 20:57:16     45s] Type 'man IMPPP-557' for more detail.
[05/20 20:57:16     45s] viaInitial ends at Mon May 20 20:57:16 2019
Loading view definition file from analysis.view
[05/20 20:57:16     45s] Reading lib_fast timing library '/vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib' ...
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:16     45s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/20 20:57:17     46s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
[05/20 20:57:17     46s] Read 527 cells in library 'fast' 
[05/20 20:57:17     46s] *** End library_loading (cpu=0.02min, real=0.02min, mem=15.5M, fe_cpu=0.77min, fe_real=4.68min, fe_mem=619.6M) ***
[05/20 20:57:17     46s] #% Begin Load netlist data ... (date=05/20 20:57:17, mem=473.9M)
[05/20 20:57:17     46s] *** Begin netlist parsing (mem=619.6M) ***
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/20 20:57:17     46s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/20 20:57:17     46s] To increase the message display limit, refer to the product command reference manual.
[05/20 20:57:17     46s] Created 527 new cells from 1 timing libraries.
[05/20 20:57:17     46s] Reading netlist ...
[05/20 20:57:17     46s] Backslashed names will retain backslash and a trailing blank character.
[05/20 20:57:17     46s] Reading verilog netlist 'alu_gate.v'
[05/20 20:57:17     46s] 
[05/20 20:57:17     46s] *** Memory Usage v#1 (Current mem = 619.625M, initial mem = 251.660M) ***
[05/20 20:57:17     46s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=619.6M) ***
[05/20 20:57:17     46s] #% End Load netlist data ... (date=05/20 20:57:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=481.2M, current mem=481.2M)
[05/20 20:57:17     46s] Top level cell is alu.
[05/20 20:57:17     46s] Hooked 527 DB cells to tlib cells.
[05/20 20:57:17     46s] Starting recursive module instantiation check.
[05/20 20:57:17     46s] No recursion found.
[05/20 20:57:17     46s] Building hierarchical netlist for Cell alu ...
[05/20 20:57:17     46s] *** Netlist is unique.
[05/20 20:57:17     46s] Setting Std. cell height to 7380 DBU (smallest netlist inst).
[05/20 20:57:17     46s] ** info: there are 536 modules.
[05/20 20:57:17     46s] ** info: there are 1323 stdCell insts.
[05/20 20:57:17     46s] 
[05/20 20:57:17     46s] *** Memory Usage v#1 (Current mem = 649.047M, initial mem = 251.660M) ***
[05/20 20:57:17     46s] Horizontal Layer M1 offset = 410 (derived)
[05/20 20:57:17     46s] Vertical Layer M2 offset = 460 (derived)
[05/20 20:57:17     46s] Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
[05/20 20:57:17     46s] Set Default Net Delay as 1000 ps.
[05/20 20:57:17     46s] Set Default Net Load as 0.5 pF. 
[05/20 20:57:17     46s] Set Default Input Pin Transition as 0.1 ps.
[05/20 20:57:17     46s] Extraction setup Started 
[05/20 20:57:17     46s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/20 20:57:17     46s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2773' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2776' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2776' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2776' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2776' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2776' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2776' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.52 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/20 20:57:17     46s] Type 'man IMPEXT-2776' for more detail.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.083 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.025 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/20 20:57:17     46s] Summary of Active RC-Corners : 
[05/20 20:57:17     46s]  
[05/20 20:57:17     46s]  Analysis View: av_func_mode_fast
[05/20 20:57:17     46s]     RC-Corner Name        : default_rc_corner
[05/20 20:57:17     46s]     RC-Corner Index       : 0
[05/20 20:57:17     46s]     RC-Corner Temperature : 25 Celsius
[05/20 20:57:17     46s]     RC-Corner Cap Table   : ''
[05/20 20:57:17     46s]     RC-Corner PreRoute Res Factor         : 1
[05/20 20:57:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[05/20 20:57:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/20 20:57:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/20 20:57:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/20 20:57:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/20 20:57:17     46s]  
[05/20 20:57:17     46s]  Analysis View: av_func_mode_slow
[05/20 20:57:17     46s]     RC-Corner Name        : default_rc_corner
[05/20 20:57:17     46s]     RC-Corner Index       : 0
[05/20 20:57:17     46s]     RC-Corner Temperature : 25 Celsius
[05/20 20:57:17     46s]     RC-Corner Cap Table   : ''
[05/20 20:57:17     46s]     RC-Corner PreRoute Res Factor         : 1
[05/20 20:57:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[05/20 20:57:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/20 20:57:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/20 20:57:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/20 20:57:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/20 20:57:17     46s]  
[05/20 20:57:17     46s]  Analysis View: av_func_mode_typical
[05/20 20:57:17     46s]     RC-Corner Name        : default_rc_corner
[05/20 20:57:17     46s]     RC-Corner Index       : 0
[05/20 20:57:17     46s]     RC-Corner Temperature : 25 Celsius
[05/20 20:57:17     46s]     RC-Corner Cap Table   : ''
[05/20 20:57:17     46s]     RC-Corner PreRoute Res Factor         : 1
[05/20 20:57:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[05/20 20:57:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/20 20:57:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/20 20:57:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/20 20:57:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/20 20:57:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/20 20:57:17     46s] Updating RC grid for preRoute extraction ...
[05/20 20:57:17     46s] Initializing multi-corner resistance tables ...
[05/20 20:57:17     46s] *Info: initialize multi-corner CTS.
[05/20 20:57:17     46s] Reading lib_slow timing library '/vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/slow.lib' ...
[05/20 20:57:18     47s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/slow.lib)
[05/20 20:57:18     47s] Read 527 cells in library 'slow' 
[05/20 20:57:18     47s] Reading lib_typical timing library '/vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/typical.lib' ...
[05/20 20:57:19     48s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/typical.lib)
[05/20 20:57:19     48s] Read 527 cells in library 'typical' 
[05/20 20:57:20     49s] Reading timing constraints file 'alu_gate.sdc' ...
[05/20 20:57:20     49s] Current (total cpu=0:00:49.1, real=0:04:44, peak res=646.4M, current mem=646.4M)
[05/20 20:57:20     49s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_gate.sdc, Line 8).
[05/20 20:57:20     49s] 
[05/20 20:57:20     49s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File alu_gate.sdc, Line 9).
[05/20 20:57:20     49s] 
[05/20 20:57:20     49s] INFO (CTE): Reading of timing constraints file alu_gate.sdc completed, with 2 WARNING
[05/20 20:57:20     49s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=665.5M, current mem=665.5M)
[05/20 20:57:20     49s] Current (total cpu=0:00:49.2, real=0:04:44, peak res=665.5M, current mem=665.5M)
[05/20 20:57:20     49s] Creating Cell Server ...(0, 1, 1, 1)
[05/20 20:57:20     49s] Summary for sequential cells identification: 
[05/20 20:57:20     49s]   Identified SBFF number: 112
[05/20 20:57:20     49s]   Identified MBFF number: 0
[05/20 20:57:20     49s]   Identified SB Latch number: 0
[05/20 20:57:20     49s]   Identified MB Latch number: 0
[05/20 20:57:20     49s]   Not identified SBFF number: 8
[05/20 20:57:20     49s]   Not identified MBFF number: 0
[05/20 20:57:20     49s]   Not identified SB Latch number: 0
[05/20 20:57:20     49s]   Not identified MB Latch number: 0
[05/20 20:57:20     49s]   Number of sequential cells which are not FFs: 34
[05/20 20:57:20     49s] Total number of combinational cells: 363
[05/20 20:57:20     49s] Total number of sequential cells: 154
[05/20 20:57:20     49s] Total number of tristate cells: 10
[05/20 20:57:20     49s] Total number of level shifter cells: 0
[05/20 20:57:20     49s] Total number of power gating cells: 0
[05/20 20:57:20     49s] Total number of isolation cells: 0
[05/20 20:57:20     49s] Total number of power switch cells: 0
[05/20 20:57:20     49s] Total number of pulse generator cells: 0
[05/20 20:57:20     49s] Total number of always on buffers: 0
[05/20 20:57:20     49s] Total number of retention cells: 0
[05/20 20:57:20     49s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/20 20:57:20     49s] Total number of usable buffers: 16
[05/20 20:57:20     49s] List of unusable buffers:
[05/20 20:57:20     49s] Total number of unusable buffers: 0
[05/20 20:57:20     49s] List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/20 20:57:20     49s] Total number of usable inverters: 22
[05/20 20:57:20     49s] List of unusable inverters:
[05/20 20:57:20     49s] Total number of unusable inverters: 0
[05/20 20:57:20     49s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/20 20:57:20     49s] Total number of identified usable delay cells: 8
[05/20 20:57:20     49s] List of identified unusable delay cells:
[05/20 20:57:20     49s] Total number of identified unusable delay cells: 0
[05/20 20:57:20     49s] Creating Cell Server, finished. 
[05/20 20:57:20     49s] 
[05/20 20:57:20     49s] Deleting Cell Server ...
[05/20 20:57:20     49s] 
[05/20 20:57:20     49s] *** Summary of all messages that are not suppressed in this session:
[05/20 20:57:20     49s] Severity  ID               Count  Summary                                  
[05/20 20:57:20     49s] WARNING   IMPLF-58           535  MACRO '%s' has been found in the databas...
[05/20 20:57:20     49s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/20 20:57:20     49s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/20 20:57:20     49s] WARNING   IMPLF-78             1  Innovus only takes the MANUFACTURINGGRID...
[05/20 20:57:20     49s] ERROR     IMPLF-81             1  No MANUFACTURINGGRID value was given. It...
[05/20 20:57:20     49s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[05/20 20:57:20     49s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/20 20:57:20     49s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/20 20:57:20     49s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/20 20:57:20     49s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/20 20:57:20     49s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[05/20 20:57:20     49s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/20 20:57:20     49s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/20 20:57:20     49s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[05/20 20:57:20     49s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/20 20:57:20     49s] *** Message Summary: 1656 warning(s), 1 error(s)
[05/20 20:57:20     49s] 
[05/20 20:57:36     50s] <CMD> getIoFlowFlag
[05/20 20:57:39     50s] <CMD> setIoFlowFlag 0
[05/20 20:57:39     50s] <CMD> floorPlan -site tsm12site -r 0.966584070796 0.700001 0.0 0.0 0.0 0.0
[05/20 20:57:39     50s] Horizontal Layer M1 offset = 410 (derived)
[05/20 20:57:39     50s] Vertical Layer M2 offset = 460 (derived)
[05/20 20:57:39     50s] Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
[05/20 20:57:39     50s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/20 20:57:39     50s] <CMD> uiSetTool select
[05/20 20:57:39     50s] <CMD> getIoFlowFlag
[05/20 20:57:39     50s] <CMD> fit
[05/20 20:57:41     50s] <CMD> setIoFlowFlag 0
[05/20 20:57:41     50s] <CMD> floorPlan -site tsm12site -r 0.91386901486 0.699103 0.0 0.0 0.0 0.0
[05/20 20:57:41     50s] Horizontal Layer M1 offset = 410 (derived)
[05/20 20:57:41     50s] Vertical Layer M2 offset = 460 (derived)
[05/20 20:57:41     50s] Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
[05/20 20:57:41     50s] <CMD> uiSetTool select
[05/20 20:57:41     50s] <CMD> getIoFlowFlag
[05/20 20:57:41     50s] <CMD> fit
[05/20 20:57:54     51s] <CMD> setIoFlowFlag 0
[05/20 20:57:54     51s] <CMD> floorPlan -site tsm12site -r 1 0.7 10 10 10 10
[05/20 20:57:54     51s] Horizontal Layer M1 offset = 410 (derived)
[05/20 20:57:54     51s] Vertical Layer M2 offset = 460 (derived)
[05/20 20:57:54     51s] Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
[05/20 20:57:54     51s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/20 20:57:54     51s] <CMD> uiSetTool select
[05/20 20:57:54     51s] <CMD> getIoFlowFlag
[05/20 20:57:54     51s] <CMD> fit
[05/20 20:58:37     54s] **ERROR: (IMPSYT-16175):	<To Global Net> field must be specified.
[05/20 20:58:51     56s] <CMD> clearGlobalNets
[05/20 20:58:51     56s] net ignore based on current view = 0
[05/20 20:58:51     56s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[05/20 20:58:51     56s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[05/20 20:58:51     56s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[05/20 20:58:51     56s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingOffset 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingThreshold 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingLayers {}
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingOffset 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingThreshold 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingLayers {}
[05/20 20:59:01     57s] <CMD> set sprCreateIeStripeWidth 10.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeStripeWidth 10.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingOffset 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingThreshold 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeRingLayers {}
[05/20 20:59:01     57s] <CMD> set sprCreateIeStripeWidth 10.0
[05/20 20:59:01     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/20 20:59:07     57s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/20 20:59:07     57s] The ring targets are set to core/block ring wires.
[05/20 20:59:07     57s] addRing command will consider rows while creating rings.
[05/20 20:59:07     57s] addRing command will disallow rings to go over rows.
[05/20 20:59:07     57s] addRing command will ignore shorts while creating rings.
[05/20 20:59:07     57s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/20 20:59:07     57s] 
[05/20 20:59:07     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 858.8M)
[05/20 20:59:07     57s] Ring generation is complete.
[05/20 20:59:07     57s] vias are now being generated.
[05/20 20:59:07     57s] addRing created 8 wires.
[05/20 20:59:07     57s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/20 20:59:07     57s] +--------+----------------+----------------+
[05/20 20:59:07     57s] |  Layer |     Created    |     Deleted    |
[05/20 20:59:07     57s] +--------+----------------+----------------+
[05/20 20:59:07     57s] | METAL1 |        4       |       NA       |
[05/20 20:59:07     57s] |  VIA12 |        8       |        0       |
[05/20 20:59:07     57s] | METAL2 |        4       |       NA       |
[05/20 20:59:07     57s] +--------+----------------+----------------+
[05/20 20:59:47     60s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/20 20:59:47     60s] <CMD> setPinAssignMode -pinEditInBatch true
[05/20 20:59:47     60s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.41 -pin clk
[05/20 20:59:48     61s] Successfully spread [1] pins.
[05/20 20:59:48     61s] editPin : finished (cpu = 0:00:01.0 real = 0:00:01.0, mem = 900.8M).
[05/20 20:59:48     61s] <CMD> setPinAssignMode -pinEditInBatch false
[05/20 21:00:07     63s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/20 21:00:07     63s] <CMD> setPinAssignMode -pinEditInBatch true
[05/20 21:00:07     63s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1 -pin {{mode[0]} {mode[1]} {mode[2]} {mode[3]}}
[05/20 21:00:07     63s] Successfully spread [4] pins.
[05/20 21:00:07     63s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
[05/20 21:00:07     63s] <CMD> setPinAssignMode -pinEditInBatch false
[05/20 21:00:29     64s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/20 21:00:29     64s] <CMD> setPinAssignMode -pinEditInBatch true
[05/20 21:00:29     64s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 1 -spreadType side -pin {{rd[0]} {rd[1]} {rd[2]} {rd[3]} {rd[4]} {rd[5]} {rd[6]} {rd[7]} {rd[8]} {rd[9]} {rd[10]} {rd[11]} {rd[12]} {rd[13]} {rd[14]} {rd[15]} {rd[16]} {rd[17]} {rd[18]} {rd[19]} {rd[20]} {rd[21]} {rd[22]} {rd[23]} {rd[24]} {rd[25]} {rd[26]} {rd[27]} {rd[28]} {rd[29]} {rd[30]} {rd[31]}}
[05/20 21:00:29     64s] Successfully spread [32] pins.
[05/20 21:00:29     64s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
[05/20 21:00:29     64s] <CMD> setPinAssignMode -pinEditInBatch false
[05/20 21:00:43     65s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/20 21:00:43     65s] <CMD> setPinAssignMode -pinEditInBatch true
[05/20 21:00:43     65s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 1 -spreadType center -spacing 0.41 -pin reset
[05/20 21:00:43     65s] Successfully spread [1] pins.
[05/20 21:00:43     65s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
[05/20 21:00:43     65s] <CMD> setPinAssignMode -pinEditInBatch false
[05/20 21:00:54     66s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/20 21:00:54     66s] <CMD> setPinAssignMode -pinEditInBatch true
[05/20 21:00:54     66s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{rs1[0]} {rs1[1]} {rs1[2]} {rs1[3]} {rs1[4]} {rs1[5]} {rs1[6]} {rs1[7]} {rs1[8]} {rs1[9]} {rs1[10]} {rs1[11]} {rs1[12]} {rs1[13]} {rs1[14]} {rs1[15]} {rs1[16]} {rs1[17]} {rs1[18]} {rs1[19]} {rs1[20]} {rs1[21]} {rs1[22]} {rs1[23]} {rs1[24]} {rs1[25]} {rs1[26]} {rs1[27]} {rs1[28]} {rs1[29]} {rs1[30]} {rs1[31]}}
[05/20 21:00:54     66s] Successfully spread [32] pins.
[05/20 21:00:54     66s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
[05/20 21:00:54     66s] <CMD> setPinAssignMode -pinEditInBatch false
[05/20 21:01:00     67s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/20 21:01:00     67s] <CMD> setPinAssignMode -pinEditInBatch true
[05/20 21:01:00     67s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{rs2[0]} {rs2[1]} {rs2[2]} {rs2[3]} {rs2[4]} {rs2[5]} {rs2[6]} {rs2[7]} {rs2[8]} {rs2[9]} {rs2[10]} {rs2[11]} {rs2[12]} {rs2[13]} {rs2[14]} {rs2[15]} {rs2[16]} {rs2[17]} {rs2[18]} {rs2[19]} {rs2[20]} {rs2[21]} {rs2[22]} {rs2[23]} {rs2[24]} {rs2[25]} {rs2[26]} {rs2[27]} {rs2[28]} {rs2[29]} {rs2[30]} {rs2[31]}}
[05/20 21:01:00     67s] Successfully spread [32] pins.
[05/20 21:01:00     67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
[05/20 21:01:00     67s] <CMD> setPinAssignMode -pinEditInBatch false
[05/20 21:01:01     67s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/20 21:01:01     67s] <CMD> setPinAssignMode -pinEditInBatch true
[05/20 21:01:01     67s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.16 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{rs2[0]} {rs2[1]} {rs2[2]} {rs2[3]} {rs2[4]} {rs2[5]} {rs2[6]} {rs2[7]} {rs2[8]} {rs2[9]} {rs2[10]} {rs2[11]} {rs2[12]} {rs2[13]} {rs2[14]} {rs2[15]} {rs2[16]} {rs2[17]} {rs2[18]} {rs2[19]} {rs2[20]} {rs2[21]} {rs2[22]} {rs2[23]} {rs2[24]} {rs2[25]} {rs2[26]} {rs2[27]} {rs2[28]} {rs2[29]} {rs2[30]} {rs2[31]}}
[05/20 21:01:01     67s] Successfully spread [32] pins.
[05/20 21:01:01     67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
[05/20 21:01:01     67s] <CMD> setPinAssignMode -pinEditInBatch false
[05/20 21:01:16     68s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/20 21:01:16     68s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL8(8) }
[05/20 21:01:16     68s] *** Begin SPECIAL ROUTE on Mon May 20 21:01:16 2019 ***
[05/20 21:01:16     68s] SPECIAL ROUTE ran on directory: /vhome/class/u3518636/vlsi-project/pnr
[05/20 21:01:16     68s] SPECIAL ROUTE ran on machine: vlsi1 (Linux 3.10.0-957.5.1.el7.x86_64 Xeon 2.67Ghz)
[05/20 21:01:16     68s] 
[05/20 21:01:16     68s] Begin option processing ...
[05/20 21:01:16     68s] srouteConnectPowerBump set to false
[05/20 21:01:16     68s] routeSelectNet set to "VDD VSS"
[05/20 21:01:16     68s] routeSpecial set to true
[05/20 21:01:16     68s] srouteBlockPin set to "useLef"
[05/20 21:01:16     68s] srouteBottomLayerLimit set to 1
[05/20 21:01:16     68s] srouteBottomTargetLayerLimit set to 1
[05/20 21:01:16     68s] srouteConnectConverterPin set to false
[05/20 21:01:16     68s] srouteCrossoverViaBottomLayer set to 1
[05/20 21:01:16     68s] srouteCrossoverViaTopLayer set to 8
[05/20 21:01:16     68s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/20 21:01:16     68s] srouteFollowCorePinEnd set to 3
[05/20 21:01:16     68s] srouteJogControl set to "preferWithChanges differentLayer"
[05/20 21:01:16     68s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/20 21:01:16     68s] sroutePadPinAllPorts set to true
[05/20 21:01:16     68s] sroutePreserveExistingRoutes set to true
[05/20 21:01:16     68s] srouteRoutePowerBarPortOnBothDir set to true
[05/20 21:01:16     68s] srouteStopBlockPin set to "nearestTarget"
[05/20 21:01:16     68s] srouteTopLayerLimit set to 8
[05/20 21:01:16     68s] srouteTopTargetLayerLimit set to 8
[05/20 21:01:16     68s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1797.00 megs.
[05/20 21:01:16     68s] 
[05/20 21:01:16     68s] Reading DB technology information...
[05/20 21:01:16     68s] Finished reading DB technology information.
[05/20 21:01:16     68s] Reading floorplan and netlist information...
[05/20 21:01:16     68s] Finished reading floorplan and netlist information.
[05/20 21:01:16     68s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/20 21:01:16     68s] Read in 535 macros, 35 used
[05/20 21:01:16     68s] Read in 35 components
[05/20 21:01:16     68s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[05/20 21:01:16     68s] Read in 102 physical pins
[05/20 21:01:16     68s]   102 physical pins: 0 unplaced, 102 placed, 0 fixed
[05/20 21:01:16     68s] Read in 102 nets
[05/20 21:01:16     68s] Read in 2 special nets, 2 routed
[05/20 21:01:16     68s] Read in 172 terminals
[05/20 21:01:16     68s] 2 nets selected.
[05/20 21:01:16     68s] 
[05/20 21:01:16     68s] Begin power routing ...
[05/20 21:01:16     68s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/20 21:01:16     68s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/20 21:01:16     68s] Type 'man IMPSR-1256' for more detail.
[05/20 21:01:16     68s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/20 21:01:16     68s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/20 21:01:16     68s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/20 21:01:16     68s] Type 'man IMPSR-1256' for more detail.
[05/20 21:01:16     68s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/20 21:01:16     68s] CPU time for FollowPin 0 seconds
[05/20 21:01:16     68s] CPU time for FollowPin 0 seconds
[05/20 21:01:16     68s]   Number of IO ports routed: 0
[05/20 21:01:16     68s]   Number of Block ports routed: 0
[05/20 21:01:16     68s]   Number of Stripe ports routed: 0
[05/20 21:01:16     68s]   Number of Core ports routed: 76
[05/20 21:01:16     68s]   Number of Pad ports routed: 0
[05/20 21:01:16     68s]   Number of Power Bump ports routed: 0
[05/20 21:01:16     68s]   Number of Followpin connections: 38
[05/20 21:01:16     68s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.
[05/20 21:01:16     68s] 
[05/20 21:01:16     68s] 
[05/20 21:01:16     68s] 
[05/20 21:01:16     68s]  Begin updating DB with routing results ...
[05/20 21:01:16     68s]  Updating DB with 102 io pins ...
[05/20 21:01:16     68s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/20 21:01:16     68s] Pin and blockage extraction finished
[05/20 21:01:16     68s] 
[05/20 21:01:16     68s] sroute created 114 wires.
[05/20 21:01:16     68s] ViaGen created 76 vias, deleted 0 via to avoid violation.
[05/20 21:01:16     68s] +--------+----------------+----------------+
[05/20 21:01:16     68s] |  Layer |     Created    |     Deleted    |
[05/20 21:01:16     68s] +--------+----------------+----------------+
[05/20 21:01:16     68s] | METAL1 |       114      |       NA       |
[05/20 21:01:16     68s] |  VIA12 |       76       |        0       |
[05/20 21:01:16     68s] +--------+----------------+----------------+
[05/20 21:01:24     69s] <CMD> setPlaceMode -fp false
[05/20 21:01:24     69s] <CMD> place_design
[05/20 21:01:24     69s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 32, percentage of missing scan cell = 0.00% (0 / 32)
[05/20 21:01:24     69s] *** Starting placeDesign default flow ***
[05/20 21:01:24     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=914.1M
[05/20 21:01:24     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=914.1M
[05/20 21:01:24     69s] *** Start deleteBufferTree ***
[05/20 21:01:25     69s] Info: Detect buffers to remove automatically.
[05/20 21:01:25     69s] Analyzing netlist ...
[05/20 21:01:25     69s] Updating netlist
[05/20 21:01:25     70s] AAE DB initialization (MEM=958.34 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/20 21:01:25     70s] siFlow : Timing analysis mode is single, using late cdB files
[05/20 21:01:25     70s] AAE_INFO: Cdb files are: 
[05/20 21:01:25     70s]  	/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.db
[05/20 21:01:25     70s] 	/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/slow.db
[05/20 21:01:25     70s] 	/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/typical.db
[05/20 21:01:25     70s]  
[05/20 21:01:25     70s] Start AAE Lib Loading. (MEM=958.34)
[05/20 21:01:25     70s] End AAE Lib Loading. (MEM=992.418 CPU=0:00:00.1 Real=0:00:00.0)
[05/20 21:01:25     70s] 
[05/20 21:01:25     70s] *summary: 334 instances (buffers/inverters) removed
[05/20 21:01:25     70s] *** Finish deleteBufferTree (0:00:00.7) ***
[05/20 21:01:25     70s] **INFO: Enable pre-place timing setting for timing analysis
[05/20 21:01:25     70s] Set Using Default Delay Limit as 101.
[05/20 21:01:25     70s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/20 21:01:25     70s] Set Default Net Delay as 0 ps.
[05/20 21:01:25     70s] Set Default Net Load as 0 pF. 
[05/20 21:01:25     70s] **INFO: Analyzing IO path groups for slack adjustment
[05/20 21:01:25     70s] Effort level <high> specified for reg2reg_tmp.7087 path_group
[05/20 21:01:25     70s] #################################################################################
[05/20 21:01:25     70s] # Design Stage: PreRoute
[05/20 21:01:25     70s] # Design Name: alu
[05/20 21:01:25     70s] # Design Mode: 90nm
[05/20 21:01:25     70s] # Analysis Mode: MMMC Non-OCV 
[05/20 21:01:25     70s] # Parasitics Mode: No SPEF/RCDB
[05/20 21:01:25     70s] # Signoff Settings: SI Off 
[05/20 21:01:25     70s] #################################################################################
[05/20 21:01:25     70s] Calculate delays in Single mode...
[05/20 21:01:25     70s] Calculate delays in Single mode...
[05/20 21:01:25     70s] Calculate delays in Single mode...
[05/20 21:01:25     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 992.4M, InitMEM = 992.4M)
[05/20 21:01:25     70s] Start delay calculation (fullDC) (1 T). (MEM=992.418)
[05/20 21:01:26     70s] End AAE Lib Interpolated Model. (MEM=1006.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:01:26     70s] First Iteration Infinite Tw... 
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'AND2X2' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'XOR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'OAI2BB1X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'OAI21XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'AOI222XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'XOR3X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'OR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'CLKINVX1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'NAND2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'MXI2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     70s] **WARN: (IMPESI-3086):	The cell 'CLKMX2X2' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'ADDFXL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'OAI221XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'AOI221XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'NOR2BX1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'AOI2BB2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'XNOR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'NOR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'AOI32X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (IMPESI-3086):	The cell 'NOR3X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/20 21:01:26     71s] **WARN: (EMS-27):	Message (IMPESI-3086) has exceeded the current message display limit of 20.
[05/20 21:01:26     71s] To increase the message display limit, refer to the product command reference manual.
[05/20 21:01:26     71s] Total number of fetched objects 1154
[05/20 21:01:26     71s] Total number of fetched objects 1154
[05/20 21:01:26     71s] Total number of fetched objects 1154
[05/20 21:01:26     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:01:26     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:01:26     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:01:26     71s] End delay calculation. (MEM=1098.14 CPU=0:00:00.6 REAL=0:00:00.0)
[05/20 21:01:26     71s] End delay calculation (fullDC). (MEM=1077.06 CPU=0:00:01.0 REAL=0:00:01.0)
[05/20 21:01:26     71s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1077.1M) ***
[05/20 21:01:26     71s] **INFO: Disable pre-place timing setting for timing analysis
[05/20 21:01:27     71s] Set Using Default Delay Limit as 1000.
[05/20 21:01:27     71s] Set Default Net Delay as 1000 ps.
[05/20 21:01:27     71s] Set Default Net Load as 0.5 pF. 
[05/20 21:01:27     71s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/20 21:01:27     71s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1064.6M
[05/20 21:01:27     71s] Deleted 0 physical inst  (cell - / prefix -).
[05/20 21:01:27     71s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:27     71s] INFO: Exclusive Group flow has been enabled by user.
[05/20 21:01:27     71s] INFO: #ExclusiveGroups=0
[05/20 21:01:27     71s] INFO: There are no Exclusive Groups.
[05/20 21:01:27     71s] *** Starting "NanoPlace(TM) placement v#16 (mem=1064.6M)" ...
[05/20 21:01:27     71s] Wait...
[05/20 21:01:34     79s] *** Build Buffered Sizing Timing Model
[05/20 21:01:34     79s] (cpu=0:00:07.8 mem=1064.6M) ***
[05/20 21:01:35     80s] *** Build Virtual Sizing Timing Model
[05/20 21:01:35     80s] (cpu=0:00:08.2 mem=1064.6M) ***
[05/20 21:01:35     80s] No user-set net weight.
[05/20 21:01:35     80s] Net fanout histogram:
[05/20 21:01:35     80s] 2		: 748 (66.7%) nets
[05/20 21:01:35     80s] 3		: 146 (13.0%) nets
[05/20 21:01:35     80s] 4     -	14	: 196 (17.5%) nets
[05/20 21:01:35     80s] 15    -	39	: 26 (2.3%) nets
[05/20 21:01:35     80s] 40    -	79	: 6 (0.5%) nets
[05/20 21:01:35     80s] 80    -	159	: 0 (0.0%) nets
[05/20 21:01:35     80s] 160   -	319	: 0 (0.0%) nets
[05/20 21:01:35     80s] 320   -	639	: 0 (0.0%) nets
[05/20 21:01:35     80s] 640   -	1279	: 0 (0.0%) nets
[05/20 21:01:35     80s] 1280  -	2559	: 0 (0.0%) nets
[05/20 21:01:35     80s] 2560  -	5119	: 0 (0.0%) nets
[05/20 21:01:35     80s] 5120+		: 0 (0.0%) nets
[05/20 21:01:35     80s] no activity file in design. spp won't run.
[05/20 21:01:35     80s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/20 21:01:35     80s] Scan chains were not defined.
[05/20 21:01:35     80s] #std cell=992 (0 fixed + 992 movable) #block=0 (0 floating + 0 preplaced)
[05/20 21:01:35     80s] #ioInst=0 #net=1122 #term=4393 #term/net=3.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[05/20 21:01:35     80s] stdCell: 992 single + 0 double + 0 multi
[05/20 21:01:35     80s] Total standard cell length = 3.1340 (mm), area = 0.0116 (mm^2)
[05/20 21:01:35     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1064.6M
[05/20 21:01:35     80s] Core basic site is tsm12site
[05/20 21:01:35     80s] Use One level site array because memory saving is not enough.
[05/20 21:01:35     80s] SiteArray: one-level site array dimensions = 37 x 308
[05/20 21:01:35     80s] SiteArray: use 45,584 bytes
[05/20 21:01:35     80s] SiteArray: current memory after site array memory allocation 1064.6M
[05/20 21:01:35     80s] SiteArray: FP blocked sites are writable
[05/20 21:01:35     80s] Estimated cell power/ground rail width = 0.577 um
[05/20 21:01:35     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/20 21:01:35     80s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.128, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF: Starting pre-place ADS at level 1, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1064.6M
[05/20 21:01:35     80s] ADSU 0.598 -> 0.612
[05/20 21:01:35     80s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1064.6M
[05/20 21:01:35     80s] Average module density = 0.612.
[05/20 21:01:35     80s] Density for the design = 0.612.
[05/20 21:01:35     80s]        = stdcell_area 6813 sites (11564 um^2) / alloc_area 11130 sites (18891 um^2).
[05/20 21:01:35     80s] Pin Density = 0.3855.
[05/20 21:01:35     80s]             = total # of pins 4393 / total area 11396.
[05/20 21:01:35     80s] OPERPROF: Starting spMPad at level 1, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:   Starting spContextMPad at level 2, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] Initial padding reaches pin density 0.583 for top
[05/20 21:01:35     80s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.013
[05/20 21:01:35     80s] InitPadU 0.612 -> 0.781 for top
[05/20 21:01:35     80s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1064.6M
[05/20 21:01:35     80s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1064.6M
[05/20 21:01:35     80s] === lastAutoLevel = 6 
[05/20 21:01:35     80s] OPERPROF: Starting spInitNetWt at level 1, MEM:1064.6M
[05/20 21:01:35     80s] 0 delay mode for cte enabled initNetWt.
[05/20 21:01:35     80s] no activity file in design. spp won't run.
[05/20 21:01:35     80s] [spp] 0
[05/20 21:01:35     80s] [adp] 0:1:1:3
[05/20 21:01:35     80s] 0 delay mode for cte disabled initNetWt.
[05/20 21:01:35     80s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.200, REAL:0.190, MEM:1075.9M
[05/20 21:01:35     80s] Clock gating cells determined by native netlist tracing.
[05/20 21:01:35     80s] no activity file in design. spp won't run.
[05/20 21:01:35     80s] no activity file in design. spp won't run.
[05/20 21:01:35     80s] Effort level <high> specified for reg2reg path_group
[05/20 21:01:35     80s] OPERPROF: Starting npMain at level 1, MEM:1078.9M
[05/20 21:01:36     80s] OPERPROF:   Starting npPlace at level 2, MEM:1086.9M
[05/20 21:01:36     80s] Iteration  1: Total net bbox = 2.096e+04 (1.38e+04 7.13e+03)
[05/20 21:01:36     80s]               Est.  stn bbox = 2.507e+04 (1.62e+04 8.83e+03)
[05/20 21:01:36     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1086.9M
[05/20 21:01:36     80s] Iteration  2: Total net bbox = 2.096e+04 (1.38e+04 7.13e+03)
[05/20 21:01:36     80s]               Est.  stn bbox = 2.507e+04 (1.62e+04 8.83e+03)
[05/20 21:01:36     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1086.9M
[05/20 21:01:36     80s] exp_mt_sequential is set from setPlaceMode option to 1
[05/20 21:01:36     80s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/20 21:01:36     80s] place_exp_mt_interval set to default 32
[05/20 21:01:36     80s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/20 21:01:36     80s] Iteration  3: Total net bbox = 1.717e+04 (1.06e+04 6.60e+03)
[05/20 21:01:36     80s]               Est.  stn bbox = 2.154e+04 (1.30e+04 8.54e+03)
[05/20 21:01:36     80s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1102.9M
[05/20 21:01:36     80s] Total number of setup views is 3.
[05/20 21:01:37     81s] Total number of active setup views is 1.
[05/20 21:01:37     81s] Active setup views:
[05/20 21:01:37     81s]     av_func_mode_typical
[05/20 21:01:37     81s] Iteration  4: Total net bbox = 3.244e+04 (1.66e+04 1.58e+04)
[05/20 21:01:37     81s]               Est.  stn bbox = 3.982e+04 (2.03e+04 1.95e+04)
[05/20 21:01:37     81s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1120.9M
[05/20 21:01:37     81s] Total number of setup views is 1.
[05/20 21:01:37     81s] Total number of active setup views is 1.
[05/20 21:01:37     81s] Active setup views:
[05/20 21:01:37     81s]     av_func_mode_typical
[05/20 21:01:38     82s] Iteration  5: Total net bbox = 3.312e+04 (1.76e+04 1.55e+04)
[05/20 21:01:38     82s]               Est.  stn bbox = 4.102e+04 (2.19e+04 1.92e+04)
[05/20 21:01:38     82s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1120.9M
[05/20 21:01:38     82s] OPERPROF:   Finished npPlace at level 2, CPU:1.600, REAL:1.619, MEM:1120.9M
[05/20 21:01:38     82s] OPERPROF: Finished npMain at level 1, CPU:1.640, REAL:2.634, MEM:1120.9M
[05/20 21:01:38     82s] OPERPROF: Starting npMain at level 1, MEM:1120.9M
[05/20 21:01:38     82s] OPERPROF:   Starting npPlace at level 2, MEM:1120.9M
[05/20 21:01:38     82s] Total number of setup views is 1.
[05/20 21:01:38     82s] Total number of active setup views is 1.
[05/20 21:01:38     82s] Active setup views:
[05/20 21:01:38     82s]     av_func_mode_typical
[05/20 21:01:38     82s] Iteration  6: Total net bbox = 3.403e+04 (1.86e+04 1.54e+04)
[05/20 21:01:38     82s]               Est.  stn bbox = 4.216e+04 (2.31e+04 1.91e+04)
[05/20 21:01:38     82s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1120.9M
[05/20 21:01:38     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.400, REAL:0.421, MEM:1120.9M
[05/20 21:01:38     82s] OPERPROF: Finished npMain at level 1, CPU:0.430, REAL:0.440, MEM:1120.9M
[05/20 21:01:38     82s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1120.9M
[05/20 21:01:38     82s] Starting Early Global Route rough congestion estimation: mem = 1120.9M
[05/20 21:01:38     82s] (I)       Reading DB...
[05/20 21:01:38     82s] (I)       Read data from FE... (mem=1121.9M)
[05/20 21:01:38     82s] (I)       Read nodes and places... (mem=1121.9M)
[05/20 21:01:38     82s] (I)       Done Read nodes and places (cpu=0.000s, mem=1121.9M)
[05/20 21:01:38     82s] (I)       Read nets... (mem=1121.9M)
[05/20 21:01:38     82s] (I)       Done Read nets (cpu=0.010s, mem=1121.9M)
[05/20 21:01:38     82s] (I)       Done Read data from FE (cpu=0.010s, mem=1121.9M)
[05/20 21:01:38     82s] (I)       before initializing RouteDB syMemory usage = 1121.9 MB
[05/20 21:01:38     82s] (I)       congestionReportName   : 
[05/20 21:01:38     82s] (I)       layerRangeFor2DCongestion : 
[05/20 21:01:38     82s] (I)       buildTerm2TermWires    : 1
[05/20 21:01:38     82s] (I)       doTrackAssignment      : 1
[05/20 21:01:38     82s] (I)       dumpBookshelfFiles     : 0
[05/20 21:01:38     82s] (I)       numThreads             : 1
[05/20 21:01:38     82s] (I)       bufferingAwareRouting  : false
[05/20 21:01:38     82s] [NR-eGR] honorMsvRouteConstraint: false
[05/20 21:01:38     82s] (I)       honorPin               : false
[05/20 21:01:38     82s] (I)       honorPinGuide          : true
[05/20 21:01:38     82s] (I)       honorPartition         : false
[05/20 21:01:38     82s] (I)       honorPartitionAllowFeedthru: false
[05/20 21:01:38     82s] (I)       allowPartitionCrossover: false
[05/20 21:01:38     82s] (I)       honorSingleEntry       : true
[05/20 21:01:38     82s] (I)       honorSingleEntryStrong : true
[05/20 21:01:38     82s] (I)       handleViaSpacingRule   : false
[05/20 21:01:38     82s] (I)       handleEolSpacingRule   : false
[05/20 21:01:38     82s] (I)       PDConstraint           : none
[05/20 21:01:38     82s] (I)       expBetterNDRHandling   : false
[05/20 21:01:38     82s] [NR-eGR] honorClockSpecNDR      : 0
[05/20 21:01:38     82s] (I)       routingEffortLevel     : 3
[05/20 21:01:38     82s] (I)       effortLevel            : standard
[05/20 21:01:38     82s] [NR-eGR] minRouteLayer          : 2
[05/20 21:01:38     82s] [NR-eGR] maxRouteLayer          : 127
[05/20 21:01:38     82s] (I)       relaxedTopLayerCeiling : 127
[05/20 21:01:38     82s] (I)       relaxedBottomLayerFloor: 2
[05/20 21:01:38     82s] (I)       numRowsPerGCell        : 3
[05/20 21:01:38     82s] (I)       speedUpLargeDesign     : 0
[05/20 21:01:38     82s] (I)       multiThreadingTA       : 1
[05/20 21:01:38     82s] (I)       optimizationMode       : false
[05/20 21:01:38     82s] (I)       routeSecondPG          : false
[05/20 21:01:38     82s] (I)       scenicRatioForLayerRelax: 0.00
[05/20 21:01:38     82s] (I)       detourLimitForLayerRelax: 0.00
[05/20 21:01:38     82s] (I)       punchThroughDistance   : 500.00
[05/20 21:01:38     82s] (I)       scenicBound            : 1.15
[05/20 21:01:38     82s] (I)       maxScenicToAvoidBlk    : 100.00
[05/20 21:01:38     82s] (I)       source-to-sink ratio   : 0.00
[05/20 21:01:38     82s] (I)       targetCongestionRatioH : 1.00
[05/20 21:01:38     82s] (I)       targetCongestionRatioV : 1.00
[05/20 21:01:38     82s] (I)       layerCongestionRatio   : 0.70
[05/20 21:01:38     82s] (I)       m1CongestionRatio      : 0.10
[05/20 21:01:38     82s] (I)       m2m3CongestionRatio    : 0.70
[05/20 21:01:38     82s] (I)       localRouteEffort       : 1.00
[05/20 21:01:38     82s] (I)       numSitesBlockedByOneVia: 8.00
[05/20 21:01:38     82s] (I)       supplyScaleFactorH     : 1.00
[05/20 21:01:38     82s] (I)       supplyScaleFactorV     : 1.00
[05/20 21:01:38     82s] (I)       highlight3DOverflowFactor: 0.00
[05/20 21:01:38     82s] (I)       routeVias              : 
[05/20 21:01:38     82s] (I)       readTROption           : true
[05/20 21:01:38     82s] (I)       extraSpacingFactor     : 1.00
[05/20 21:01:38     82s] [NR-eGR] numTracksPerClockWire  : 0
[05/20 21:01:38     82s] (I)       routeSelectedNetsOnly  : false
[05/20 21:01:38     82s] (I)       clkNetUseMaxDemand     : false
[05/20 21:01:38     82s] (I)       extraDemandForClocks   : 0
[05/20 21:01:38     82s] (I)       steinerRemoveLayers    : false
[05/20 21:01:38     82s] (I)       demoteLayerScenicScale : 1.00
[05/20 21:01:38     82s] (I)       nonpreferLayerCostScale : 100.00
[05/20 21:01:38     82s] (I)       similarTopologyRoutingFast : false
[05/20 21:01:38     82s] (I)       spanningTreeRefinement : false
[05/20 21:01:38     82s] (I)       spanningTreeRefinementAlpha : -1.00
[05/20 21:01:38     82s] (I)       starting read tracks
[05/20 21:01:38     82s] (I)       build grid graph
[05/20 21:01:38     82s] (I)       build grid graph start
[05/20 21:01:38     82s] [NR-eGR] METAL1 has no routable track
[05/20 21:01:38     82s] [NR-eGR] METAL2 has single uniform track structure
[05/20 21:01:38     82s] [NR-eGR] METAL3 has single uniform track structure
[05/20 21:01:38     82s] [NR-eGR] METAL4 has single uniform track structure
[05/20 21:01:38     82s] [NR-eGR] METAL5 has single uniform track structure
[05/20 21:01:38     82s] [NR-eGR] METAL6 has single uniform track structure
[05/20 21:01:38     82s] [NR-eGR] METAL7 has single uniform track structure
[05/20 21:01:38     82s] [NR-eGR] METAL8 has single uniform track structure
[05/20 21:01:38     82s] (I)       build grid graph end
[05/20 21:01:38     82s] (I)       numViaLayers=8
[05/20 21:01:38     82s] (I)       Reading via via1 for layer: 0 
[05/20 21:01:38     82s] (I)       Reading via via2 for layer: 1 
[05/20 21:01:38     82s] (I)       Reading via via3 for layer: 2 
[05/20 21:01:38     82s] (I)       Reading via via4 for layer: 3 
[05/20 21:01:38     82s] (I)       Reading via via5 for layer: 4 
[05/20 21:01:38     82s] (I)       Reading via via6 for layer: 5 
[05/20 21:01:38     82s] (I)       Reading via via7 for layer: 6 
[05/20 21:01:38     82s] (I)       end build via table
[05/20 21:01:38     82s] [NR-eGR] Read 88 PG shapes in 0.000 seconds
[05/20 21:01:38     82s] 
[05/20 21:01:38     82s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=88 numBumpBlks=0 numBoundaryFakeBlks=0
[05/20 21:01:38     82s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/20 21:01:38     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 21:01:38     82s] (I)       readDataFromPlaceDB
[05/20 21:01:38     82s] (I)       Read net information..
[05/20 21:01:38     82s] [NR-eGR] Read numTotalNets=1122  numIgnoredNets=0
[05/20 21:01:38     82s] (I)       Read testcase time = 0.000 seconds
[05/20 21:01:38     82s] 
[05/20 21:01:38     82s] (I)       read default dcut vias
[05/20 21:01:38     82s] (I)       Reading via via1 for layer: 0 
[05/20 21:01:38     82s] (I)       Reading via via2 for layer: 1 
[05/20 21:01:38     82s] (I)       Reading via via3 for layer: 2 
[05/20 21:01:38     82s] (I)       Reading via via4 for layer: 3 
[05/20 21:01:38     82s] (I)       Reading via via5 for layer: 4 
[05/20 21:01:38     82s] (I)       Reading via via6 for layer: 5 
[05/20 21:01:38     82s] (I)       Reading via via7 for layer: 6 
[05/20 21:01:38     82s] (I)       early_global_route_priority property id does not exist.
[05/20 21:01:38     82s] (I)       Start initializing grid graph
[05/20 21:01:38     82s] (I)       End initializing grid graph
[05/20 21:01:38     82s] (I)       Model blockages into capacity
[05/20 21:01:38     82s] (I)       Read Num Blocks=88  Num Prerouted Wires=0  Num CS=0
[05/20 21:01:38     82s] (I)       Num blockages on layer 1: 88
[05/20 21:01:38     82s] (I)       Num blockages on layer 2: 0
[05/20 21:01:38     82s] (I)       Num blockages on layer 3: 0
[05/20 21:01:38     82s] (I)       Num blockages on layer 4: 0
[05/20 21:01:38     82s] (I)       Num blockages on layer 5: 0
[05/20 21:01:38     82s] (I)       Num blockages on layer 6: 0
[05/20 21:01:38     82s] (I)       Num blockages on layer 7: 0
[05/20 21:01:38     82s] (I)       Modeling time = 0.000 seconds
[05/20 21:01:38     82s] 
[05/20 21:01:38     82s] (I)       Number of ignored nets = 0
[05/20 21:01:38     82s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/20 21:01:38     82s] (I)       Number of clock nets = 1.  Ignored: No
[05/20 21:01:38     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/20 21:01:38     82s] (I)       Number of special nets = 0.  Ignored: Yes
[05/20 21:01:38     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/20 21:01:38     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/20 21:01:38     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/20 21:01:38     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/20 21:01:38     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 21:01:38     82s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 21:01:38     82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1121.9 MB
[05/20 21:01:38     82s] (I)       Ndr track 0 does not exist
[05/20 21:01:38     82s] (I)       Layer1  viaCost=300.00
[05/20 21:01:38     82s] (I)       Layer2  viaCost=100.00
[05/20 21:01:38     82s] (I)       Layer3  viaCost=100.00
[05/20 21:01:38     82s] (I)       Layer4  viaCost=100.00
[05/20 21:01:38     82s] (I)       Layer5  viaCost=100.00
[05/20 21:01:38     82s] (I)       Layer6  viaCost=100.00
[05/20 21:01:38     82s] (I)       Layer7  viaCost=200.00
[05/20 21:01:38     82s] (I)       ---------------------Grid Graph Info--------------------
[05/20 21:01:38     82s] (I)       Routing area        : (5480, 5740) - (323840, 314060)
[05/20 21:01:38     82s] (I)       Core area           : (20240, 20500) - (303600, 293560)
[05/20 21:01:38     82s] (I)       Site width          :   920  (dbu)
[05/20 21:01:38     82s] (I)       Row height          :  7380  (dbu)
[05/20 21:01:38     82s] (I)       GCell width         : 22140  (dbu)
[05/20 21:01:38     82s] (I)       GCell height        : 22140  (dbu)
[05/20 21:01:38     82s] (I)       Grid                :    15    14     8
[05/20 21:01:38     82s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/20 21:01:38     82s] (I)       Vertical capacity   :     0 22140     0 22140     0 22140     0 22140
[05/20 21:01:38     82s] (I)       Horizontal capacity :     0     0 22140     0 22140     0 22140     0
[05/20 21:01:38     82s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/20 21:01:38     82s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/20 21:01:38     82s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/20 21:01:38     82s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/20 21:01:38     82s] (I)       First track coord   :     0   460   410   460   410   460   410  2760
[05/20 21:01:38     82s] (I)       Num tracks per GCell: 32.56 24.07 27.00 24.07 27.00 24.07 27.00  9.63
[05/20 21:01:38     82s] (I)       Total num of tracks :     0   352   383   352   383   352   383   140
[05/20 21:01:38     82s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/20 21:01:38     82s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/20 21:01:38     82s] (I)       --------------------------------------------------------
[05/20 21:01:38     82s] 
[05/20 21:01:38     82s] [NR-eGR] ============ Routing rule table ============
[05/20 21:01:38     82s] [NR-eGR] Rule id: 0  Nets: 1122 
[05/20 21:01:38     82s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/20 21:01:38     82s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/20 21:01:38     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/20 21:01:38     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/20 21:01:38     82s] [NR-eGR] ========================================
[05/20 21:01:38     82s] [NR-eGR] 
[05/20 21:01:38     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/20 21:01:38     82s] (I)       blocked tracks on layer2 : = 280 / 4928 (5.68%)
[05/20 21:01:38     82s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/20 21:01:38     82s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/20 21:01:38     82s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/20 21:01:38     82s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/20 21:01:38     82s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[05/20 21:01:38     82s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[05/20 21:01:38     82s] (I)       After initializing earlyGlobalRoute syMemory usage = 1121.9 MB
[05/20 21:01:38     82s] (I)       Loading and dumping file time : 0.01 seconds
[05/20 21:01:38     82s] (I)       ============= Initialization =============
[05/20 21:01:38     82s] (I)       numLocalWires=2812  numGlobalNetBranches=1148  numLocalNetBranches=264
[05/20 21:01:38     82s] (I)       totalPins=4393  totalGlobalPin=2729 (62.12%)
[05/20 21:01:38     82s] (I)       total 2D Cap : 33703 = (17235 H, 16468 V)
[05/20 21:01:38     82s] (I)       ============  Phase 1a Route ============
[05/20 21:01:38     82s] (I)       Phase 1a runs 0.00 seconds
[05/20 21:01:38     82s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/20 21:01:38     82s] (I)       Usage: 3326 = (1750 H, 1576 V) = (10.15% H, 9.57% V) = (1.937e+04um H, 1.745e+04um V)
[05/20 21:01:38     82s] (I)       
[05/20 21:01:38     82s] (I)       ============  Phase 1b Route ============
[05/20 21:01:38     82s] (I)       Usage: 3326 = (1750 H, 1576 V) = (10.15% H, 9.57% V) = (1.937e+04um H, 1.745e+04um V)
[05/20 21:01:38     82s] (I)       
[05/20 21:01:38     82s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/20 21:01:38     82s] 
[05/20 21:01:38     82s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/20 21:01:38     82s] Finished Early Global Route rough congestion estimation: mem = 1121.9M
[05/20 21:01:38     82s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.027, MEM:1121.9M
[05/20 21:01:38     82s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/20 21:01:38     82s] OPERPROF: Starting CDPad at level 1, MEM:1121.9M
[05/20 21:01:38     82s] CDPadU 0.781 -> 0.784
[05/20 21:01:38     82s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:1121.9M
[05/20 21:01:38     82s] OPERPROF: Starting npMain at level 1, MEM:1121.9M
[05/20 21:01:38     82s] OPERPROF:   Starting npPlace at level 2, MEM:1121.9M
[05/20 21:01:38     82s] Total number of setup views is 1.
[05/20 21:01:38     82s] Total number of active setup views is 1.
[05/20 21:01:38     82s] Active setup views:
[05/20 21:01:38     82s]     av_func_mode_typical
[05/20 21:01:38     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.007, MEM:1121.9M
[05/20 21:01:38     82s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.025, MEM:1121.9M
[05/20 21:01:38     82s] Global placement CDP skipped at cutLevel 7.
[05/20 21:01:38     82s] Iteration  7: Total net bbox = 3.400e+04 (1.85e+04 1.55e+04)
[05/20 21:01:38     82s]               Est.  stn bbox = 4.214e+04 (2.30e+04 1.92e+04)
[05/20 21:01:38     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1121.9M
[05/20 21:01:39     82s] nrCritNet: 0.00% ( 0 / 1122 ) cutoffSlk: 214748364.7ps stdDelay: 25.2ps
[05/20 21:01:39     82s] nrCritNet: 0.00% ( 0 / 1122 ) cutoffSlk: 214748364.7ps stdDelay: 25.2ps
[05/20 21:01:39     82s] Iteration  8: Total net bbox = 3.400e+04 (1.85e+04 1.55e+04)
[05/20 21:01:39     82s]               Est.  stn bbox = 4.214e+04 (2.30e+04 1.92e+04)
[05/20 21:01:39     82s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1127.4M
[05/20 21:01:39     82s] OPERPROF: Starting npMain at level 1, MEM:1127.4M
[05/20 21:01:39     82s] OPERPROF:   Starting npPlace at level 2, MEM:1127.4M
[05/20 21:01:39     83s] Total number of setup views is 1.
[05/20 21:01:39     83s] Total number of active setup views is 1.
[05/20 21:01:39     83s] Active setup views:
[05/20 21:01:39     83s]     av_func_mode_typical
[05/20 21:01:39     83s] Total number of setup views is 1.
[05/20 21:01:39     83s] Total number of active setup views is 1.
[05/20 21:01:39     83s] Active setup views:
[05/20 21:01:39     83s]     av_func_mode_typical
[05/20 21:01:40     84s] OPERPROF:   Finished npPlace at level 2, CPU:1.460, REAL:1.489, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF: Finished npMain at level 1, CPU:1.470, REAL:1.508, MEM:1127.4M
[05/20 21:01:40     84s] Iteration  9: Total net bbox = 3.477e+04 (1.89e+04 1.59e+04)
[05/20 21:01:40     84s]               Est.  stn bbox = 4.295e+04 (2.34e+04 1.95e+04)
[05/20 21:01:40     84s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1127.4M
[05/20 21:01:40     84s] [adp] clock
[05/20 21:01:40     84s] [adp] weight, nr nets, wire length
[05/20 21:01:40     84s] [adp]      0        1  184.900500
[05/20 21:01:40     84s] [adp] data
[05/20 21:01:40     84s] [adp] weight, nr nets, wire length
[05/20 21:01:40     84s] [adp]      0     1121  34587.999000
[05/20 21:01:40     84s] [adp] 0.000000|0.000000|0.000000
[05/20 21:01:40     84s] Iteration 10: Total net bbox = 3.477e+04 (1.89e+04 1.59e+04)
[05/20 21:01:40     84s]               Est.  stn bbox = 4.295e+04 (2.34e+04 1.95e+04)
[05/20 21:01:40     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.4M
[05/20 21:01:40     84s] *** cost = 3.477e+04 (1.89e+04 1.59e+04) (cpu for global=0:00:04.1) real=0:00:05.0***
[05/20 21:01:40     84s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/20 21:01:40     84s] Solver runtime cpu: 0:00:02.7 real: 0:00:02.8
[05/20 21:01:40     84s] Core Placement runtime cpu: 0:00:03.6 real: 0:00:04.0
[05/20 21:01:40     84s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/20 21:01:40     84s] Type 'man IMPSP-9025' for more detail.
[05/20 21:01:40     84s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1127.4M
[05/20 21:01:40     84s] #spOpts: mergeVia=F 
[05/20 21:01:40     84s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1127.4M
[05/20 21:01:40     84s] Core basic site is tsm12site
[05/20 21:01:40     84s] SiteArray: one-level site array dimensions = 37 x 308
[05/20 21:01:40     84s] SiteArray: use 45,584 bytes
[05/20 21:01:40     84s] SiteArray: current memory after site array memory allocation 1127.4M
[05/20 21:01:40     84s] SiteArray: FP blocked sites are writable
[05/20 21:01:40     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/20 21:01:40     84s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.031, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:       Starting CMU at level 4, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:1127.4M
[05/20 21:01:40     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1127.4MB).
[05/20 21:01:40     84s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.046, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.046, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF: Starting RefinePlace at level 1, MEM:1127.4M
[05/20 21:01:40     84s] *** Starting refinePlace (0:01:25 mem=1127.4M) ***
[05/20 21:01:40     84s] Total net bbox length = 3.477e+04 (1.892e+04 1.585e+04) (ext = 3.001e+03)
[05/20 21:01:40     84s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 21:01:40     84s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1127.4M
[05/20 21:01:40     84s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1127.4M
[05/20 21:01:40     84s] Starting refinePlace ...
[05/20 21:01:40     84s] ** Cut row section cpu time 0:00:00.0.
[05/20 21:01:40     84s]    Spread Effort: high, standalone mode, useDDP on.
[05/20 21:01:40     84s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1127.4MB) @(0:01:25 - 0:01:25).
[05/20 21:01:40     84s] Move report: preRPlace moves 992 insts, mean move: 1.08 um, max move: 3.99 um
[05/20 21:01:40     84s] 	Max move on inst (U486): (134.56, 111.66) --> (132.48, 113.57)
[05/20 21:01:40     84s] 	Length: 7 sites, height: 1 rows, site name: tsm12site, cell type: MXI2X1
[05/20 21:01:40     84s] wireLenOptFixPriorityInst 0 inst fixed
[05/20 21:01:40     84s] Placement tweakage begins.
[05/20 21:01:40     84s] wire length = 4.121e+04
[05/20 21:01:41     84s] wire length = 4.025e+04
[05/20 21:01:41     84s] Placement tweakage ends.
[05/20 21:01:41     84s] Move report: tweak moves 211 insts, mean move: 5.17 um, max move: 33.67 um
[05/20 21:01:41     84s] 	Max move on inst (rd_reg[10]): (142.60, 87.74) --> (143.06, 54.53)
[05/20 21:01:41     84s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1127.4MB) @(0:01:25 - 0:01:25).
[05/20 21:01:41     84s] 
[05/20 21:01:41     84s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/20 21:01:41     84s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 21:01:41     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1127.4MB) @(0:01:25 - 0:01:25).
[05/20 21:01:41     84s] Move report: Detail placement moves 992 insts, mean move: 2.05 um, max move: 34.37 um
[05/20 21:01:41     84s] 	Max move on inst (rd_reg[10]): (142.71, 88.55) --> (143.06, 54.53)
[05/20 21:01:41     84s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1127.4MB
[05/20 21:01:41     84s] Statistics of distance of Instance movement in refine placement:
[05/20 21:01:41     84s]   maximum (X+Y) =        34.37 um
[05/20 21:01:41     84s]   inst (rd_reg[10]) with max move: (142.708, 88.552) -> (143.06, 54.53)
[05/20 21:01:41     84s]   mean    (X+Y) =         2.05 um
[05/20 21:01:41     84s] Summary Report:
[05/20 21:01:41     84s] Instances move: 992 (out of 992 movable)
[05/20 21:01:41     84s] Instances flipped: 0
[05/20 21:01:41     84s] Mean displacement: 2.05 um
[05/20 21:01:41     84s] Max displacement: 34.37 um (Instance: rd_reg[10]) (142.708, 88.552) -> (143.06, 54.53)
[05/20 21:01:41     84s] 	Length: 19 sites, height: 1 rows, site name: tsm12site, cell type: DFFRX1
[05/20 21:01:41     84s] Total instances moved : 992
[05/20 21:01:41     84s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.260, REAL:0.266, MEM:1127.4M
[05/20 21:01:41     84s] Total net bbox length = 3.406e+04 (1.810e+04 1.595e+04) (ext = 2.981e+03)
[05/20 21:01:41     84s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1127.4MB
[05/20 21:01:41     84s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1127.4MB) @(0:01:25 - 0:01:25).
[05/20 21:01:41     84s] *** Finished refinePlace (0:01:25 mem=1127.4M) ***
[05/20 21:01:41     84s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.277, MEM:1127.4M
[05/20 21:01:41     84s] *** End of Placement (cpu=0:00:13.0, real=0:00:14.0, mem=1127.4M) ***
[05/20 21:01:41     84s] #spOpts: mergeVia=F 
[05/20 21:01:41     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1127.4M
[05/20 21:01:41     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1127.4M
[05/20 21:01:41     84s] Core basic site is tsm12site
[05/20 21:01:41     84s] SiteArray: one-level site array dimensions = 37 x 308
[05/20 21:01:41     84s] SiteArray: use 45,584 bytes
[05/20 21:01:41     84s] SiteArray: current memory after site array memory allocation 1127.4M
[05/20 21:01:41     84s] SiteArray: FP blocked sites are writable
[05/20 21:01:41     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/20 21:01:41     84s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1127.4M
[05/20 21:01:41     84s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1127.4M
[05/20 21:01:41     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1127.4M
[05/20 21:01:41     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1127.4M
[05/20 21:01:41     84s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1127.4M
[05/20 21:01:41     84s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1127.4M
[05/20 21:01:41     84s] default core: bins with density > 0.750 =  0.00 % ( 0 / 16 )
[05/20 21:01:41     84s] Density distribution unevenness ratio = 4.283%
[05/20 21:01:41     84s] *** Free Virtual Timing Model ...(mem=1127.4M)
[05/20 21:01:41     84s] **INFO: Enable pre-place timing setting for timing analysis
[05/20 21:01:41     84s] Set Using Default Delay Limit as 101.
[05/20 21:01:41     84s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/20 21:01:41     84s] Set Default Net Delay as 0 ps.
[05/20 21:01:41     84s] Set Default Net Load as 0 pF. 
[05/20 21:01:41     84s] **INFO: Analyzing IO path groups for slack adjustment
[05/20 21:01:41     85s] Effort level <high> specified for reg2reg_tmp.7087 path_group
[05/20 21:01:41     85s] #################################################################################
[05/20 21:01:41     85s] # Design Stage: PreRoute
[05/20 21:01:41     85s] # Design Name: alu
[05/20 21:01:41     85s] # Design Mode: 90nm
[05/20 21:01:41     85s] # Analysis Mode: MMMC Non-OCV 
[05/20 21:01:41     85s] # Parasitics Mode: No SPEF/RCDB
[05/20 21:01:41     85s] # Signoff Settings: SI Off 
[05/20 21:01:41     85s] #################################################################################
[05/20 21:01:41     85s] AAE_INFO: 1 threads acquired from CTE.
[05/20 21:01:41     85s] Calculate delays in Single mode...
[05/20 21:01:41     85s] Topological Sorting (REAL = 0:00:00.0, MEM = 1112.9M, InitMEM = 1112.9M)
[05/20 21:01:41     85s] Start delay calculation (fullDC) (1 T). (MEM=1112.95)
[05/20 21:01:41     85s] End AAE Lib Interpolated Model. (MEM=1127.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:01:41     85s] Total number of fetched objects 1154
[05/20 21:01:41     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:01:41     85s] End delay calculation. (MEM=1181.59 CPU=0:00:00.2 REAL=0:00:00.0)
[05/20 21:01:41     85s] End delay calculation (fullDC). (MEM=1181.59 CPU=0:00:00.4 REAL=0:00:00.0)
[05/20 21:01:41     85s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1181.6M) ***
[05/20 21:01:41     85s] **INFO: Disable pre-place timing setting for timing analysis
[05/20 21:01:41     85s] Set Using Default Delay Limit as 1000.
[05/20 21:01:41     85s] Set Default Net Delay as 1000 ps.
[05/20 21:01:41     85s] Set Default Net Load as 0.5 pF. 
[05/20 21:01:41     85s] 
[05/20 21:01:41     85s] Starting congestion repair ...
[05/20 21:01:41     85s] User Input Parameters:
[05/20 21:01:41     85s] - Congestion Driven    : On
[05/20 21:01:41     85s] - Timing Driven        : Off
[05/20 21:01:41     85s] - Area-Violation Based : On
[05/20 21:01:41     85s] - Start Rollback Level : -5
[05/20 21:01:41     85s] - Legalized            : On
[05/20 21:01:41     85s] - Window Based         : Off
[05/20 21:01:41     85s] - eDen incr mode       : Off
[05/20 21:01:41     85s] 
[05/20 21:01:41     85s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1169.1M
[05/20 21:01:41     85s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1169.1M
[05/20 21:01:41     85s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1169.1M
[05/20 21:01:41     85s] Starting Early Global Route congestion estimation: mem = 1169.1M
[05/20 21:01:41     85s] (I)       Reading DB...
[05/20 21:01:41     85s] (I)       Read data from FE... (mem=1169.1M)
[05/20 21:01:41     85s] (I)       Read nodes and places... (mem=1169.1M)
[05/20 21:01:41     85s] (I)       Done Read nodes and places (cpu=0.000s, mem=1169.1M)
[05/20 21:01:41     85s] (I)       Read nets... (mem=1169.1M)
[05/20 21:01:41     85s] (I)       Done Read nets (cpu=0.000s, mem=1169.1M)
[05/20 21:01:41     85s] (I)       Done Read data from FE (cpu=0.010s, mem=1169.1M)
[05/20 21:01:41     85s] (I)       before initializing RouteDB syMemory usage = 1169.1 MB
[05/20 21:01:41     85s] (I)       congestionReportName   : 
[05/20 21:01:41     85s] (I)       layerRangeFor2DCongestion : 
[05/20 21:01:41     85s] (I)       buildTerm2TermWires    : 1
[05/20 21:01:41     85s] (I)       doTrackAssignment      : 1
[05/20 21:01:41     85s] (I)       dumpBookshelfFiles     : 0
[05/20 21:01:41     85s] (I)       numThreads             : 1
[05/20 21:01:41     85s] (I)       bufferingAwareRouting  : false
[05/20 21:01:41     85s] [NR-eGR] honorMsvRouteConstraint: false
[05/20 21:01:41     85s] (I)       honorPin               : false
[05/20 21:01:41     85s] (I)       honorPinGuide          : true
[05/20 21:01:41     85s] (I)       honorPartition         : false
[05/20 21:01:41     85s] (I)       honorPartitionAllowFeedthru: false
[05/20 21:01:41     85s] (I)       allowPartitionCrossover: false
[05/20 21:01:41     85s] (I)       honorSingleEntry       : true
[05/20 21:01:41     85s] (I)       honorSingleEntryStrong : true
[05/20 21:01:41     85s] (I)       handleViaSpacingRule   : false
[05/20 21:01:41     85s] (I)       handleEolSpacingRule   : false
[05/20 21:01:41     85s] (I)       PDConstraint           : none
[05/20 21:01:41     85s] (I)       expBetterNDRHandling   : false
[05/20 21:01:41     85s] [NR-eGR] honorClockSpecNDR      : 0
[05/20 21:01:41     85s] (I)       routingEffortLevel     : 3
[05/20 21:01:41     85s] (I)       effortLevel            : standard
[05/20 21:01:41     85s] [NR-eGR] minRouteLayer          : 2
[05/20 21:01:41     85s] [NR-eGR] maxRouteLayer          : 127
[05/20 21:01:41     85s] (I)       relaxedTopLayerCeiling : 127
[05/20 21:01:41     85s] (I)       relaxedBottomLayerFloor: 2
[05/20 21:01:41     85s] (I)       numRowsPerGCell        : 1
[05/20 21:01:41     85s] (I)       speedUpLargeDesign     : 0
[05/20 21:01:41     85s] (I)       multiThreadingTA       : 1
[05/20 21:01:41     85s] (I)       optimizationMode       : false
[05/20 21:01:41     85s] (I)       routeSecondPG          : false
[05/20 21:01:41     85s] (I)       scenicRatioForLayerRelax: 0.00
[05/20 21:01:41     85s] (I)       detourLimitForLayerRelax: 0.00
[05/20 21:01:41     85s] (I)       punchThroughDistance   : 500.00
[05/20 21:01:41     85s] (I)       scenicBound            : 1.15
[05/20 21:01:41     85s] (I)       maxScenicToAvoidBlk    : 100.00
[05/20 21:01:41     85s] (I)       source-to-sink ratio   : 0.00
[05/20 21:01:41     85s] (I)       targetCongestionRatioH : 1.00
[05/20 21:01:41     85s] (I)       targetCongestionRatioV : 1.00
[05/20 21:01:41     85s] (I)       layerCongestionRatio   : 0.70
[05/20 21:01:41     85s] (I)       m1CongestionRatio      : 0.10
[05/20 21:01:41     85s] (I)       m2m3CongestionRatio    : 0.70
[05/20 21:01:41     85s] (I)       localRouteEffort       : 1.00
[05/20 21:01:41     85s] (I)       numSitesBlockedByOneVia: 8.00
[05/20 21:01:41     85s] (I)       supplyScaleFactorH     : 1.00
[05/20 21:01:41     85s] (I)       supplyScaleFactorV     : 1.00
[05/20 21:01:41     85s] (I)       highlight3DOverflowFactor: 0.00
[05/20 21:01:41     85s] (I)       routeVias              : 
[05/20 21:01:41     85s] (I)       readTROption           : true
[05/20 21:01:41     85s] (I)       extraSpacingFactor     : 1.00
[05/20 21:01:41     85s] [NR-eGR] numTracksPerClockWire  : 0
[05/20 21:01:41     85s] (I)       routeSelectedNetsOnly  : false
[05/20 21:01:41     85s] (I)       clkNetUseMaxDemand     : false
[05/20 21:01:41     85s] (I)       extraDemandForClocks   : 0
[05/20 21:01:41     85s] (I)       steinerRemoveLayers    : false
[05/20 21:01:41     85s] (I)       demoteLayerScenicScale : 1.00
[05/20 21:01:41     85s] (I)       nonpreferLayerCostScale : 100.00
[05/20 21:01:41     85s] (I)       similarTopologyRoutingFast : false
[05/20 21:01:41     85s] (I)       spanningTreeRefinement : false
[05/20 21:01:41     85s] (I)       spanningTreeRefinementAlpha : -1.00
[05/20 21:01:41     85s] (I)       starting read tracks
[05/20 21:01:41     85s] (I)       build grid graph
[05/20 21:01:41     85s] (I)       build grid graph start
[05/20 21:01:41     85s] [NR-eGR] METAL1 has no routable track
[05/20 21:01:41     85s] [NR-eGR] METAL2 has single uniform track structure
[05/20 21:01:41     85s] [NR-eGR] METAL3 has single uniform track structure
[05/20 21:01:41     85s] [NR-eGR] METAL4 has single uniform track structure
[05/20 21:01:41     85s] [NR-eGR] METAL5 has single uniform track structure
[05/20 21:01:41     85s] [NR-eGR] METAL6 has single uniform track structure
[05/20 21:01:41     85s] [NR-eGR] METAL7 has single uniform track structure
[05/20 21:01:41     85s] [NR-eGR] METAL8 has single uniform track structure
[05/20 21:01:41     85s] (I)       build grid graph end
[05/20 21:01:41     85s] (I)       numViaLayers=8
[05/20 21:01:41     85s] (I)       Reading via via1 for layer: 0 
[05/20 21:01:41     85s] (I)       Reading via via2 for layer: 1 
[05/20 21:01:41     85s] (I)       Reading via via3 for layer: 2 
[05/20 21:01:41     85s] (I)       Reading via via4 for layer: 3 
[05/20 21:01:41     85s] (I)       Reading via via5 for layer: 4 
[05/20 21:01:41     85s] (I)       Reading via via6 for layer: 5 
[05/20 21:01:41     85s] (I)       Reading via via7 for layer: 6 
[05/20 21:01:41     85s] (I)       end build via table
[05/20 21:01:41     85s] [NR-eGR] Read 88 PG shapes in 0.000 seconds
[05/20 21:01:41     85s] 
[05/20 21:01:41     85s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=88 numBumpBlks=0 numBoundaryFakeBlks=0
[05/20 21:01:41     85s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/20 21:01:41     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 21:01:41     85s] (I)       readDataFromPlaceDB
[05/20 21:01:41     85s] (I)       Read net information..
[05/20 21:01:41     85s] [NR-eGR] Read numTotalNets=1122  numIgnoredNets=0
[05/20 21:01:41     85s] (I)       Read testcase time = 0.000 seconds
[05/20 21:01:41     85s] 
[05/20 21:01:41     85s] (I)       read default dcut vias
[05/20 21:01:41     85s] (I)       Reading via via1 for layer: 0 
[05/20 21:01:41     85s] (I)       Reading via via2 for layer: 1 
[05/20 21:01:41     85s] (I)       Reading via via3 for layer: 2 
[05/20 21:01:41     85s] (I)       Reading via via4 for layer: 3 
[05/20 21:01:41     85s] (I)       Reading via via5 for layer: 4 
[05/20 21:01:41     85s] (I)       Reading via via6 for layer: 5 
[05/20 21:01:41     85s] (I)       Reading via via7 for layer: 6 
[05/20 21:01:41     85s] (I)       early_global_route_priority property id does not exist.
[05/20 21:01:41     85s] (I)       Start initializing grid graph
[05/20 21:01:41     85s] (I)       End initializing grid graph
[05/20 21:01:41     85s] (I)       Model blockages into capacity
[05/20 21:01:41     85s] (I)       Read Num Blocks=88  Num Prerouted Wires=0  Num CS=0
[05/20 21:01:41     85s] (I)       Num blockages on layer 1: 88
[05/20 21:01:41     85s] (I)       Num blockages on layer 2: 0
[05/20 21:01:41     85s] (I)       Num blockages on layer 3: 0
[05/20 21:01:41     85s] (I)       Num blockages on layer 4: 0
[05/20 21:01:41     85s] (I)       Num blockages on layer 5: 0
[05/20 21:01:41     85s] (I)       Num blockages on layer 6: 0
[05/20 21:01:41     85s] (I)       Num blockages on layer 7: 0
[05/20 21:01:41     85s] (I)       Modeling time = 0.000 seconds
[05/20 21:01:41     85s] 
[05/20 21:01:41     85s] (I)       Number of ignored nets = 0
[05/20 21:01:41     85s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/20 21:01:41     85s] (I)       Number of clock nets = 1.  Ignored: No
[05/20 21:01:41     85s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/20 21:01:41     85s] (I)       Number of special nets = 0.  Ignored: Yes
[05/20 21:01:41     85s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/20 21:01:41     85s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/20 21:01:41     85s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/20 21:01:41     85s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/20 21:01:41     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 21:01:41     85s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 21:01:41     85s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1169.1 MB
[05/20 21:01:41     85s] (I)       Ndr track 0 does not exist
[05/20 21:01:41     85s] (I)       Layer1  viaCost=300.00
[05/20 21:01:41     85s] (I)       Layer2  viaCost=100.00
[05/20 21:01:41     85s] (I)       Layer3  viaCost=100.00
[05/20 21:01:41     85s] (I)       Layer4  viaCost=100.00
[05/20 21:01:41     85s] (I)       Layer5  viaCost=100.00
[05/20 21:01:41     85s] (I)       Layer6  viaCost=100.00
[05/20 21:01:41     85s] (I)       Layer7  viaCost=200.00
[05/20 21:01:41     85s] (I)       ---------------------Grid Graph Info--------------------
[05/20 21:01:41     85s] (I)       Routing area        : (5480, 5740) - (323840, 314060)
[05/20 21:01:41     85s] (I)       Core area           : (20240, 20500) - (303600, 293560)
[05/20 21:01:41     85s] (I)       Site width          :   920  (dbu)
[05/20 21:01:41     85s] (I)       Row height          :  7380  (dbu)
[05/20 21:01:41     85s] (I)       GCell width         :  7380  (dbu)
[05/20 21:01:41     85s] (I)       GCell height        :  7380  (dbu)
[05/20 21:01:41     85s] (I)       Grid                :    44    42     8
[05/20 21:01:41     85s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/20 21:01:41     85s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/20 21:01:41     85s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/20 21:01:41     85s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/20 21:01:41     85s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/20 21:01:41     85s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/20 21:01:41     85s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/20 21:01:41     85s] (I)       First track coord   :     0   460   410   460   410   460   410  2760
[05/20 21:01:41     85s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/20 21:01:41     85s] (I)       Total num of tracks :     0   352   383   352   383   352   383   140
[05/20 21:01:41     85s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/20 21:01:41     85s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/20 21:01:41     85s] (I)       --------------------------------------------------------
[05/20 21:01:41     85s] 
[05/20 21:01:41     85s] [NR-eGR] ============ Routing rule table ============
[05/20 21:01:41     85s] [NR-eGR] Rule id: 0  Nets: 1122 
[05/20 21:01:41     85s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/20 21:01:41     85s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/20 21:01:41     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/20 21:01:41     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/20 21:01:41     85s] [NR-eGR] ========================================
[05/20 21:01:41     85s] [NR-eGR] 
[05/20 21:01:41     85s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/20 21:01:41     85s] (I)       blocked tracks on layer2 : = 830 / 14784 (5.61%)
[05/20 21:01:41     85s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/20 21:01:41     85s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/20 21:01:41     85s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/20 21:01:41     85s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/20 21:01:41     85s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[05/20 21:01:41     85s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[05/20 21:01:41     85s] (I)       After initializing earlyGlobalRoute syMemory usage = 1169.1 MB
[05/20 21:01:41     85s] (I)       Loading and dumping file time : 0.03 seconds
[05/20 21:01:41     85s] (I)       ============= Initialization =============
[05/20 21:01:41     85s] (I)       totalPins=4393  totalGlobalPin=4267 (97.13%)
[05/20 21:01:41     85s] (I)       total 2D Cap : 99973 = (50556 H, 49417 V)
[05/20 21:01:41     85s] [NR-eGR] Layer group 1: route 1122 net(s) in layer range [2, 8]
[05/20 21:01:41     85s] (I)       ============  Phase 1a Route ============
[05/20 21:01:41     85s] (I)       Phase 1a runs 0.00 seconds
[05/20 21:01:41     85s] (I)       Usage: 10466 = (5469 H, 4997 V) = (10.82% H, 10.11% V) = (2.018e+04um H, 1.844e+04um V)
[05/20 21:01:41     85s] (I)       
[05/20 21:01:41     85s] (I)       ============  Phase 1b Route ============
[05/20 21:01:41     85s] (I)       Usage: 10466 = (5469 H, 4997 V) = (10.82% H, 10.11% V) = (2.018e+04um H, 1.844e+04um V)
[05/20 21:01:41     85s] (I)       
[05/20 21:01:41     85s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.861954e+04um
[05/20 21:01:41     85s] (I)       ============  Phase 1c Route ============
[05/20 21:01:41     85s] (I)       Usage: 10466 = (5469 H, 4997 V) = (10.82% H, 10.11% V) = (2.018e+04um H, 1.844e+04um V)
[05/20 21:01:41     85s] (I)       
[05/20 21:01:41     85s] (I)       ============  Phase 1d Route ============
[05/20 21:01:41     85s] (I)       Usage: 10466 = (5469 H, 4997 V) = (10.82% H, 10.11% V) = (2.018e+04um H, 1.844e+04um V)
[05/20 21:01:41     85s] (I)       
[05/20 21:01:41     85s] (I)       ============  Phase 1e Route ============
[05/20 21:01:41     85s] (I)       Phase 1e runs 0.00 seconds
[05/20 21:01:41     85s] (I)       Usage: 10466 = (5469 H, 4997 V) = (10.82% H, 10.11% V) = (2.018e+04um H, 1.844e+04um V)
[05/20 21:01:41     85s] (I)       
[05/20 21:01:41     85s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.861954e+04um
[05/20 21:01:41     85s] [NR-eGR] 
[05/20 21:01:41     85s] (I)       ============  Phase 1l Route ============
[05/20 21:01:41     85s] (I)       Phase 1l runs 0.01 seconds
[05/20 21:01:41     85s] (I)       
[05/20 21:01:41     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/20 21:01:41     85s] [NR-eGR]                        OverCon            
[05/20 21:01:41     85s] [NR-eGR]                         #Gcell     %Gcell
[05/20 21:01:41     85s] [NR-eGR]       Layer                (1)    OverCon 
[05/20 21:01:41     85s] [NR-eGR] ----------------------------------------------
[05/20 21:01:41     85s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/20 21:01:41     85s] [NR-eGR]  METAL2  (2)         2( 0.11%)   ( 0.11%) 
[05/20 21:01:41     85s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/20 21:01:41     85s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/20 21:01:41     85s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/20 21:01:41     85s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/20 21:01:41     85s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/20 21:01:41     85s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/20 21:01:41     85s] [NR-eGR] ----------------------------------------------
[05/20 21:01:41     85s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[05/20 21:01:41     85s] [NR-eGR] 
[05/20 21:01:41     85s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/20 21:01:41     85s] (I)       total 2D Cap : 99976 = (50556 H, 49420 V)
[05/20 21:01:41     85s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/20 21:01:41     85s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/20 21:01:41     85s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1169.1M
[05/20 21:01:41     85s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.032, MEM:1169.1M
[05/20 21:01:41     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:1169.1M
[05/20 21:01:41     85s] [hotspot] +------------+---------------+---------------+
[05/20 21:01:41     85s] [hotspot] |            |   max hotspot | total hotspot |
[05/20 21:01:41     85s] [hotspot] +------------+---------------+---------------+
[05/20 21:01:41     85s] [hotspot] | normalized |          0.00 |          0.00 |
[05/20 21:01:41     85s] [hotspot] +------------+---------------+---------------+
[05/20 21:01:41     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 21:01:41     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 21:01:41     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1169.1M
[05/20 21:01:41     85s] 
[05/20 21:01:41     85s] === incrementalPlace Internal Loop 1 ===
[05/20 21:01:41     85s] Skipped repairing congestion.
[05/20 21:01:41     85s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1169.1M
[05/20 21:01:41     85s] Starting Early Global Route wiring: mem = 1169.1M
[05/20 21:01:41     85s] (I)       ============= track Assignment ============
[05/20 21:01:41     85s] (I)       extract Global 3D Wires
[05/20 21:01:41     85s] (I)       Extract Global WL : time=0.00
[05/20 21:01:41     85s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/20 21:01:41     85s] (I)       Initialization real time=0.00 seconds
[05/20 21:01:41     85s] (I)       Run Multi-thread track assignment
[05/20 21:01:41     85s] (I)       Kernel real time=0.02 seconds
[05/20 21:01:41     85s] (I)       End Greedy Track Assignment
[05/20 21:01:41     85s] [NR-eGR] --------------------------------------------------------------------------
[05/20 21:01:41     85s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 4393
[05/20 21:01:41     85s] [NR-eGR] METAL2  (2V) length: 1.341002e+04um, number of vias: 6200
[05/20 21:01:41     85s] [NR-eGR] METAL3  (3H) length: 1.807110e+04um, number of vias: 652
[05/20 21:01:41     85s] [NR-eGR] METAL4  (4V) length: 5.857465e+03um, number of vias: 147
[05/20 21:01:41     85s] [NR-eGR] METAL5  (5H) length: 2.992300e+03um, number of vias: 16
[05/20 21:01:41     85s] [NR-eGR] METAL6  (6V) length: 5.707200e+02um, number of vias: 0
[05/20 21:01:41     85s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/20 21:01:41     85s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/20 21:01:41     85s] [NR-eGR] Total length: 4.090160e+04um, number of vias: 11408
[05/20 21:01:41     85s] [NR-eGR] --------------------------------------------------------------------------
[05/20 21:01:41     85s] [NR-eGR] Total eGR-routed clock nets wire length: 2.576550e+02um 
[05/20 21:01:41     85s] [NR-eGR] --------------------------------------------------------------------------
[05/20 21:01:41     85s] Early Global Route wiring runtime: 0.02 seconds, mem = 1169.1M
[05/20 21:01:41     85s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.028, MEM:1169.1M
[05/20 21:01:41     85s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/20 21:01:41     85s] *** Finishing placeDesign default flow ***
[05/20 21:01:42     85s] **placeDesign ... cpu = 0: 0:16, real = 0: 0:18, mem = 1102.1M **
[05/20 21:01:42     85s] 
[05/20 21:01:42     85s] *** Summary of all messages that are not suppressed in this session:
[05/20 21:01:42     85s] Severity  ID               Count  Summary                                  
[05/20 21:01:42     85s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/20 21:01:42     85s] WARNING   IMPESI-3086         34  The cell '%s' does not have characterize...
[05/20 21:01:42     85s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/20 21:01:42     85s] *** Message Summary: 37 warning(s), 0 error(s)
[05/20 21:01:42     85s] 
[05/20 21:02:11     87s] <CMD> selectInst U736
[05/20 21:02:32     89s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType single -log true
[05/20 21:02:38     89s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/20 21:02:38     89s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix alu_preCTS -outDir timingReports
[05/20 21:02:38     89s] #optDebug: fT-S <1 1 0 0 0>
[05/20 21:02:38     89s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/20 21:02:38     89s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/20 21:02:38     89s] Start to check current routing status for nets...
[05/20 21:02:38     89s] All nets are already routed correctly.
[05/20 21:02:38     89s] End to check current routing status for nets (mem=1104.1M)
[05/20 21:02:38     89s] Extraction called for design 'alu' of instances=992 and nets=1132 using extraction engine 'preRoute' .
[05/20 21:02:38     89s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 21:02:38     89s] Type 'man IMPEXT-3530' for more detail.
[05/20 21:02:38     89s] PreRoute RC Extraction called for design alu.
[05/20 21:02:38     89s] RC Extraction called in multi-corner(1) mode.
[05/20 21:02:38     89s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 21:02:38     89s] Type 'man IMPEXT-6197' for more detail.
[05/20 21:02:38     89s] RCMode: PreRoute
[05/20 21:02:38     89s]       RC Corner Indexes            0   
[05/20 21:02:38     89s] Capacitance Scaling Factor   : 1.00000 
[05/20 21:02:38     89s] Resistance Scaling Factor    : 1.00000 
[05/20 21:02:38     89s] Clock Cap. Scaling Factor    : 1.00000 
[05/20 21:02:38     89s] Clock Res. Scaling Factor    : 1.00000 
[05/20 21:02:38     89s] Shrink Factor                : 1.00000
[05/20 21:02:38     89s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/20 21:02:38     89s] Updating RC grid for preRoute extraction ...
[05/20 21:02:38     89s] Initializing multi-corner resistance tables ...
[05/20 21:02:38     89s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1104.094M)
[05/20 21:02:38     89s] Effort level <high> specified for reg2reg path_group
[05/20 21:02:38     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1119.9M
[05/20 21:02:38     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1119.9M
[05/20 21:02:38     90s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1119.9M
[05/20 21:02:38     90s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1119.9M
[05/20 21:02:38     90s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1119.9M
[05/20 21:02:38     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1119.9M
[05/20 21:02:39     90s] #################################################################################
[05/20 21:02:39     90s] # Design Stage: PreRoute
[05/20 21:02:39     90s] # Design Name: alu
[05/20 21:02:39     90s] # Design Mode: 90nm
[05/20 21:02:39     90s] # Analysis Mode: MMMC Non-OCV 
[05/20 21:02:39     90s] # Parasitics Mode: No SPEF/RCDB
[05/20 21:02:39     90s] # Signoff Settings: SI Off 
[05/20 21:02:39     90s] #################################################################################
[05/20 21:02:39     90s] AAE_INFO: 1 threads acquired from CTE.
[05/20 21:02:39     90s] Calculate delays in Single mode...
[05/20 21:02:39     90s] Calculate delays in Single mode...
[05/20 21:02:39     90s] Calculate delays in Single mode...
[05/20 21:02:39     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 1117.9M, InitMEM = 1117.9M)
[05/20 21:02:39     90s] Start delay calculation (fullDC) (1 T). (MEM=1117.92)
[05/20 21:02:39     90s] End AAE Lib Interpolated Model. (MEM=1132.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:02:39     90s] Total number of fetched objects 1154
[05/20 21:02:39     90s] Total number of fetched objects 1154
[05/20 21:02:40     91s] Total number of fetched objects 1154
[05/20 21:02:40     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:02:40     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:02:40     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:02:40     91s] End delay calculation. (MEM=1180.1 CPU=0:00:00.7 REAL=0:00:01.0)
[05/20 21:02:40     91s] End delay calculation (fullDC). (MEM=1180.1 CPU=0:00:01.1 REAL=0:00:01.0)
[05/20 21:02:40     91s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1180.1M) ***
[05/20 21:02:40     91s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:31 mem=1180.1M)
[05/20 21:02:41     91s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_fast av_func_mode_slow av_func_mode_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.035  |   N/A   |  8.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     81 (81)      |   -0.314   |     81 (81)      |
|   max_tran     |     41 (904)     |   -6.832   |     41 (904)     |
|   max_fanout   |    100 (100)     |    -64     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.784%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/20 21:02:41     91s] Total CPU time: 1.86 sec
[05/20 21:02:41     91s] Total Real time: 3.0 sec
[05/20 21:02:41     91s] Total Memory Usage: 1136.914062 Mbytes
[05/20 21:02:41     91s] #optDebug: fT-R <0 1 0 0 0>
[05/20 21:02:41     91s] Info: pop threads available for lower-level modules during optimization.
[05/20 21:03:15     93s] <CMD> deselectAll
[05/20 21:03:15     93s] <CMD> selectInst {rd_reg[3]}
[05/20 21:03:26     94s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/20 21:03:26     94s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix alu_postCTS -outDir timingReports
[05/20 21:03:26     94s] #optDebug: fT-S <1 1 0 0 0>
[05/20 21:03:26     94s] Start to check current routing status for nets...
[05/20 21:03:26     94s] All nets are already routed correctly.
[05/20 21:03:26     94s] End to check current routing status for nets (mem=1106.1M)
[05/20 21:03:26     94s] Effort level <high> specified for reg2reg path_group
[05/20 21:03:26     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1119.9M
[05/20 21:03:26     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1119.9M
[05/20 21:03:26     95s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1119.9M
[05/20 21:03:26     95s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1119.9M
[05/20 21:03:26     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1119.9M
[05/20 21:03:26     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1119.9M
[05/20 21:03:26     95s] #################################################################################
[05/20 21:03:26     95s] # Design Stage: PreRoute
[05/20 21:03:26     95s] # Design Name: alu
[05/20 21:03:26     95s] # Design Mode: 90nm
[05/20 21:03:26     95s] # Analysis Mode: MMMC Non-OCV 
[05/20 21:03:26     95s] # Parasitics Mode: No SPEF/RCDB
[05/20 21:03:26     95s] # Signoff Settings: SI Off 
[05/20 21:03:26     95s] #################################################################################
[05/20 21:03:26     95s] AAE_INFO: 1 threads acquired from CTE.
[05/20 21:03:26     95s] Calculate delays in Single mode...
[05/20 21:03:26     95s] Calculate delays in Single mode...
[05/20 21:03:26     95s] Calculate delays in Single mode...
[05/20 21:03:26     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1117.9M, InitMEM = 1117.9M)
[05/20 21:03:26     95s] Start delay calculation (fullDC) (1 T). (MEM=1117.92)
[05/20 21:03:27     95s] End AAE Lib Interpolated Model. (MEM=1132.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:03:27     95s] Total number of fetched objects 1154
[05/20 21:03:27     95s] Total number of fetched objects 1154
[05/20 21:03:27     96s] Total number of fetched objects 1154
[05/20 21:03:27     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:03:27     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:03:27     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:03:27     96s] End delay calculation. (MEM=1180.1 CPU=0:00:00.7 REAL=0:00:00.0)
[05/20 21:03:27     96s] End delay calculation (fullDC). (MEM=1180.1 CPU=0:00:01.1 REAL=0:00:01.0)
[05/20 21:03:27     96s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1180.1M) ***
[05/20 21:03:28     96s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:01:36 mem=1180.1M)
[05/20 21:03:29     96s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_fast av_func_mode_slow av_func_mode_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.035  |   N/A   |  8.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     81 (81)      |   -0.314   |     81 (81)      |
|   max_tran     |     41 (904)     |   -6.832   |     41 (904)     |
|   max_fanout   |    100 (100)     |    -64     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.784%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/20 21:03:29     96s] Total CPU time: 1.85 sec
[05/20 21:03:29     96s] Total Real time: 3.0 sec
[05/20 21:03:29     96s] Total Memory Usage: 1136.914062 Mbytes
[05/20 21:03:29     96s] #optDebug: fT-R <0 1 0 0 0>
[05/20 21:03:29     96s] Info: pop threads available for lower-level modules during optimization.
[05/20 21:03:45     97s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/20 21:03:45     97s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/20 21:03:45     97s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/20 21:03:45     97s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/20 21:03:45     97s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/20 21:03:45     97s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/20 21:03:45     97s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/20 21:03:45     97s] Running Native NanoRoute ...
[05/20 21:03:45     97s] <CMD> routeDesign -globalDetail
[05/20 21:03:45     97s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.93 (MB), peak = 922.64 (MB)
[05/20 21:03:45     97s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/20 21:03:45     97s] #**INFO: setDesignMode -flowEffort standard
[05/20 21:03:45     97s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/20 21:03:45     97s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/20 21:03:45     97s] OPERPROF: Starting checkPlace at level 1, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1136.9M
[05/20 21:03:45     97s] Core basic site is tsm12site
[05/20 21:03:45     97s] SiteArray: one-level site array dimensions = 37 x 308
[05/20 21:03:45     97s] SiteArray: use 45,584 bytes
[05/20 21:03:45     97s] SiteArray: current memory after site array memory allocation 1136.9M
[05/20 21:03:45     97s] SiteArray: FP blocked sites are writable
[05/20 21:03:45     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1136.9M
[05/20 21:03:45     97s] Begin checking placement ... (start mem=1136.9M, init mem=1136.9M)
[05/20 21:03:45     97s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.004, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1136.9M
[05/20 21:03:45     97s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:1136.9M
[05/20 21:03:45     97s] *info: Placed = 992           
[05/20 21:03:45     97s] *info: Unplaced = 0           
[05/20 21:03:45     97s] Placement Density:59.78%(11564/19344)
[05/20 21:03:45     97s] Placement Density (including fixed std cells):59.78%(11564/19344)
[05/20 21:03:45     97s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1136.9M)
[05/20 21:03:45     97s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.025, MEM:1136.9M
[05/20 21:03:45     97s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/20 21:03:45     97s] 
[05/20 21:03:45     97s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/20 21:03:45     97s] *** Changed status on (0) nets in Clock.
[05/20 21:03:45     97s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1136.9M) ***
[05/20 21:03:45     97s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[05/20 21:03:45     97s] 
[05/20 21:03:45     97s] globalDetailRoute
[05/20 21:03:45     97s] 
[05/20 21:03:45     97s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/20 21:03:45     97s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/20 21:03:45     97s] #setNanoRouteMode -routeWithSiDriven false
[05/20 21:03:45     97s] #setNanoRouteMode -routeWithTimingDriven false
[05/20 21:03:45     97s] #Start globalDetailRoute on Mon May 20 21:03:45 2019
[05/20 21:03:45     97s] #
[05/20 21:03:45     97s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/20 21:03:45     97s] ### Net info: total nets: 1132
[05/20 21:03:45     97s] ### Net info: dirty nets: 0
[05/20 21:03:45     97s] ### Net info: marked as disconnected nets: 0
[05/20 21:03:45     97s] ### Net info: fully routed nets: 0
[05/20 21:03:45     97s] ### Net info: trivial (single pin) nets: 0
[05/20 21:03:45     97s] ### Net info: unrouted nets: 1132
[05/20 21:03:45     97s] ### Net info: re-extraction nets: 0
[05/20 21:03:45     97s] ### Net info: ignored nets: 0
[05/20 21:03:45     97s] ### Net info: skip routing nets: 0
[05/20 21:03:45     97s] #WARNING (NRDB-976) The TRACK STEP 1.1500 for preferred direction tracks is smaller than the PITCH 1.3800 for LAYER METAL8. This will cause routability problems for NanoRoute.
[05/20 21:03:45     97s] #NanoRoute Version 18.12-s106_1 NR181210-1607/18_12-UB
[05/20 21:03:45     97s] #RTESIG:78da8d8ebd0ac23014469d7d8a4bda2182d5dca4f971155c558aba168598064a0b49fafe
[05/20 21:03:45     97s] #       565cab753e87f37d597e3b5440d06c90171199aa118e151ae4c80a544c6fd1d423baeec9
[05/20 21:03:45     97s] #       32cb4fe78b90021850df25eb6c58c3106d806853f29d5b7d145d1a78dedb68813efabe9d
[05/20 21:03:45     97s] #       74defd79493004d278d710a03185914c7b924b4861f8d9923b3d3fa8d81faf9428817c7d
[05/20 21:03:45     97s] #       b4780109d26415
[05/20 21:03:45     97s] #
[05/20 21:03:45     97s] #RTESIG:78da8d8ebd0ac23014469d7d8a4bda2182d5dca4f971155c558aba168598064a0b49fafe
[05/20 21:03:45     97s] #       565cab753e87f37d597e3b5440d06c90171199aa118e151ae4c80a544c6fd1d423baeec9
[05/20 21:03:45     97s] #       32cb4fe78b90021850df25eb6c58c3106d806853f29d5b7d145d1a78dedb68813efabe9d
[05/20 21:03:45     97s] #       74defd79493004d278d710a03185914c7b924b4861f8d9923b3d3fa8d81faf9428817c7d
[05/20 21:03:45     97s] #       b4780109d26415
[05/20 21:03:45     97s] #
[05/20 21:03:45     97s] #Start routing data preparation on Mon May 20 21:03:45 2019
[05/20 21:03:45     97s] #
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.16000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.16000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.44000.
[05/20 21:03:45     97s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.20000.
[05/20 21:03:45     97s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.44000.
[05/20 21:03:45     97s] #Minimum voltage of a net in the design = 0.000.
[05/20 21:03:45     97s] #Maximum voltage of a net in the design = 1.320.
[05/20 21:03:45     97s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 21:03:45     97s] #Voltage range [1.080 - 1.320] has 1 net.
[05/20 21:03:45     97s] #Voltage range [0.000 - 1.320] has 1130 nets.
[05/20 21:03:45     98s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.40500
[05/20 21:03:45     98s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/20 21:03:45     98s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/20 21:03:45     98s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/20 21:03:45     98s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/20 21:03:45     98s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/20 21:03:45     98s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/20 21:03:45     98s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[05/20 21:03:45     98s] #Regenerating Ggrids automatically.
[05/20 21:03:45     98s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[05/20 21:03:45     98s] #Using automatically generated G-grids.
[05/20 21:03:45     98s] #Done routing data preparation.
[05/20 21:03:45     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.87 (MB), peak = 922.64 (MB)
[05/20 21:03:45     98s] #Merging special wires: starts on Mon May 20 21:03:45 2019 with memory = 885.93 (MB), peak = 922.64 (MB)
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:885.9 MB, peak:922.6 MB
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Finished routing data preparation on Mon May 20 21:03:45 2019
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Cpu time = 00:00:00
[05/20 21:03:45     98s] #Elapsed time = 00:00:00
[05/20 21:03:45     98s] #Increased memory = 6.08 (MB)
[05/20 21:03:45     98s] #Total memory = 885.95 (MB)
[05/20 21:03:45     98s] #Peak memory = 922.64 (MB)
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Start global routing on Mon May 20 21:03:45 2019
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Number of eco nets is 0
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Start global routing data preparation on Mon May 20 21:03:45 2019
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Start routing resource analysis on Mon May 20 21:03:45 2019
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Routing resource analysis is done on Mon May 20 21:03:45 2019
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #  Resource Analysis:
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/20 21:03:45     98s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/20 21:03:45     98s] #  --------------------------------------------------------------
[05/20 21:03:45     98s] #  METAL1         H         359          24         676    48.67%
[05/20 21:03:45     98s] #  METAL2         V         330          22         676     0.00%
[05/20 21:03:45     98s] #  METAL3         H         383           0         676     0.00%
[05/20 21:03:45     98s] #  METAL4         V         352           0         676     0.00%
[05/20 21:03:45     98s] #  METAL5         H         383           0         676     0.00%
[05/20 21:03:45     98s] #  METAL6         V         352           0         676     0.00%
[05/20 21:03:45     98s] #  METAL7         H         383           0         676     0.00%
[05/20 21:03:45     98s] #  METAL8         V         140           0         676     0.00%
[05/20 21:03:45     98s] #  --------------------------------------------------------------
[05/20 21:03:45     98s] #  Total                   2682       1.55%        5408     6.08%
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #Global routing data preparation is done on Mon May 20 21:03:45 2019
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.33 (MB), peak = 922.64 (MB)
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.35 (MB), peak = 922.64 (MB)
[05/20 21:03:45     98s] #
[05/20 21:03:45     98s] #start global routing iteration 1...
[05/20 21:03:45     98s] #Initial_route: 0.20577
[05/20 21:03:46     99s] #Reroute: 0.66978
[05/20 21:03:46     99s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.42 (MB), peak = 922.64 (MB)
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #start global routing iteration 2...
[05/20 21:03:46     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.51 (MB), peak = 922.64 (MB)
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
[05/20 21:03:46     99s] #Total number of routable nets = 1122.
[05/20 21:03:46     99s] #Total number of nets in the design = 1132.
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #1122 routable nets have only global wires.
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #Routed nets constraints summary:
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #        Rules   Unconstrained  
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #      Default            1122  
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #        Total            1122  
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #Routing constraints summary of the whole design:
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #        Rules   Unconstrained  
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #      Default            1122  
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #        Total            1122  
[05/20 21:03:46     99s] #-----------------------------
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #                 OverCon          
[05/20 21:03:46     99s] #                  #Gcell    %Gcell
[05/20 21:03:46     99s] #     Layer           (1)   OverCon
[05/20 21:03:46     99s] #  --------------------------------
[05/20 21:03:46     99s] #  METAL1        0(0.00%)   (0.00%)
[05/20 21:03:46     99s] #  METAL2        1(0.15%)   (0.15%)
[05/20 21:03:46     99s] #  METAL3        0(0.00%)   (0.00%)
[05/20 21:03:46     99s] #  METAL4        0(0.00%)   (0.00%)
[05/20 21:03:46     99s] #  METAL5        0(0.00%)   (0.00%)
[05/20 21:03:46     99s] #  METAL6        0(0.00%)   (0.00%)
[05/20 21:03:46     99s] #  METAL7        0(0.00%)   (0.00%)
[05/20 21:03:46     99s] #  METAL8        0(0.00%)   (0.00%)
[05/20 21:03:46     99s] #  --------------------------------
[05/20 21:03:46     99s] #     Total      1(0.02%)   (0.02%)
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/20 21:03:46     99s] #  Overflow after GR: 0.00% H + 0.02% V
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] OPERPROF: Starting HotSpotCal at level 1, MEM:1142.8M
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] [hotspot] |            |   max hotspot | total hotspot |
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] [hotspot] | normalized |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 21:03:46     99s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 21:03:46     99s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1158.8M
[05/20 21:03:46     99s] #Hotspot report including placement blocked areas
[05/20 21:03:46     99s] OPERPROF: Starting HotSpotCal at level 1, MEM:1158.8M
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] [hotspot] |   METAL1(H)   |         31.00 |         38.00 |
[05/20 21:03:46     99s] [hotspot] |   METAL2(V)   |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] |   METAL3(H)   |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] |   METAL4(V)   |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] |   METAL5(H)   |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] |   METAL6(V)   |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] |   METAL7(H)   |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] |   METAL8(V)   |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] [hotspot] |   worst    |(METAL1    31.00 |(METAL1    38.00 |
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] [hotspot] | all layers |          0.00 |          0.00 |
[05/20 21:03:46     99s] [hotspot] +------------+---------------+---------------+
[05/20 21:03:46     99s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 21:03:46     99s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/20 21:03:46     99s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 21:03:46     99s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1158.8M
[05/20 21:03:46     99s] #Complete Global Routing.
[05/20 21:03:46     99s] #Total wire length = 38196 um.
[05/20 21:03:46     99s] #Total half perimeter of net bounding box = 36111 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL1 = 156 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL2 = 9436 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL3 = 14256 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL4 = 8223 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL5 = 5406 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL6 = 720 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL7 = 0 um.
[05/20 21:03:46     99s] #Total wire length on LAYER METAL8 = 0 um.
[05/20 21:03:46     99s] #Total number of vias = 8235
[05/20 21:03:46     99s] #Up-Via Summary (total 8235):
[05/20 21:03:46     99s] #           
[05/20 21:03:46     99s] #-----------------------
[05/20 21:03:46     99s] # METAL1           4304
[05/20 21:03:46     99s] # METAL2           2724
[05/20 21:03:46     99s] # METAL3            941
[05/20 21:03:46     99s] # METAL4            234
[05/20 21:03:46     99s] # METAL5             32
[05/20 21:03:46     99s] #-----------------------
[05/20 21:03:46     99s] #                  8235 
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #Max overcon = 1 tracks.
[05/20 21:03:46     99s] #Total overcon = 0.02%.
[05/20 21:03:46     99s] #Worst layer Gcell overcon rate = 0.00%.
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #Global routing statistics:
[05/20 21:03:46     99s] #Cpu time = 00:00:01
[05/20 21:03:46     99s] #Elapsed time = 00:00:01
[05/20 21:03:46     99s] #Increased memory = 5.82 (MB)
[05/20 21:03:46     99s] #Total memory = 891.82 (MB)
[05/20 21:03:46     99s] #Peak memory = 922.64 (MB)
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #Finished global routing on Mon May 20 21:03:46 2019
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #
[05/20 21:03:46     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.38 (MB), peak = 922.64 (MB)
[05/20 21:03:46     99s] #Start Track Assignment.
[05/20 21:03:46     99s] #Done with 1879 horizontal wires in 1 hboxes and 2039 vertical wires in 1 hboxes.
[05/20 21:03:47     99s] #Done with 391 horizontal wires in 1 hboxes and 461 vertical wires in 1 hboxes.
[05/20 21:03:47     99s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/20 21:03:47     99s] #
[05/20 21:03:47     99s] #Track assignment summary:
[05/20 21:03:47     99s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/20 21:03:47     99s] #------------------------------------------------------------------------
[05/20 21:03:47     99s] # METAL1       173.50 	  0.00%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] # METAL2      9441.48 	  0.12%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] # METAL3     14102.29 	  0.06%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] # METAL4      8115.43 	  0.06%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] # METAL5      5431.15 	  0.00%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] # METAL6       723.36 	  0.00%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/20 21:03:47     99s] #------------------------------------------------------------------------
[05/20 21:03:47     99s] # All       37987.21  	  0.06% 	  0.00% 	  0.00%
[05/20 21:03:47     99s] #Complete Track Assignment.
[05/20 21:03:47     99s] #Total wire length = 40808 um.
[05/20 21:03:47     99s] #Total half perimeter of net bounding box = 36111 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL1 = 2086 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL2 = 9417 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL3 = 14817 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL4 = 8267 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL5 = 5498 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL6 = 724 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL7 = 0 um.
[05/20 21:03:47     99s] #Total wire length on LAYER METAL8 = 0 um.
[05/20 21:03:47     99s] #Total number of vias = 8235
[05/20 21:03:47     99s] #Up-Via Summary (total 8235):
[05/20 21:03:47     99s] #           
[05/20 21:03:47     99s] #-----------------------
[05/20 21:03:47     99s] # METAL1           4304
[05/20 21:03:47     99s] # METAL2           2724
[05/20 21:03:47     99s] # METAL3            941
[05/20 21:03:47     99s] # METAL4            234
[05/20 21:03:47     99s] # METAL5             32
[05/20 21:03:47     99s] #-----------------------
[05/20 21:03:47     99s] #                  8235 
[05/20 21:03:47     99s] #
[05/20 21:03:47     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.86 (MB), peak = 922.64 (MB)
[05/20 21:03:47     99s] #
[05/20 21:03:47     99s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/20 21:03:47     99s] #Cpu time = 00:00:02
[05/20 21:03:47     99s] #Elapsed time = 00:00:02
[05/20 21:03:47     99s] #Increased memory = 14.27 (MB)
[05/20 21:03:47     99s] #Total memory = 894.08 (MB)
[05/20 21:03:47     99s] #Peak memory = 922.64 (MB)
[05/20 21:03:47     99s] ### max drc and si pitch = 4560 ( 1.14000 um) MT-safe pitch = 4000 ( 1.00000 um) patch pitch = 8840 ( 2.21000 um)
[05/20 21:03:47     99s] #
[05/20 21:03:47     99s] #Start Detail Routing..
[05/20 21:03:47     99s] #start initial detail routing ...
[05/20 21:03:53    105s] #   number of violations = 0
[05/20 21:03:53    105s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 936.50 (MB), peak = 936.56 (MB)
[05/20 21:03:53    105s] #Complete Detail Routing.
[05/20 21:03:53    105s] #Total wire length = 40919 um.
[05/20 21:03:53    105s] #Total half perimeter of net bounding box = 36111 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL1 = 2849 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL2 = 14644 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL3 = 13469 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL4 = 4944 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL5 = 4450 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL6 = 563 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL7 = 0 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL8 = 0 um.
[05/20 21:03:53    105s] #Total number of vias = 8145
[05/20 21:03:53    105s] #Up-Via Summary (total 8145):
[05/20 21:03:53    105s] #           
[05/20 21:03:53    105s] #-----------------------
[05/20 21:03:53    105s] # METAL1           4414
[05/20 21:03:53    105s] # METAL2           2974
[05/20 21:03:53    105s] # METAL3            550
[05/20 21:03:53    105s] # METAL4            184
[05/20 21:03:53    105s] # METAL5             23
[05/20 21:03:53    105s] #-----------------------
[05/20 21:03:53    105s] #                  8145 
[05/20 21:03:53    105s] #
[05/20 21:03:53    105s] #Total number of DRC violations = 0
[05/20 21:03:53    105s] #Cpu time = 00:00:06
[05/20 21:03:53    105s] #Elapsed time = 00:00:06
[05/20 21:03:53    105s] #Increased memory = 2.32 (MB)
[05/20 21:03:53    105s] #Total memory = 896.41 (MB)
[05/20 21:03:53    105s] #Peak memory = 936.58 (MB)
[05/20 21:03:53    105s] #
[05/20 21:03:53    105s] #start routing for process antenna violation fix ...
[05/20 21:03:53    105s] ### max drc and si pitch = 4560 ( 1.14000 um) MT-safe pitch = 4000 ( 1.00000 um) patch pitch = 8840 ( 2.21000 um)
[05/20 21:03:53    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 897.96 (MB), peak = 936.58 (MB)
[05/20 21:03:53    105s] #
[05/20 21:03:53    105s] #Total wire length = 40919 um.
[05/20 21:03:53    105s] #Total half perimeter of net bounding box = 36111 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL1 = 2849 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL2 = 14644 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL3 = 13469 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL4 = 4944 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL5 = 4450 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL6 = 563 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL7 = 0 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL8 = 0 um.
[05/20 21:03:53    105s] #Total number of vias = 8145
[05/20 21:03:53    105s] #Up-Via Summary (total 8145):
[05/20 21:03:53    105s] #           
[05/20 21:03:53    105s] #-----------------------
[05/20 21:03:53    105s] # METAL1           4414
[05/20 21:03:53    105s] # METAL2           2974
[05/20 21:03:53    105s] # METAL3            550
[05/20 21:03:53    105s] # METAL4            184
[05/20 21:03:53    105s] # METAL5             23
[05/20 21:03:53    105s] #-----------------------
[05/20 21:03:53    105s] #                  8145 
[05/20 21:03:53    105s] #
[05/20 21:03:53    105s] #Total number of DRC violations = 0
[05/20 21:03:53    105s] #Total number of net violated process antenna rule = 0
[05/20 21:03:53    105s] #
[05/20 21:03:53    105s] #
[05/20 21:03:53    105s] #Total wire length = 40919 um.
[05/20 21:03:53    105s] #Total half perimeter of net bounding box = 36111 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL1 = 2849 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL2 = 14644 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL3 = 13469 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL4 = 4944 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL5 = 4450 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL6 = 563 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL7 = 0 um.
[05/20 21:03:53    105s] #Total wire length on LAYER METAL8 = 0 um.
[05/20 21:03:53    105s] #Total number of vias = 8145
[05/20 21:03:53    105s] #Up-Via Summary (total 8145):
[05/20 21:03:53    105s] #           
[05/20 21:03:53    105s] #-----------------------
[05/20 21:03:53    105s] # METAL1           4414
[05/20 21:03:53    105s] # METAL2           2974
[05/20 21:03:53    105s] # METAL3            550
[05/20 21:03:53    105s] # METAL4            184
[05/20 21:03:53    105s] # METAL5             23
[05/20 21:03:53    105s] #-----------------------
[05/20 21:03:53    105s] #                  8145 
[05/20 21:03:53    105s] #
[05/20 21:03:53    105s] #Total number of DRC violations = 0
[05/20 21:03:53    105s] #Total number of net violated process antenna rule = 0
[05/20 21:03:53    105s] #
[05/20 21:03:53    106s] ### max drc and si pitch = 4560 ( 1.14000 um) MT-safe pitch = 4000 ( 1.00000 um) patch pitch = 8840 ( 2.21000 um)
[05/20 21:03:53    106s] #
[05/20 21:03:53    106s] #Start Post Route wire spreading..
[05/20 21:03:53    106s] ### max drc and si pitch = 4560 ( 1.14000 um) MT-safe pitch = 4000 ( 1.00000 um) patch pitch = 8840 ( 2.21000 um)
[05/20 21:03:53    106s] #
[05/20 21:03:53    106s] #Start DRC checking..
[05/20 21:03:53    106s] #   number of violations = 0
[05/20 21:03:53    106s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 925.86 (MB), peak = 936.58 (MB)
[05/20 21:03:53    106s] #CELL_VIEW alu,init has no DRC violation.
[05/20 21:03:53    106s] #Total number of DRC violations = 0
[05/20 21:03:53    106s] #Total number of net violated process antenna rule = 0
[05/20 21:03:53    106s] #
[05/20 21:03:53    106s] #Start data preparation for wire spreading...
[05/20 21:03:53    106s] #
[05/20 21:03:53    106s] #Data preparation is done on Mon May 20 21:03:53 2019
[05/20 21:03:53    106s] #
[05/20 21:03:53    106s] #
[05/20 21:03:53    106s] #Start Post Route Wire Spread.
[05/20 21:03:54    106s] #Done with 520 horizontal wires in 1 hboxes and 322 vertical wires in 1 hboxes.
[05/20 21:03:54    106s] #Complete Post Route Wire Spread.
[05/20 21:03:54    106s] #
[05/20 21:03:54    106s] #Total wire length = 41495 um.
[05/20 21:03:54    106s] #Total half perimeter of net bounding box = 36111 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL1 = 2913 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL2 = 14772 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL3 = 13719 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL4 = 5056 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL5 = 4472 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL6 = 563 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL7 = 0 um.
[05/20 21:03:54    106s] #Total wire length on LAYER METAL8 = 0 um.
[05/20 21:03:54    106s] #Total number of vias = 8145
[05/20 21:03:54    106s] #Up-Via Summary (total 8145):
[05/20 21:03:54    106s] #           
[05/20 21:03:54    106s] #-----------------------
[05/20 21:03:54    106s] # METAL1           4414
[05/20 21:03:54    106s] # METAL2           2974
[05/20 21:03:54    106s] # METAL3            550
[05/20 21:03:54    106s] # METAL4            184
[05/20 21:03:54    106s] # METAL5             23
[05/20 21:03:54    106s] #-----------------------
[05/20 21:03:54    106s] #                  8145 
[05/20 21:03:54    106s] #
[05/20 21:03:54    106s] ### max drc and si pitch = 4560 ( 1.14000 um) MT-safe pitch = 4000 ( 1.00000 um) patch pitch = 8840 ( 2.21000 um)
[05/20 21:03:54    106s] #
[05/20 21:03:54    106s] #Start DRC checking..
[05/20 21:03:54    107s] #   number of violations = 0
[05/20 21:03:54    107s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 926.49 (MB), peak = 936.58 (MB)
[05/20 21:03:54    107s] #CELL_VIEW alu,init has no DRC violation.
[05/20 21:03:54    107s] #Total number of DRC violations = 0
[05/20 21:03:54    107s] #Total number of net violated process antenna rule = 0
[05/20 21:03:54    107s] #   number of violations = 0
[05/20 21:03:54    107s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 897.37 (MB), peak = 936.58 (MB)
[05/20 21:03:54    107s] #CELL_VIEW alu,init has no DRC violation.
[05/20 21:03:54    107s] #Total number of DRC violations = 0
[05/20 21:03:54    107s] #Total number of net violated process antenna rule = 0
[05/20 21:03:54    107s] #Post Route wire spread is done.
[05/20 21:03:54    107s] #Total wire length = 41495 um.
[05/20 21:03:54    107s] #Total half perimeter of net bounding box = 36111 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL1 = 2913 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL2 = 14772 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL3 = 13719 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL4 = 5056 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL5 = 4472 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL6 = 563 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL7 = 0 um.
[05/20 21:03:54    107s] #Total wire length on LAYER METAL8 = 0 um.
[05/20 21:03:54    107s] #Total number of vias = 8145
[05/20 21:03:54    107s] #Up-Via Summary (total 8145):
[05/20 21:03:54    107s] #           
[05/20 21:03:54    107s] #-----------------------
[05/20 21:03:54    107s] # METAL1           4414
[05/20 21:03:54    107s] # METAL2           2974
[05/20 21:03:54    107s] # METAL3            550
[05/20 21:03:54    107s] # METAL4            184
[05/20 21:03:54    107s] # METAL5             23
[05/20 21:03:54    107s] #-----------------------
[05/20 21:03:54    107s] #                  8145 
[05/20 21:03:54    107s] #
[05/20 21:03:54    107s] #detailRoute Statistics:
[05/20 21:03:54    107s] #Cpu time = 00:00:08
[05/20 21:03:54    107s] #Elapsed time = 00:00:08
[05/20 21:03:54    107s] #Increased memory = 1.55 (MB)
[05/20 21:03:54    107s] #Total memory = 895.64 (MB)
[05/20 21:03:54    107s] #Peak memory = 936.58 (MB)
[05/20 21:03:54    107s] #
[05/20 21:03:54    107s] #globalDetailRoute statistics:
[05/20 21:03:54    107s] #Cpu time = 00:00:10
[05/20 21:03:54    107s] #Elapsed time = 00:00:10
[05/20 21:03:54    107s] #Increased memory = 12.01 (MB)
[05/20 21:03:54    107s] #Total memory = 892.18 (MB)
[05/20 21:03:54    107s] #Peak memory = 936.58 (MB)
[05/20 21:03:54    107s] #Number of warnings = 30
[05/20 21:03:54    107s] #Total number of warnings = 31
[05/20 21:03:54    107s] #Number of fails = 0
[05/20 21:03:54    107s] #Total number of fails = 0
[05/20 21:03:54    107s] #Complete globalDetailRoute on Mon May 20 21:03:54 2019
[05/20 21:03:54    107s] #
[05/20 21:03:54    107s] #routeDesign: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 861.65 (MB), peak = 936.58 (MB)
[05/20 21:03:54    107s] 
[05/20 21:03:54    107s] *** Summary of all messages that are not suppressed in this session:
[05/20 21:03:54    107s] Severity  ID               Count  Summary                                  
[05/20 21:03:54    107s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/20 21:03:54    107s] *** Message Summary: 1 warning(s), 0 error(s)
[05/20 21:03:54    107s] 
[05/20 21:03:54    107s] ### 
[05/20 21:03:54    107s] ###   Scalability Statistics
[05/20 21:03:54    107s] ### 
[05/20 21:03:54    107s] ### --------------------------------+----------------+----------------+----------------+
[05/20 21:03:54    107s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/20 21:03:54    107s] ### --------------------------------+----------------+----------------+----------------+
[05/20 21:03:54    107s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/20 21:03:54    107s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[05/20 21:03:54    107s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/20 21:03:54    107s] ###   Entire Command                |        00:00:10|        00:00:10|             1.0|
[05/20 21:03:54    107s] ### --------------------------------+----------------+----------------+----------------+
[05/20 21:03:54    107s] ### 
[05/20 21:04:33    110s] <CMD> addTieHiLo -cell {TIELO TIEHI} -prefix LTIE
[05/20 21:04:33    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1125.1M
[05/20 21:04:33    110s] Core basic site is tsm12site
[05/20 21:04:33    110s] SiteArray: one-level site array dimensions = 37 x 308
[05/20 21:04:33    110s] SiteArray: use 45,584 bytes
[05/20 21:04:33    110s] SiteArray: current memory after site array memory allocation 1125.1M
[05/20 21:04:33    110s] SiteArray: FP blocked sites are writable
[05/20 21:04:33    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/20 21:04:33    110s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF:     Starting CMU at level 3, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1125.1M
[05/20 21:04:33    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1125.1MB).
[05/20 21:04:33    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1125.1M
[05/20 21:04:33    110s] Options: No distance constraint, No Fan-out constraint.
[05/20 21:04:33    110s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1125.1M
[05/20 21:04:33    110s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[05/20 21:04:33    110s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1125.1M
[05/20 21:04:33    110s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1125.1M
[05/20 21:04:33    110s] INFO: Total Number of Tie Cells (TIEHI) placed: 0  
[05/20 21:04:45    111s] <CMD> getFillerMode -quiet
[05/20 21:05:02    112s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
[05/20 21:05:02    112s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/20 21:05:02    112s] Type 'man IMPSP-5217' for more detail.
[05/20 21:05:02    112s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1125.1M
[05/20 21:05:02    112s] Core basic site is tsm12site
[05/20 21:05:02    112s] SiteArray: one-level site array dimensions = 37 x 308
[05/20 21:05:02    112s] SiteArray: use 45,584 bytes
[05/20 21:05:02    112s] SiteArray: current memory after site array memory allocation 1125.1M
[05/20 21:05:02    112s] SiteArray: FP blocked sites are writable
[05/20 21:05:02    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/20 21:05:02    112s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.012, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1125.1M
[05/20 21:05:02    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1125.1MB).
[05/20 21:05:02    112s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.043, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1125.1M
[05/20 21:05:02    112s]   Signal wire search tree: 20677 elements. (cpu=0:00:00.0, mem=0.0M)
[05/20 21:05:02    112s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.006, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1125.1M
[05/20 21:05:02    112s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:1125.1M
[05/20 21:05:03    112s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.080, REAL:0.081, MEM:1125.1M
[05/20 21:05:03    112s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:1125.1M
[05/20 21:05:03    112s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.000, REAL:0.000, MEM:1125.1M
[05/20 21:05:03    112s] AddFiller main function time CPU:0.080, REAL:0.081
[05/20 21:05:03    112s] Filler instance commit time CPU:0.030, REAL:0.021
[05/20 21:05:03    112s] *INFO: Adding fillers to top-module.
[05/20 21:05:03    112s] *INFO:   Added 1 filler inst  (cell FILL64 / prefix FILLER).
[05/20 21:05:03    112s] *INFO:   Added 14 filler insts (cell FILL32 / prefix FILLER).
[05/20 21:05:03    112s] *INFO:   Added 40 filler insts (cell FILL16 / prefix FILLER).
[05/20 21:05:03    112s] *INFO:   Added 87 filler insts (cell FILL8 / prefix FILLER).
[05/20 21:05:03    112s] *INFO:   Added 314 filler insts (cell FILL4 / prefix FILLER).
[05/20 21:05:03    112s] *INFO:   Added 499 filler insts (cell FILL2 / prefix FILLER).
[05/20 21:05:03    112s] *INFO:   Added 481 filler insts (cell FILL1 / prefix FILLER).
[05/20 21:05:03    112s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.080, REAL:0.083, MEM:1125.1M
[05/20 21:05:03    112s] *INFO: Total 1436 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[05/20 21:05:03    112s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.080, REAL:0.083, MEM:1125.1M
[05/20 21:05:03    112s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1125.1M
[05/20 21:05:03    112s] For 1436 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/20 21:05:03    112s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1125.1M
[05/20 21:05:03    112s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.080, REAL:0.085, MEM:1125.1M
[05/20 21:05:03    112s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.080, REAL:0.085, MEM:1125.1M
[05/20 21:05:03    112s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.140, REAL:0.145, MEM:1125.1M
[05/20 21:05:29    114s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[05/20 21:05:45    115s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/20 21:05:45    115s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix alu_postRoute -outDir timingReports
[05/20 21:05:45    115s] Switching SI Aware to true by default in postroute mode   
[05/20 21:05:45    115s]  Reset EOS DB
[05/20 21:05:45    115s] Ignoring AAE DB Resetting ...
[05/20 21:05:45    115s] Extraction called for design 'alu' of instances=2428 and nets=1132 using extraction engine 'postRoute' at effort level 'low' .
[05/20 21:05:45    115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 21:05:45    115s] Type 'man IMPEXT-3530' for more detail.
[05/20 21:05:45    115s] PostRoute (effortLevel low) RC Extraction called for design alu.
[05/20 21:05:45    115s] RC Extraction called in multi-corner(1) mode.
[05/20 21:05:45    115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 21:05:45    115s] Type 'man IMPEXT-6197' for more detail.
[05/20 21:05:45    115s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/20 21:05:45    115s] * Layer Id             : 1 - M1
[05/20 21:05:45    115s]       Thickness        : 0.26
[05/20 21:05:45    115s]       Min Width        : 0.16
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] * Layer Id             : 2 - M2
[05/20 21:05:45    115s]       Thickness        : 0.35
[05/20 21:05:45    115s]       Min Width        : 0.2
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] * Layer Id             : 3 - M3
[05/20 21:05:45    115s]       Thickness        : 0.35
[05/20 21:05:45    115s]       Min Width        : 0.2
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] * Layer Id             : 4 - M4
[05/20 21:05:45    115s]       Thickness        : 0.35
[05/20 21:05:45    115s]       Min Width        : 0.2
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] * Layer Id             : 5 - M5
[05/20 21:05:45    115s]       Thickness        : 0.35
[05/20 21:05:45    115s]       Min Width        : 0.2
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] * Layer Id             : 6 - M6
[05/20 21:05:45    115s]       Thickness        : 0.35
[05/20 21:05:45    115s]       Min Width        : 0.2
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] * Layer Id             : 7 - M7
[05/20 21:05:45    115s]       Thickness        : 0.35
[05/20 21:05:45    115s]       Min Width        : 0.2
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] * Layer Id             : 8 - M8
[05/20 21:05:45    115s]       Thickness        : 0.9
[05/20 21:05:45    115s]       Min Width        : 0.44
[05/20 21:05:45    115s]       Layer Dielectric : 4.1
[05/20 21:05:45    115s] extractDetailRC Option : -outfile /tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d  -basic
[05/20 21:05:45    115s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/20 21:05:45    115s]       RC Corner Indexes            0   
[05/20 21:05:45    115s] Capacitance Scaling Factor   : 1.00000 
[05/20 21:05:45    115s] Coupling Cap. Scaling Factor : 1.00000 
[05/20 21:05:45    115s] Resistance Scaling Factor    : 1.00000 
[05/20 21:05:45    115s] Clock Cap. Scaling Factor    : 1.00000 
[05/20 21:05:45    115s] Clock Res. Scaling Factor    : 1.00000 
[05/20 21:05:45    115s] Shrink Factor                : 1.00000
[05/20 21:05:45    115s] Initializing multi-corner resistance tables ...
[05/20 21:05:45    115s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1125.1M)
[05/20 21:05:45    115s] Creating parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d' for storing RC.
[05/20 21:05:45    116s] Extracted 10.0144% (CPU Time= 0:00:00.0  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 20.0128% (CPU Time= 0:00:00.0  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 30.0112% (CPU Time= 0:00:00.0  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 40.0096% (CPU Time= 0:00:00.0  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 50.016% (CPU Time= 0:00:00.1  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 60.0144% (CPU Time= 0:00:00.1  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 70.0128% (CPU Time= 0:00:00.1  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 80.0112% (CPU Time= 0:00:00.1  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 90.0096% (CPU Time= 0:00:00.1  MEM= 1185.1M)
[05/20 21:05:45    116s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1185.1M)
[05/20 21:05:45    116s] Number of Extracted Resistors     : 20677
[05/20 21:05:45    116s] Number of Extracted Ground Cap.   : 21797
[05/20 21:05:45    116s] Number of Extracted Coupling Cap. : 49164
[05/20 21:05:45    116s] Opening parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d' for reading.
[05/20 21:05:45    116s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/20 21:05:45    116s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1145.1M)
[05/20 21:05:45    116s] Creating parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb_Filter.rcdb.d' for storing RC.
[05/20 21:05:46    116s] Closing parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d'. 1122 times net's RC data read were performed.
[05/20 21:05:46    116s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1153.113M)
[05/20 21:05:46    116s] Opening parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d' for reading.
[05/20 21:05:46    116s] processing rcdb (/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d) for hinst (top) of cell (alu);
[05/20 21:05:46    116s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1153.113M)
[05/20 21:05:46    116s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1153.113M)
[05/20 21:05:46    116s] Starting SI iteration 1 using Infinite Timing Windows
[05/20 21:05:46    116s] #################################################################################
[05/20 21:05:46    116s] # Design Stage: PostRoute
[05/20 21:05:46    116s] # Design Name: alu
[05/20 21:05:46    116s] # Design Mode: 90nm
[05/20 21:05:46    116s] # Analysis Mode: MMMC OCV 
[05/20 21:05:46    116s] # Parasitics Mode: SPEF/RCDB
[05/20 21:05:46    116s] # Signoff Settings: SI On 
[05/20 21:05:46    116s] #################################################################################
[05/20 21:05:46    116s] AAE_INFO: 1 threads acquired from CTE.
[05/20 21:05:46    116s] Setting infinite Tws ...
[05/20 21:05:46    116s] First Iteration Infinite Tw... 
[05/20 21:05:46    116s] Calculate early delays in OCV mode...
[05/20 21:05:46    116s] Calculate late delays in OCV mode...
[05/20 21:05:46    116s] Calculate early delays in OCV mode...
[05/20 21:05:46    116s] Calculate late delays in OCV mode...
[05/20 21:05:46    116s] Calculate early delays in OCV mode...
[05/20 21:05:46    116s] Calculate late delays in OCV mode...
[05/20 21:05:46    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 1151.1M, InitMEM = 1151.1M)
[05/20 21:05:46    116s] Start delay calculation (fullDC) (1 T). (MEM=1151.11)
[05/20 21:05:46    116s] Initializing multi-corner resistance tables ...
[05/20 21:05:47    116s] End AAE Lib Interpolated Model. (MEM=1165.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:05:47    116s] Opening parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d' for reading.
[05/20 21:05:47    116s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1166.0M)
[05/20 21:05:47    116s] AAE_INFO: 1 threads acquired from CTE.
[05/20 21:05:47    117s] Total number of fetched objects 1154
[05/20 21:05:47    117s] AAE_INFO-618: Total number of nets in the design is 1132,  100.0 percent of the nets selected for SI analysis
[05/20 21:05:48    118s] Total number of fetched objects 1154
[05/20 21:05:48    118s] AAE_INFO-618: Total number of nets in the design is 1132,  100.0 percent of the nets selected for SI analysis
[05/20 21:05:49    118s] Total number of fetched objects 1154
[05/20 21:05:49    118s] AAE_INFO-618: Total number of nets in the design is 1132,  100.0 percent of the nets selected for SI analysis
[05/20 21:05:49    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:05:49    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:05:49    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:05:49    118s] End delay calculation. (MEM=1213.66 CPU=0:00:01.9 REAL=0:00:02.0)
[05/20 21:05:49    118s] End delay calculation (fullDC). (MEM=1213.66 CPU=0:00:02.2 REAL=0:00:03.0)
[05/20 21:05:49    118s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1213.7M) ***
[05/20 21:05:49    119s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1213.7M)
[05/20 21:05:49    119s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/20 21:05:49    119s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1213.7M)
[05/20 21:05:49    119s] Starting SI iteration 2
[05/20 21:05:49    119s] AAE_INFO: 1 threads acquired from CTE.
[05/20 21:05:49    119s] Calculate early delays in OCV mode...
[05/20 21:05:49    119s] Calculate late delays in OCV mode...
[05/20 21:05:49    119s] Calculate early delays in OCV mode...
[05/20 21:05:49    119s] Calculate late delays in OCV mode...
[05/20 21:05:49    119s] Calculate early delays in OCV mode...
[05/20 21:05:49    119s] Calculate late delays in OCV mode...
[05/20 21:05:49    119s] Start delay calculation (fullDC) (1 T). (MEM=1180.39)
[05/20 21:05:49    119s] End AAE Lib Interpolated Model. (MEM=1180.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:05:49    119s] Glitch Analysis: View av_func_mode_fast -- Total Number of Nets Skipped = 0. 
[05/20 21:05:49    119s] Glitch Analysis: View av_func_mode_fast -- Total Number of Nets Analyzed = 0. 
[05/20 21:05:49    119s] Total number of fetched objects 1154
[05/20 21:05:49    119s] AAE_INFO-618: Total number of nets in the design is 1132,  0.1 percent of the nets selected for SI analysis
[05/20 21:05:49    119s] Glitch Analysis: View av_func_mode_slow -- Total Number of Nets Skipped = 0. 
[05/20 21:05:49    119s] Glitch Analysis: View av_func_mode_slow -- Total Number of Nets Analyzed = 0. 
[05/20 21:05:49    119s] Total number of fetched objects 1154
[05/20 21:05:49    119s] AAE_INFO-618: Total number of nets in the design is 1132,  0.1 percent of the nets selected for SI analysis
[05/20 21:05:49    119s] Glitch Analysis: View av_func_mode_typical -- Total Number of Nets Skipped = 0. 
[05/20 21:05:49    119s] Glitch Analysis: View av_func_mode_typical -- Total Number of Nets Analyzed = 1154. 
[05/20 21:05:49    119s] Total number of fetched objects 1154
[05/20 21:05:49    119s] AAE_INFO-618: Total number of nets in the design is 1132,  0.1 percent of the nets selected for SI analysis
[05/20 21:05:49    119s] End delay calculation. (MEM=1167.46 CPU=0:00:00.1 REAL=0:00:00.0)
[05/20 21:05:49    119s] End delay calculation (fullDC). (MEM=1167.46 CPU=0:00:00.1 REAL=0:00:00.0)
[05/20 21:05:49    119s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1167.5M) ***
[05/20 21:05:49    119s] Effort level <high> specified for reg2reg path_group
[05/20 21:05:49    119s] End AAE Lib Interpolated Model. (MEM=1150.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 21:05:49    119s] Begin: glitch net info
[05/20 21:05:49    119s] glitch slack range: number of glitch nets
[05/20 21:05:49    119s] glitch slack < -0.32 : 0
[05/20 21:05:49    119s] -0.32 < glitch slack < -0.28 : 0
[05/20 21:05:49    119s] -0.28 < glitch slack < -0.24 : 0
[05/20 21:05:49    119s] -0.24 < glitch slack < -0.2 : 0
[05/20 21:05:49    119s] -0.2 < glitch slack < -0.16 : 0
[05/20 21:05:49    119s] -0.16 < glitch slack < -0.12 : 0
[05/20 21:05:49    119s] -0.12 < glitch slack < -0.08 : 0
[05/20 21:05:49    119s] -0.08 < glitch slack < -0.04 : 0
[05/20 21:05:49    119s] -0.04 < glitch slack : 0
[05/20 21:05:49    119s] End: glitch net info
[05/20 21:05:49    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1150.4M
[05/20 21:05:49    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1150.4M
[05/20 21:05:49    119s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1150.4M
[05/20 21:05:49    119s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1150.4M
[05/20 21:05:49    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1150.4M
[05/20 21:05:49    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1150.4M
[05/20 21:05:51    119s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_fast av_func_mode_slow av_func_mode_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.764  |   N/A   |  7.764  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     83 (83)      |   -0.319   |     83 (83)      |
|   max_tran     |     40 (883)     |   -7.083   |     40 (883)     |
|   max_fanout   |    100 (100)     |    -64     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.784%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[05/20 21:05:51    119s] Total CPU time: 3.95 sec
[05/20 21:05:51    119s] Total Real time: 6.0 sec
[05/20 21:05:51    119s] Total Memory Usage: 1163.652344 Mbytes
[05/20 21:05:51    119s] Info: pop threads available for lower-level modules during optimization.
[05/20 21:05:51    119s] Reset AAE Options
[05/20 21:06:13    121s] <CMD> getMultiCpuUsage -localCpu
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -quiet -area
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -check_implant -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -check_only -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/20 21:06:13    121s] <CMD> get_verify_drc_mode -limit -quiet
[05/20 21:06:17    121s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report alu.drc.rpt -limit 1000
[05/20 21:06:17    121s] <CMD> verify_drc
[05/20 21:06:17    121s] #-report alu.drc.rpt                     # string, default="", user setting
[05/20 21:06:17    121s]  *** Starting Verify DRC (MEM: 1163.7) ***
[05/20 21:06:17    121s] 
[05/20 21:06:17    121s]   VERIFY DRC ...... Starting Verification
[05/20 21:06:17    121s]   VERIFY DRC ...... Initializing
[05/20 21:06:17    121s]   VERIFY DRC ...... Deleting Existing Violations
[05/20 21:06:17    121s]   VERIFY DRC ...... Creating Sub-Areas
[05/20 21:06:17    121s]   VERIFY DRC ...... Using new threading
[05/20 21:06:17    121s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 161.920 157.030} 1 of 1
[05/20 21:06:18    122s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/20 21:06:18    122s] 
[05/20 21:06:18    122s]   Verification Complete : 0 Viols.
[05/20 21:06:18    122s] 
[05/20 21:06:18    122s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 1.0M) ***
[05/20 21:06:18    122s] 
[05/20 21:06:18    122s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/20 21:06:23    122s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/20 21:06:23    122s] <CMD> verifyGeometry
[05/20 21:06:23    122s]  *** Starting Verify Geometry (MEM: 1164.7) ***
[05/20 21:06:23    122s] 
[05/20 21:06:23    122s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/20 21:06:23    122s]   VERIFY GEOMETRY ...... Starting Verification
[05/20 21:06:23    122s]   VERIFY GEOMETRY ...... Initializing
[05/20 21:06:23    122s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/20 21:06:23    122s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/20 21:06:23    122s]                   ...... bin size: 8320
[05/20 21:06:23    122s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[05/20 21:06:24    123s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 21:06:24    123s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 21:06:24    123s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 21:06:24    123s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 21:06:24    123s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/20 21:06:24    123s] VG: elapsed time: 1.00
[05/20 21:06:24    123s] Begin Summary ...
[05/20 21:06:24    123s]   Cells       : 0
[05/20 21:06:24    123s]   SameNet     : 0
[05/20 21:06:24    123s]   Wiring      : 0
[05/20 21:06:24    123s]   Antenna     : 0
[05/20 21:06:24    123s]   Short       : 0
[05/20 21:06:24    123s]   Overlap     : 0
[05/20 21:06:24    123s] End Summary
[05/20 21:06:24    123s] 
[05/20 21:06:24    123s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/20 21:06:24    123s] 
[05/20 21:06:24    123s] **********End: VERIFY GEOMETRY**********
[05/20 21:06:24    123s]  *** verify geometry (CPU: 0:00:00.9  MEM: 96.6M)
[05/20 21:06:24    123s] 
[05/20 21:06:24    123s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/20 21:06:29    123s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/20 21:06:29    123s] VERIFY_CONNECTIVITY use new engine.
[05/20 21:06:29    123s] 
[05/20 21:06:29    123s] ******** Start: VERIFY CONNECTIVITY ********
[05/20 21:06:29    123s] Start Time: Mon May 20 21:06:29 2019
[05/20 21:06:29    123s] 
[05/20 21:06:29    123s] Design Name: alu
[05/20 21:06:29    123s] Database Units: 2000
[05/20 21:06:29    123s] Design Boundary: (0.0000, 0.0000) (161.9200, 157.0300)
[05/20 21:06:29    123s] Error Limit = 1000; Warning Limit = 50
[05/20 21:06:29    123s] Check all nets
[05/20 21:06:29    123s] 
[05/20 21:06:29    123s] Begin Summary 
[05/20 21:06:29    123s]   Found no problems or warnings.
[05/20 21:06:29    123s] End Summary
[05/20 21:06:29    123s] 
[05/20 21:06:29    123s] End Time: Mon May 20 21:06:29 2019
[05/20 21:06:29    123s] Time Elapsed: 0:00:00.0
[05/20 21:06:29    123s] 
[05/20 21:06:29    123s] ******** End: VERIFY CONNECTIVITY ********
[05/20 21:06:29    123s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/20 21:06:29    123s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[05/20 21:06:29    123s] 
[05/20 21:06:52    125s] <CMD> reset_parasitics
[05/20 21:06:52    125s] Closing parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d'. 1122 times net's RC data read were performed.
[05/20 21:06:52    125s] Performing RC Extraction ...
[05/20 21:06:52    125s] <CMD> extractRC
[05/20 21:06:52    125s] Extraction called for design 'alu' of instances=2428 and nets=1132 using extraction engine 'postRoute' at effort level 'low' .
[05/20 21:06:52    125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 21:06:52    125s] Type 'man IMPEXT-3530' for more detail.
[05/20 21:06:52    125s] PostRoute (effortLevel low) RC Extraction called for design alu.
[05/20 21:06:52    125s] RC Extraction called in multi-corner(1) mode.
[05/20 21:06:52    125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 21:06:52    125s] Type 'man IMPEXT-6197' for more detail.
[05/20 21:06:52    125s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/20 21:06:52    125s] * Layer Id             : 1 - M1
[05/20 21:06:52    125s]       Thickness        : 0.26
[05/20 21:06:52    125s]       Min Width        : 0.16
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] * Layer Id             : 2 - M2
[05/20 21:06:52    125s]       Thickness        : 0.35
[05/20 21:06:52    125s]       Min Width        : 0.2
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] * Layer Id             : 3 - M3
[05/20 21:06:52    125s]       Thickness        : 0.35
[05/20 21:06:52    125s]       Min Width        : 0.2
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] * Layer Id             : 4 - M4
[05/20 21:06:52    125s]       Thickness        : 0.35
[05/20 21:06:52    125s]       Min Width        : 0.2
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] * Layer Id             : 5 - M5
[05/20 21:06:52    125s]       Thickness        : 0.35
[05/20 21:06:52    125s]       Min Width        : 0.2
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] * Layer Id             : 6 - M6
[05/20 21:06:52    125s]       Thickness        : 0.35
[05/20 21:06:52    125s]       Min Width        : 0.2
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] * Layer Id             : 7 - M7
[05/20 21:06:52    125s]       Thickness        : 0.35
[05/20 21:06:52    125s]       Min Width        : 0.2
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] * Layer Id             : 8 - M8
[05/20 21:06:52    125s]       Thickness        : 0.9
[05/20 21:06:52    125s]       Min Width        : 0.44
[05/20 21:06:52    125s]       Layer Dielectric : 4.1
[05/20 21:06:52    125s] extractDetailRC Option : -outfile /tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d -maxResLength 200  -basic
[05/20 21:06:52    125s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/20 21:06:52    125s]       RC Corner Indexes            0   
[05/20 21:06:52    125s] Capacitance Scaling Factor   : 1.00000 
[05/20 21:06:52    125s] Coupling Cap. Scaling Factor : 1.00000 
[05/20 21:06:52    125s] Resistance Scaling Factor    : 1.00000 
[05/20 21:06:52    125s] Clock Cap. Scaling Factor    : 1.00000 
[05/20 21:06:52    125s] Clock Res. Scaling Factor    : 1.00000 
[05/20 21:06:52    125s] Shrink Factor                : 1.00000
[05/20 21:06:52    125s] Initializing multi-corner resistance tables ...
[05/20 21:06:52    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1261.2M)
[05/20 21:06:52    125s] Creating parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d' for storing RC.
[05/20 21:06:52    125s] Extracted 10.0144% (CPU Time= 0:00:00.0  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 20.0128% (CPU Time= 0:00:00.0  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 30.0112% (CPU Time= 0:00:00.0  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 40.0096% (CPU Time= 0:00:00.0  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 50.016% (CPU Time= 0:00:00.1  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 60.0144% (CPU Time= 0:00:00.1  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 70.0128% (CPU Time= 0:00:00.1  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 80.0112% (CPU Time= 0:00:00.1  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 90.0096% (CPU Time= 0:00:00.1  MEM= 1309.3M)
[05/20 21:06:52    125s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1309.3M)
[05/20 21:06:53    125s] Number of Extracted Resistors     : 20677
[05/20 21:06:53    125s] Number of Extracted Ground Cap.   : 21797
[05/20 21:06:53    125s] Number of Extracted Coupling Cap. : 49164
[05/20 21:06:53    125s] Opening parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d' for reading.
[05/20 21:06:53    125s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/20 21:06:53    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1278.0M)
[05/20 21:06:53    125s] Creating parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb_Filter.rcdb.d' for storing RC.
[05/20 21:06:53    125s] Closing parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d'. 1122 times net's RC data read were performed.
[05/20 21:06:53    125s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1277.973M)
[05/20 21:06:53    125s] Opening parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d' for reading.
[05/20 21:06:53    125s] processing rcdb (/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d) for hinst (top) of cell (alu);
[05/20 21:06:53    125s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1277.973M)
[05/20 21:06:53    125s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1277.973M)
[05/20 21:06:53    125s] <CMD> rcOut -spef alu.spef
[05/20 21:06:53    125s] Opening parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d' for reading.
[05/20 21:06:53    125s] RC Out has the following PVT Info:
[05/20 21:06:53    125s]    RC-typical 
[05/20 21:06:53    125s] Dumping Spef file.....
[05/20 21:06:53    125s] Printing D_NET...
[05/20 21:06:53    126s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1258.7M)
[05/20 21:06:53    126s] Closing parasitic data file '/tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d'. 1122 times net's RC data read were performed.
[05/20 21:07:39    130s] <CMD> streamOut alu.gds2 -libName DesignLib -structureName alu -merge { tsmc13.gds2 } -stripes 1 -outputMacros -units 2000 -mode ALL
[05/20 21:07:39    130s] Finding the highest version number among the merge files
[05/20 21:07:39    130s] Merge file: tsmc13.gds2 has version number: 5
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Parse map file...
[05/20 21:07:39    130s] Writing GDSII file ...
[05/20 21:07:39    130s] 	****** db unit per micron = 2000 ******
[05/20 21:07:39    130s] 	****** output gds2 file unit per micron = 2000 ******
[05/20 21:07:39    130s] 	****** unit scaling factor = 1 ******
[05/20 21:07:39    130s] Output for instance
[05/20 21:07:39    130s] Output for bump
[05/20 21:07:39    130s] Output for physical terminals
[05/20 21:07:39    130s] Output for logical terminals
[05/20 21:07:39    130s] Output for regular nets
[05/20 21:07:39    130s] Output for special nets and metal fills
[05/20 21:07:39    130s] Output for via structure generation
[05/20 21:07:39    130s] Statistics for GDS generated (version 5)
[05/20 21:07:39    130s] ----------------------------------------
[05/20 21:07:39    130s] Stream Out Layer Mapping Information:
[05/20 21:07:39    130s] GDS Layer Number          GDS Layer Name
[05/20 21:07:39    130s] ----------------------------------------
[05/20 21:07:39    130s]     163                             COMP
[05/20 21:07:39    130s]     164                          DIEAREA
[05/20 21:07:39    130s]     1                             METAL1
[05/20 21:07:39    130s]     2                             METAL1
[05/20 21:07:39    130s]     3                             METAL1
[05/20 21:07:39    130s]     4                             METAL1
[05/20 21:07:39    130s]     7                             METAL1
[05/20 21:07:39    130s]     5                             METAL1
[05/20 21:07:39    130s]     6                             METAL1
[05/20 21:07:39    130s]     8                             METAL1
[05/20 21:07:39    130s]     9                             METAL1
[05/20 21:07:39    130s]     10                            METAL1
[05/20 21:07:39    130s]     15                             VIA12
[05/20 21:07:39    130s]     16                             VIA12
[05/20 21:07:39    130s]     19                             VIA12
[05/20 21:07:39    130s]     17                             VIA12
[05/20 21:07:39    130s]     18                             VIA12
[05/20 21:07:39    130s]     20                             VIA12
[05/20 21:07:39    130s]     21                             VIA12
[05/20 21:07:39    130s]     22                            METAL2
[05/20 21:07:39    130s]     23                            METAL2
[05/20 21:07:39    130s]     24                            METAL2
[05/20 21:07:39    130s]     25                            METAL2
[05/20 21:07:39    130s]     28                            METAL2
[05/20 21:07:39    130s]     26                            METAL2
[05/20 21:07:39    130s]     27                            METAL2
[05/20 21:07:39    130s]     29                            METAL2
[05/20 21:07:39    130s]     30                            METAL2
[05/20 21:07:39    130s]     31                            METAL2
[05/20 21:07:39    130s]     36                             VIA23
[05/20 21:07:39    130s]     37                             VIA23
[05/20 21:07:39    130s]     40                             VIA23
[05/20 21:07:39    130s]     38                             VIA23
[05/20 21:07:39    130s]     39                             VIA23
[05/20 21:07:39    130s]     41                             VIA23
[05/20 21:07:39    130s]     42                             VIA23
[05/20 21:07:39    130s]     43                            METAL3
[05/20 21:07:39    130s]     44                            METAL3
[05/20 21:07:39    130s]     45                            METAL3
[05/20 21:07:39    130s]     46                            METAL3
[05/20 21:07:39    130s]     49                            METAL3
[05/20 21:07:39    130s]     47                            METAL3
[05/20 21:07:39    130s]     48                            METAL3
[05/20 21:07:39    130s]     50                            METAL3
[05/20 21:07:39    130s]     51                            METAL3
[05/20 21:07:39    130s]     52                            METAL3
[05/20 21:07:39    130s]     57                             VIA34
[05/20 21:07:39    130s]     58                             VIA34
[05/20 21:07:39    130s]     61                             VIA34
[05/20 21:07:39    130s]     59                             VIA34
[05/20 21:07:39    130s]     60                             VIA34
[05/20 21:07:39    130s]     62                             VIA34
[05/20 21:07:39    130s]     63                             VIA34
[05/20 21:07:39    130s]     64                            METAL4
[05/20 21:07:39    130s]     65                            METAL4
[05/20 21:07:39    130s]     66                            METAL4
[05/20 21:07:39    130s]     67                            METAL4
[05/20 21:07:39    130s]     70                            METAL4
[05/20 21:07:39    130s]     68                            METAL4
[05/20 21:07:39    130s]     69                            METAL4
[05/20 21:07:39    130s]     71                            METAL4
[05/20 21:07:39    130s]     72                            METAL4
[05/20 21:07:39    130s]     73                            METAL4
[05/20 21:07:39    130s]     78                             VIA45
[05/20 21:07:39    130s]     79                             VIA45
[05/20 21:07:39    130s]     82                             VIA45
[05/20 21:07:39    130s]     80                             VIA45
[05/20 21:07:39    130s]     81                             VIA45
[05/20 21:07:39    130s]     83                             VIA45
[05/20 21:07:39    130s]     84                             VIA45
[05/20 21:07:39    130s]     85                            METAL5
[05/20 21:07:39    130s]     86                            METAL5
[05/20 21:07:39    130s]     87                            METAL5
[05/20 21:07:39    130s]     88                            METAL5
[05/20 21:07:39    130s]     91                            METAL5
[05/20 21:07:39    130s]     89                            METAL5
[05/20 21:07:39    130s]     90                            METAL5
[05/20 21:07:39    130s]     92                            METAL5
[05/20 21:07:39    130s]     93                            METAL5
[05/20 21:07:39    130s]     94                            METAL5
[05/20 21:07:39    130s]     99                             VIA56
[05/20 21:07:39    130s]     100                            VIA56
[05/20 21:07:39    130s]     103                            VIA56
[05/20 21:07:39    130s]     101                            VIA56
[05/20 21:07:39    130s]     102                            VIA56
[05/20 21:07:39    130s]     104                            VIA56
[05/20 21:07:39    130s]     105                            VIA56
[05/20 21:07:39    130s]     106                           METAL6
[05/20 21:07:39    130s]     107                           METAL6
[05/20 21:07:39    130s]     108                           METAL6
[05/20 21:07:39    130s]     109                           METAL6
[05/20 21:07:39    130s]     112                           METAL6
[05/20 21:07:39    130s]     110                           METAL6
[05/20 21:07:39    130s]     111                           METAL6
[05/20 21:07:39    130s]     113                           METAL6
[05/20 21:07:39    130s]     114                           METAL6
[05/20 21:07:39    130s]     115                           METAL6
[05/20 21:07:39    130s]     120                            VIA67
[05/20 21:07:39    130s]     121                            VIA67
[05/20 21:07:39    130s]     124                            VIA67
[05/20 21:07:39    130s]     122                            VIA67
[05/20 21:07:39    130s]     123                            VIA67
[05/20 21:07:39    130s]     125                            VIA67
[05/20 21:07:39    130s]     126                            VIA67
[05/20 21:07:39    130s]     127                           METAL7
[05/20 21:07:39    130s]     128                           METAL7
[05/20 21:07:39    130s]     129                           METAL7
[05/20 21:07:39    130s]     130                           METAL7
[05/20 21:07:39    130s]     133                           METAL7
[05/20 21:07:39    130s]     131                           METAL7
[05/20 21:07:39    130s]     132                           METAL7
[05/20 21:07:39    130s]     134                           METAL7
[05/20 21:07:39    130s]     135                           METAL7
[05/20 21:07:39    130s]     136                           METAL7
[05/20 21:07:39    130s]     141                            VIA78
[05/20 21:07:39    130s]     142                            VIA78
[05/20 21:07:39    130s]     145                            VIA78
[05/20 21:07:39    130s]     143                            VIA78
[05/20 21:07:39    130s]     144                            VIA78
[05/20 21:07:39    130s]     146                            VIA78
[05/20 21:07:39    130s]     147                            VIA78
[05/20 21:07:39    130s]     148                           METAL8
[05/20 21:07:39    130s]     149                           METAL8
[05/20 21:07:39    130s]     150                           METAL8
[05/20 21:07:39    130s]     151                           METAL8
[05/20 21:07:39    130s]     154                           METAL8
[05/20 21:07:39    130s]     152                           METAL8
[05/20 21:07:39    130s]     153                           METAL8
[05/20 21:07:39    130s]     155                           METAL8
[05/20 21:07:39    130s]     156                           METAL8
[05/20 21:07:39    130s]     157                           METAL8
[05/20 21:07:39    130s]     11                            METAL1
[05/20 21:07:39    130s]     12                            METAL1
[05/20 21:07:39    130s]     13                            METAL1
[05/20 21:07:39    130s]     14                            METAL1
[05/20 21:07:39    130s]     32                            METAL2
[05/20 21:07:39    130s]     33                            METAL2
[05/20 21:07:39    130s]     34                            METAL2
[05/20 21:07:39    130s]     35                            METAL2
[05/20 21:07:39    130s]     53                            METAL3
[05/20 21:07:39    130s]     54                            METAL3
[05/20 21:07:39    130s]     55                            METAL3
[05/20 21:07:39    130s]     56                            METAL3
[05/20 21:07:39    130s]     74                            METAL4
[05/20 21:07:39    130s]     75                            METAL4
[05/20 21:07:39    130s]     76                            METAL4
[05/20 21:07:39    130s]     77                            METAL4
[05/20 21:07:39    130s]     95                            METAL5
[05/20 21:07:39    130s]     96                            METAL5
[05/20 21:07:39    130s]     97                            METAL5
[05/20 21:07:39    130s]     98                            METAL5
[05/20 21:07:39    130s]     116                           METAL6
[05/20 21:07:39    130s]     117                           METAL6
[05/20 21:07:39    130s]     118                           METAL6
[05/20 21:07:39    130s]     119                           METAL6
[05/20 21:07:39    130s]     137                           METAL7
[05/20 21:07:39    130s]     138                           METAL7
[05/20 21:07:39    130s]     139                           METAL7
[05/20 21:07:39    130s]     140                           METAL7
[05/20 21:07:39    130s]     158                           METAL8
[05/20 21:07:39    130s]     159                           METAL8
[05/20 21:07:39    130s]     160                           METAL8
[05/20 21:07:39    130s]     161                           METAL8
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Stream Out Information Processed for GDS version 5:
[05/20 21:07:39    130s] Units: 2000 DBU
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Object                             Count
[05/20 21:07:39    130s] ----------------------------------------
[05/20 21:07:39    130s] Instances                           2428
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Ports/Pins                           102
[05/20 21:07:39    130s]     metal layer METAL1               102
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Nets                               12532
[05/20 21:07:39    130s]     metal layer METAL1              1751
[05/20 21:07:39    130s]     metal layer METAL2              6267
[05/20 21:07:39    130s]     metal layer METAL3              3479
[05/20 21:07:39    130s]     metal layer METAL4               802
[05/20 21:07:39    130s]     metal layer METAL5               218
[05/20 21:07:39    130s]     metal layer METAL6                15
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s]     Via Instances                   8145
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Special Nets                         122
[05/20 21:07:39    130s]     metal layer METAL1               118
[05/20 21:07:39    130s]     metal layer METAL2                 4
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s]     Via Instances                     84
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Metal Fills                            0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s]     Via Instances                      0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Metal FillOPCs                         0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s]     Via Instances                      0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Metal FillDRCs                         0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s]     Via Instances                      0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Text                                1226
[05/20 21:07:39    130s]     metal layer METAL1               342
[05/20 21:07:39    130s]     metal layer METAL2               601
[05/20 21:07:39    130s]     metal layer METAL3               208
[05/20 21:07:39    130s]     metal layer METAL4                59
[05/20 21:07:39    130s]     metal layer METAL5                13
[05/20 21:07:39    130s]     metal layer METAL6                 3
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Blockages                              0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Custom Text                            0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Custom Box                             0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Trim Metal                             0
[05/20 21:07:39    130s] 
[05/20 21:07:39    130s] Merging with GDS libraries
[05/20 21:07:39    130s] Scanning GDS file tsmc13.gds2 to register cell name ......
[05/20 21:07:39    130s] Merging GDS file tsmc13.gds2 ......
[05/20 21:07:39    130s] 	****** Merge file: tsmc13.gds2 has version number: 5.
[05/20 21:07:39    130s] 	****** Merge file: tsmc13.gds2 has units: 1000 per micron.
[05/20 21:07:39    130s] 	****** unit scaling factor = 2 ******
[05/20 21:07:39    130s] Output for cells
[05/20 21:07:39    130s] ######Streamout is finished!
