ISim log file
Running: C:\Users\James\Desktop\iDriveSync\IDrive-Sync\DSD LAB\lab9_uart_rx\tb_uart_rx_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -view C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab9_uart_rx/1.wcfg -wdb C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab9_uart_rx/tb_uart_rx_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# run 3ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
              260000: PASS, Period register read/write
              360000: PASS, writing UART RXEN bit = 1.
            83710000: PASS,got expected serial out of 039
           591270000: PASS,got expected serial out of 012
           591330000: PASS,got expected serial out of 0d3
           591390000: PASS,got expected serial out of 0b7
Testing bad stop bit
           674730000: PASS,received expected framing error
Testing bad start bit
           757970000: PASS,received expected framing error
           841210000: PASS,got expected serial out of 084
          2338900000: PASS, reading UART OVERRUN bit: 0.
          2422180000: PASS, reading UART OVERRUN bit: 1.
          2422260000: PASS, writing UART RXEN bit = 0.
          2422360000: PASS, reading UART OVERRUN bit: 0.
          2422400000: PASS, reading UART DATARDY bit.
          2422480000: PASS, writing UART RXEN bit = 1.
          2505830000: PASS,got expected serial out of 0a7
          2505840000: All vectors done.
          2505840000: PASS, no errors during simulation.
