// Seed: 1174349580
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output supply0 id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0][1 : -1] id_6;
  assign id_5 = 1'b0;
  wire id_7;
  assign id_6[-1+1] = "";
endmodule
module module_1 #(
    parameter id_1 = 32'd10
) (
    input tri id_0,
    input wand _id_1,
    input supply0 id_2,
    output wor id_3
);
  logic [7:0]["" : -1] id_5;
  wire id_6;
  wire id_7;
  logic id_8;
  assign id_5[id_1] = -1'd0 - {-1{-1}};
  wire id_9;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8
  );
endmodule
