# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FOC_BLDC.gen/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN_sim_netlist.v" \
"../../../../FOC_BLDC.gen/sources_1/ip/PID_DSP/PID_DSP_sim_netlist.v" \
"../../../../FOC_BLDC.gen/sources_1/ip/MULTIPLY_DSP/MULTIPLY_DSP_sim_netlist.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
