Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb  4 14:31:38 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |             355 |           84 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             263 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                  Enable Signal                                                  |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                      |                                                                                                                            |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                              | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                          |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                      |                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/flow_control_loop_pipe_sequential_init_U/E[0]                    |                                                                                                                            |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_read_a_fu_129/flow_control_loop_pipe_sequential_init_U/k_fu_70            |                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_a_U/E[0]                                                                     |                                                                                                                            |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                      | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                                      |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/flow_control_loop_pipe_sequential_init_U/n_fu_78       |                                                                                                                            |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_a_U/load_p2                                                                  |                                                                                                                            |                5 |             32 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/load_p1                                                              |                                                                                                                            |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_r_U/E[0]                                                                  |                                                                                                                            |               18 |             32 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2                                                               |                                                                                                                            |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/load_p2                                                |                                                                                                                            |               13 |             32 |         2.46 |
|  ap_clk      |                                                                                                                 |                                                                                                                            |               18 |             40 |         2.22 |
|  ap_clk      |                                                                                                                 | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                          |               13 |             46 |         3.54 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/CEP                             |                                                                                                                            |               43 |            172 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/flow_control_loop_pipe_sequential_init_U/reg_1_fu_86_0 | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/flow_control_loop_pipe_sequential_init_U/icmp_ln16_reg_602_reg[0] |               64 |            256 |         4.00 |
+--------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


