Qflow placement logfile created on Fri Feb 28 07:35:32 KST 2025
Running vlog2Cel to generate input files for graywolf
vlog2Cel  -l  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef -u 100 -o /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/layout/output_terminal.cel /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtlnopwr.v
No output_terminal.cel1 file found for project. . . no partial blockages to apply to layout.
Running decongest to set initial density of 0.4
decongest.tcl output_terminal  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef FILL,,, 0.4 --units=100 --lib=/usr/local/share/qflow/tech/etri050/etri05_stdcells.lib
Reading FILL {} {} {} macros from LEF file.
Unexpected input in LEF file:  Only macro defs were expected!
Line is:   NOWIREEXTENSIONATPIN ON ;
decongest.tcl:
Fixed density planning, density = 0.4
Number of cells = 379, total width = 628800
Width of fill = 943200
Width of decap = 0
Width of antenna = 0
Width of body ties = 0

Done!
Preparing pin placement hints from output_terminal.cel2
Running GrayWolf placement
graywolf  output_terminal

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :379
Total cell width   :1.57e+06
Total cell height  :1.36e+06
Total cell area    :5.66e+09
Total core area    :5.66e+09
Average cell height:3.60e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
Splitting output_terminal.cel into output_terminal.scel and output_terminal.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  155
 tracks = 140 at attempts =  1000
 tracks = 139 at attempts =  2000
 tracks = 139 at attempts =  3000
 tracks = 139 at attempts =  4000
 tracks = 139 at attempts =  5000
 tracks = 139 at attempts =  6000
 tracks = 139 at attempts =  7000
 tracks = 139 at attempts =  8000
 tracks = 139 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  153
 tracks = 141 at attempts =  1000
 tracks = 139 at attempts =  2000
 tracks = 139 at attempts =  3000
 tracks = 139 at attempts =  4000
 tracks = 139 at attempts =  5000
 tracks = 139 at attempts =  6000
 tracks = 139 at attempts =  7000
 tracks = 139 at attempts =  8000
 tracks = 139 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  158
 tracks = 145 at attempts =  1000
 tracks = 144 at attempts =  2000
 tracks = 144 at attempts =  3000
 tracks = 144 at attempts =  4000
 tracks = 144 at attempts =  5000
 tracks = 144 at attempts =  6000
 tracks = 144 at attempts =  7000
 tracks = 144 at attempts =  8000
 tracks = 144 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  145
 tracks = 145 at attempts =  1000
 tracks = 145 at attempts =  2000
 tracks = 145 at attempts =  3000
 tracks = 145 at attempts =  4000
 tracks = 145 at attempts =  5000
 tracks = 145 at attempts =  6000
 tracks = 145 at attempts =  7000
 tracks = 145 at attempts =  8000
 tracks = 145 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  153
 tracks = 142 at attempts =  1000
 tracks = 141 at attempts =  2000
 tracks = 141 at attempts =  3000
 tracks = 141 at attempts =  4000
 tracks = 141 at attempts =  5000
 tracks = 141 at attempts =  6000
 tracks = 141 at attempts =  7000
 tracks = 141 at attempts =  8000
 tracks = 141 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  150
 tracks = 142 at attempts =  1000
 tracks = 139 at attempts =  2000
 tracks = 139 at attempts =  3000
 tracks = 139 at attempts =  4000
 tracks = 139 at attempts =  5000
 tracks = 139 at attempts =  6000
 tracks = 139 at attempts =  7000
 tracks = 139 at attempts =  8000
 tracks = 139 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  161
 tracks = 149 at attempts =  1000
 tracks = 146 at attempts =  2000
 tracks = 146 at attempts =  3000
 tracks = 146 at attempts =  4000
 tracks = 146 at attempts =  5000
 tracks = 146 at attempts =  6000
 tracks = 146 at attempts =  7000
 tracks = 146 at attempts =  8000
 tracks = 146 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -299
 the longest block length is 76800
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:75900
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  144
 tracks = 144 at attempts =  1000
 tracks = 144 at attempts =  2000
 tracks = 144 at attempts =  3000
 tracks = 144 at attempts =  4000
 tracks = 144 at attempts =  5000
 tracks = 144 at attempts =  6000
 tracks = 144 at attempts =  7000
 tracks = 144 at attempts =  8000
 tracks = 144 at attempts =  9000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 139
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getantennacell to determine cell to use for antenna anchors.
getantennacell.tcl output_terminal  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef 
Running getfillcell to determine cell to use for fill.
getfillcell.tcl output_terminal  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl output_terminal FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -802.0 ybot = -795.0 xtop = 76402.0 ytop = 76095.0
Core values: 150 150 76050 75750
Offsets: 150 150
3 routing layers
257 horizontal tracks from -600.0 to 76500.0 step 300 (M1, M3, ...)
258 vertical tracks from -600.0 to 76800.0 step 300 (M2, M4, ...)
Summary: Total components = 3524
  Fill cells  = 3145
  Other cells = 379
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers -stripe 8 225 PG -stripe 8.0 225.0 PG -p vdd -g gnd -f FILL -O -stripe 8.0 225.0 PG  -l  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef -o output_terminal_filled.def output_terminal
Warning:  Stretching requested, but not applicable.
Stripe width requested = 8, stripe width used = 9
Will not generate over-cell power stripes due to lack of route layers
Generating comb structures instead.
Initial core layout: (150 150) to (76050 75750) (scale um * 100)
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  output_terminal
Reading info file output_terminal.info. . .
Reading DEF file output_terminal.def. . .
Recalculating pin positions
Writing DEF file output_terminal_mod.def. . .
Done with arrangepins.tcl
DEF2Verilog -v /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtlnopwr.v -o /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal_anno.v
-p vdd -g gnd  -l  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef output_terminal.def

Generating RTL verilog and SPICE netlist file in directory
   /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis
Files:
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtl.v
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtlnopwr.v
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtlbb.v
   Spice:   /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd -o output_terminal.rtl.v output_terminal_anno.v
vlog2Verilog -c -p -v vdd -g gnd -o output_terminal.rtlnopwr.v output_terminal_anno.v
vlog2Verilog -c -b -p -n -v vdd -g gnd -o output_terminal.rtlbb.v output_terminal_anno.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/etri050/etri050_stdcells.sp -o output_terminal.spc output_terminal.rtl.v
Warning:  No SPICE subcircuit for FILL.  Pin order will be arbitrary.
Placement script ended on Fri Feb 28 07:35:38 KST 2025
