

================================================================
== Vivado HLS Report for 'AES256_CTR_DRBG_Upda'
================================================================
* Date:           Sat May  9 23:49:17 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3271|     3316| 32.710 us | 33.160 us |  3271|  3316|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_AES256_ECB_fu_923  |AES256_ECB  |     1077|     1077| 10.770 us | 10.770 us |  1077|  1077|   none  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+-------------+-----------+-----------+------+----------+
        |          |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Loop 1  |     3246|     3291| 1082 ~ 1097 |          -|          -|     3|    no    |
        +----------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      55|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|      -|    1930|    7727|    0|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|    1026|    -|
|Register         |        -|      -|      64|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|      0|    1994|    8808|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       6|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+------+------+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------+------------+---------+-------+------+------+-----+
    |grp_AES256_ECB_fu_923  |AES256_ECB  |        4|      0|  1930|  7727|    0|
    +-----------------------+------------+---------+-------+------+------+-----+
    |Total                  |            |        4|      0|  1930|  7727|    0|
    +-----------------------+------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |AES256_CTR_DRBG_UdEe  |        1|  0|   0|    0|    48|    8|     1|          384|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                      |        1|  0|   0|    0|    48|    8|     1|          384|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln331_fu_964_p2     |     +    |      0|  0|  15|           8|           1|
    |i_fu_947_p2             |     +    |      0|  0|  10|           2|           1|
    |grp_fu_935_p2           |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln322_fu_941_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln328_2_fu_953_p2  |   icmp   |      0|  0|  11|           8|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  55|          28|           8|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |DRBG_ctx_Key_address0    |   89|         18|    5|         90|
    |DRBG_ctx_Key_address1    |   89|         18|    5|         90|
    |DRBG_ctx_Key_ce0         |   15|          3|    1|          3|
    |DRBG_ctx_Key_ce1         |   15|          3|    1|          3|
    |V_addr4_lcssa18_reg_854  |   65|         16|    4|         64|
    |V_address0               |   89|         18|    4|         72|
    |V_address1               |   89|         18|    4|         72|
    |V_ce0                    |   15|          3|    1|          3|
    |V_ce1                    |   15|          3|    1|          3|
    |V_d0                     |   15|          3|    8|         24|
    |V_d1                     |   21|          4|    8|         32|
    |V_load_lcssa_reg_817     |    9|          2|    8|         16|
    |ap_NS_fsm                |  201|         46|    1|         46|
    |i_0_reg_805              |    9|          2|    2|          4|
    |temp_address0            |  121|         26|    6|        156|
    |temp_address1            |  121|         26|    6|        156|
    |temp_ce0                 |   15|          3|    1|          3|
    |temp_ce1                 |   15|          3|    1|          3|
    |temp_we0                 |    9|          2|    1|          2|
    |temp_we1                 |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1026|        219|   69|        844|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |V_addr4_lcssa18_reg_854             |   4|   0|    4|          0|
    |V_load_lcssa_reg_817                |   8|   0|    8|          0|
    |ap_CS_fsm                           |  45|   0|   45|          0|
    |grp_AES256_ECB_fu_923_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_805                         |   2|   0|    2|          0|
    |i_reg_1078                          |   2|   0|    2|          0|
    |shl_ln_reg_1221                     |   2|   0|    6|          4|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  64|   0|   68|          4|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_start               |  in |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_done                | out |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_idle                | out |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_ready               | out |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|V_address0             | out |    4|  ap_memory |           V          |     array    |
|V_ce0                  | out |    1|  ap_memory |           V          |     array    |
|V_we0                  | out |    1|  ap_memory |           V          |     array    |
|V_d0                   | out |    8|  ap_memory |           V          |     array    |
|V_q0                   |  in |    8|  ap_memory |           V          |     array    |
|V_address1             | out |    4|  ap_memory |           V          |     array    |
|V_ce1                  | out |    1|  ap_memory |           V          |     array    |
|V_we1                  | out |    1|  ap_memory |           V          |     array    |
|V_d1                   | out |    8|  ap_memory |           V          |     array    |
|V_q1                   |  in |    8|  ap_memory |           V          |     array    |
|DRBG_ctx_Key_address0  | out |    5|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_ce0       | out |    1|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_we0       | out |    1|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_d0        | out |    8|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_q0        |  in |    8|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_address1  | out |    5|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_ce1       | out |    1|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_we1       | out |    1|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_d1        | out |    8|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_q1        |  in |    8|  ap_memory |     DRBG_ctx_Key     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

