module ShiftLeft (A, Out);
	input [15:0] A;
	output [15:0] Out;
	reg [15:0] Out;

assign Out = A<<1;

endmodule
