UCSetUTFFile /home/course/csr530603/final_project/1.RTL_simulation/uc_compile.utf
UCSetProtoDumpDir /home/course/csr530603/final_project/1.RTL_simulation/top_ucdb
UCProtoFlow flow20
UCVLibFile /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -attr xilinx_cell
UCVLibFile /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -attr xilinx_cell
UCVLibFile /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/hcei/zceistubs.v
UCVLibDir /usr/cadtool/csr5306/synopsys/xilinx_vivado/2021.1-ep9/tools/XILINX_VIVADO/data/verilog/src/unimacro
UCVLibFile /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v
UCVLibFile /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/umr_capim.v
