
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/spree/.Xil/Vivado-20008-lazarus/dcp/system.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/spree/.Xil/Vivado-20008-lazarus/dcp/system.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1172.465 ; gain = 8.000 ; free physical = 9490 ; free virtual = 30225
Restored from archive | CPU: 0.160000 secs | Memory: 1.938889 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1172.465 ; gain = 8.000 ; free physical = 9490 ; free virtual = 30225
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.465 ; gain = 362.938 ; free physical = 9499 ; free virtual = 30224
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:18:46 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : system
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 95 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.369      -22.089                     30                 1131        0.158        0.000                      0                 1131        3.100        0.000                       0                   341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.369      -22.089                     30                 1131        0.158        0.000                      0                 1131        3.100        0.000                       0                   341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           30  Failing Endpoints,  Worst Slack       -1.369ns,  Total Violation      -22.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.369ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 2.338ns (30.256%)  route 5.389ns (69.743%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 10.656 - 7.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.336     4.117    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  reg_file/inst1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.564     5.681 r  reg_file/inst1/mem_reg/DOBDO[1]
                         net (fo=5, routed)           0.586     6.268    pipereg16/DOBDO[1]
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.043     6.311 r  pipereg16/result_reg_i_44/O
                         net (fo=4, routed)           0.325     6.635    reg_file/inst1/nop6_q[1]
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.043     6.678 r  reg_file/inst1/mem_reg_0_i_47/O
                         net (fo=3, routed)           0.090     6.768    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.811 r  ifetch/pc_reg/mem_reg_0_i_43/O
                         net (fo=5, routed)           0.183     6.994    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.037 r  pipereg14/mem_reg_0_i_35__0/O
                         net (fo=3, routed)           0.238     7.276    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.319 f  pipereg14/mem_reg_0_i_62/O
                         net (fo=5, routed)           0.213     7.532    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  pipereg14/mem_reg_0_i_59/O
                         net (fo=5, routed)           0.329     7.903    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.946 r  pipereg14/mem_reg_0_i_24__0/O
                         net (fo=5, routed)           0.248     8.194    pipereg14/n_0_mem_reg_0_i_24__0
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  pipereg14/mem_reg_0_i_20__0/O
                         net (fo=5, routed)           0.232     8.470    pipereg14/n_0_mem_reg_0_i_20__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     8.513 r  pipereg14/mem_reg_i_178/O
                         net (fo=5, routed)           0.240     8.753    pipereg14/n_0_mem_reg_i_178
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.043     8.796 r  pipereg14/mem_reg_i_224/O
                         net (fo=5, routed)           0.323     9.119    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.162 r  pipereg14/mem_reg_i_163/O
                         net (fo=4, routed)           0.246     9.408    pipereg14/n_0_mem_reg_i_163
    SLICE_X23Y131        LUT6 (Prop_lut6_I4_O)        0.043     9.451 r  pipereg14/mem_reg_i_219/O
                         net (fo=6, routed)           0.287     9.738    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.781 r  pipereg14/mem_reg_i_216/O
                         net (fo=3, routed)           0.238    10.019    pipereg14/n_0_mem_reg_i_216
    SLICE_X23Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.062 r  pipereg14/mem_reg_i_212/O
                         net (fo=3, routed)           0.242    10.305    pipereg14/n_0_mem_reg_i_212
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.348 r  pipereg14/mem_reg_i_207/O
                         net (fo=3, routed)           0.233    10.580    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.623 r  pipereg14/mem_reg_i_121/O
                         net (fo=5, routed)           0.219    10.842    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.885 r  pipereg14/mem_reg_0_i_50/O
                         net (fo=3, routed)           0.232    11.117    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    11.160 r  pipereg14/mem_reg_0_i_17__0/O
                         net (fo=16, routed)          0.685    11.845    data_mem/dmem_replace/WEA[0]
    RAMB36_X1Y30         RAMB36E1                                     r  data_mem/dmem_replace/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AL31                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.089    10.656    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X1Y30                                                      r  data_mem/dmem_replace/mem_reg_3/CLKARDCLK
                         clock pessimism              0.226    10.882    
                         clock uncertainty           -0.035    10.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.476    data_mem/dmem_replace/mem_reg_3
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 -1.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.862%)  route 0.274ns (68.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.627     1.882    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X11Y127                                                     r  ifetch/pc_reg/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.100     1.982 r  ifetch/pc_reg/q_reg[11]/Q
                         net (fo=7, routed)           0.085     2.067    pipereg/Q[7]
    SLICE_X10Y127        LUT3 (Prop_lut3_I1_O)        0.028     2.095 r  pipereg/mem_reg_0_i_3/O
                         net (fo=16, routed)          0.189     2.284    ifetch/imem_replace/ADDRARDADDR[7]
    RAMB36_X0Y25         RAMB36E1                                     r  ifetch/imem_replace/mem_reg_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.876     2.371    ifetch/imem_replace/clk_IBUF_BUFG
    RAMB36_X0Y25                                                      r  ifetch/imem_replace/mem_reg_4/CLKARDCLK
                         clock pessimism             -0.428     1.943    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.126    ifetch/imem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     7.000   5.107  RAMB36_X0Y28   data_mem/dmem_replace/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400     3.500   3.100  SLICE_X22Y124  nop7_q_OBUF[31]_inst_i_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     3.500   3.150  SLICE_X15Y121  ctrl_hi_reg_en_reg/C



report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1734.969 ; gain = 562.504 ; free physical = 9061 ; free virtual = 29786
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:18:46 2015...
