INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sources_1/imports/src/axi_dma_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sources_1/imports/src/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sources_1/imports/src/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sim_1/imports/sim_dram_model/axi_slave_if_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_if_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sim_1/imports/sim_dram_model/axi_sram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_sram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sources_1/imports/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sim_1/imports/sim_dram_model/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sim_1/imports/sim_dram_model/sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sim_1/imports/sim_dram_model/sync_reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sources_1/imports/src/yolo_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sim_1/imports/sim/yolo_engine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_engine_tb
WARNING: [VRFC 10-3380] identifier 'Ni' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/hw_test/hw_test.srcs/sim_1/imports/sim/../../../sources_1/imports/src/define.v:38]
