{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550791478662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550791478671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 01:24:38 2019 " "Processing started: Fri Feb 22 01:24:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550791478671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550791478671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder_7Seg -c FullAdder_7Seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder_7Seg -c FullAdder_7Seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550791478671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550791479415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550791479415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550791489796 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder4Bit " "Found entity 2: Adder4Bit" {  } { { "FullAdder.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550791489796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550791489796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_7Seg " "Found entity 1: FullAdder_7Seg" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550791489799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550791489799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_7Seg " "Found entity 1: Adder_7Seg" {  } { { "Adder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/Adder_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550791489802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550791489802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullAdder_7Seg " "Elaborating entity \"FullAdder_7Seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550791489839 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(62) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(62): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489840 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(63) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(63): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489840 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(64) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(64): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489840 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(65) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(65): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489840 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(66) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(66): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489840 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(67) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(67): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489840 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(68) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(68): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(69) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(69): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(70) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(70): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(71) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(71): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 71 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(72) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(72): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(73) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(73): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 73 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(74) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(74): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(75) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(75): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 75 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(103) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(103): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 103 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(104) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(104): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 104 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(105) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(105): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 105 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(106) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(106): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 106 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(107) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(107): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 107 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(108) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(108): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 108 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(109) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(109): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 109 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(110) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(110): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 110 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(111) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(111): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 111 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(112) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(112): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 112 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(113) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(113): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 113 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(114) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(114): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 114 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(115) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(115): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 115 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FullAdder_7Seg.v(116) " "Verilog HDL Case Statement warning at FullAdder_7Seg.v(116): case item expression never matches the case expression" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 116 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SUM 0 FullAdder_7Seg.v(6) " "Net \"SUM\" at FullAdder_7Seg.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Carry_Out 0 FullAdder_7Seg.v(7) " "Net \"Carry_Out\" at FullAdder_7Seg.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550791489841 "|FullAdder_7Seg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SUM\[0\] GND " "Pin \"SUM\[0\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|SUM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM\[1\] GND " "Pin \"SUM\[1\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|SUM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM\[2\] GND " "Pin \"SUM\[2\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|SUM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM\[3\] GND " "Pin \"SUM\[3\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|SUM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Carry_Out GND " "Pin \"Carry_Out\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|Carry_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg3\[1\] VCC " "Pin \"sevenSeg3\[1\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg3\[2\] VCC " "Pin \"sevenSeg3\[2\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg3\[6\] GND " "Pin \"sevenSeg3\[6\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg4\[0\] GND " "Pin \"sevenSeg4\[0\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg4\[1\] GND " "Pin \"sevenSeg4\[1\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg4\[2\] GND " "Pin \"sevenSeg4\[2\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg4\[3\] VCC " "Pin \"sevenSeg4\[3\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg4\[4\] GND " "Pin \"sevenSeg4\[4\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg4\[5\] GND " "Pin \"sevenSeg4\[5\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg4\[6\] VCC " "Pin \"sevenSeg4\[6\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg5\[0\] VCC " "Pin \"sevenSeg5\[0\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg5\[1\] VCC " "Pin \"sevenSeg5\[1\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg5\[2\] VCC " "Pin \"sevenSeg5\[2\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg5\[3\] VCC " "Pin \"sevenSeg5\[3\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg5\[4\] VCC " "Pin \"sevenSeg5\[4\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg5\[5\] VCC " "Pin \"sevenSeg5\[5\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg5\[6\] GND " "Pin \"sevenSeg5\[6\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg6\[0\] VCC " "Pin \"sevenSeg6\[0\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg6\[1\] VCC " "Pin \"sevenSeg6\[1\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg6\[2\] VCC " "Pin \"sevenSeg6\[2\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg6\[3\] VCC " "Pin \"sevenSeg6\[3\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg6\[4\] VCC " "Pin \"sevenSeg6\[4\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg6\[5\] VCC " "Pin \"sevenSeg6\[5\]\" is stuck at VCC" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSeg6\[6\] GND " "Pin \"sevenSeg6\[6\]\" is stuck at GND" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550791490288 "|FullAdder_7Seg|sevenSeg6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550791490288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550791490361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550791490690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550791490690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550791490761 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550791490761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550791490761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550791490761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550791490804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 22 01:24:50 2019 " "Processing ended: Fri Feb 22 01:24:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550791490804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550791490804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550791490804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550791490804 ""}
