
Dice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a24  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08009bb8  08009bb8  0000abb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a094  0800a094  0000c1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a094  0800a094  0000b094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a09c  0800a09c  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a09c  0800a09c  0000b09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0a0  0800a0a0  0000b0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800a0a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200001e4  0800a288  0000c1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  0800a288  0000c4e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001233b  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002581  00000000  00000000  0001e54f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  00020ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d30  00000000  00000000  00021ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d19c  00000000  00000000  000228d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014cf6  00000000  00000000  0003fa6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a927a  00000000  00000000  00054762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd9dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c08  00000000  00000000  000fda20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00103628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009b9c 	.word	0x08009b9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08009b9c 	.word	0x08009b9c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000cfe:	4a38      	ldr	r2, [pc, #224]	@ (8000de0 <HD44780_Init+0xec>)
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000d04:	4b37      	ldr	r3, [pc, #220]	@ (8000de4 <HD44780_Init+0xf0>)
 8000d06:	2208      	movs	r2, #8
 8000d08:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000d0a:	4b37      	ldr	r3, [pc, #220]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000d10:	4b33      	ldr	r3, [pc, #204]	@ (8000de0 <HD44780_Init+0xec>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d907      	bls.n	8000d28 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000d18:	4b33      	ldr	r3, [pc, #204]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	f043 0308 	orr.w	r3, r3, #8
 8000d20:	b2da      	uxtb	r2, r3
 8000d22:	4b31      	ldr	r3, [pc, #196]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e006      	b.n	8000d36 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000d28:	4b2f      	ldr	r3, [pc, #188]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	f043 0304 	orr.w	r3, r3, #4
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	4b2d      	ldr	r3, [pc, #180]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d34:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000d36:	f000 f985 	bl	8001044 <DelayInit>
  HAL_Delay(50);
 8000d3a:	2032      	movs	r0, #50	@ 0x32
 8000d3c:	f000 ff50 	bl	8001be0 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000d40:	4b28      	ldr	r3, [pc, #160]	@ (8000de4 <HD44780_Init+0xf0>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f000 f943 	bl	8000fd0 <ExpanderWrite>
  HAL_Delay(1000);
 8000d4a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d4e:	f000 ff47 	bl	8001be0 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000d52:	2030      	movs	r0, #48	@ 0x30
 8000d54:	f000 f92b 	bl	8000fae <Write4Bits>
  DelayUS(4500);
 8000d58:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000d5c:	f000 f99c 	bl	8001098 <DelayUS>

  Write4Bits(0x03 << 4);
 8000d60:	2030      	movs	r0, #48	@ 0x30
 8000d62:	f000 f924 	bl	8000fae <Write4Bits>
  DelayUS(4500);
 8000d66:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000d6a:	f000 f995 	bl	8001098 <DelayUS>

  Write4Bits(0x03 << 4);
 8000d6e:	2030      	movs	r0, #48	@ 0x30
 8000d70:	f000 f91d 	bl	8000fae <Write4Bits>
  DelayUS(4500);
 8000d74:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000d78:	f000 f98e 	bl	8001098 <DelayUS>

  Write4Bits(0x02 << 4);
 8000d7c:	2020      	movs	r0, #32
 8000d7e:	f000 f916 	bl	8000fae <Write4Bits>
  DelayUS(100);
 8000d82:	2064      	movs	r0, #100	@ 0x64
 8000d84:	f000 f988 	bl	8001098 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000d88:	4b17      	ldr	r3, [pc, #92]	@ (8000de8 <HD44780_Init+0xf4>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	f043 0320 	orr.w	r3, r3, #32
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 f8ce 	bl	8000f34 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000d98:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <HD44780_Init+0xf8>)
 8000d9a:	2204      	movs	r2, #4
 8000d9c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000d9e:	f000 f875 	bl	8000e8c <HD44780_Display>
  HD44780_Clear();
 8000da2:	f000 f82b 	bl	8000dfc <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000da6:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <HD44780_Init+0xfc>)
 8000da8:	2202      	movs	r2, #2
 8000daa:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000dac:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <HD44780_Init+0xfc>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f8bc 	bl	8000f34 <SendCommand>
  DelayUS(4500);
 8000dbc:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000dc0:	f000 f96a 	bl	8001098 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000dc4:	490b      	ldr	r1, [pc, #44]	@ (8000df4 <HD44780_Init+0x100>)
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f000 f876 	bl	8000eb8 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000dcc:	490a      	ldr	r1, [pc, #40]	@ (8000df8 <HD44780_Init+0x104>)
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f000 f872 	bl	8000eb8 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000dd4:	f000 f81d 	bl	8000e12 <HD44780_Home>
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000203 	.word	0x20000203
 8000de4:	20000204 	.word	0x20000204
 8000de8:	20000200 	.word	0x20000200
 8000dec:	20000201 	.word	0x20000201
 8000df0:	20000202 	.word	0x20000202
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000008 	.word	0x20000008

08000dfc <HD44780_Clear>:

void HD44780_Clear()
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000e00:	2001      	movs	r0, #1
 8000e02:	f000 f897 	bl	8000f34 <SendCommand>
  DelayUS(2000);
 8000e06:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e0a:	f000 f945 	bl	8001098 <DelayUS>
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HD44780_Home>:

void HD44780_Home()
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000e16:	2002      	movs	r0, #2
 8000e18:	f000 f88c 	bl	8000f34 <SendCommand>
  DelayUS(2000);
 8000e1c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e20:	f000 f93a 	bl	8001098 <DelayUS>
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000e28:	b590      	push	{r4, r7, lr}
 8000e2a:	b087      	sub	sp, #28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	4613      	mov	r3, r2
 8000e36:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000e38:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <HD44780_SetCursor+0x5c>)
 8000e3a:	f107 0408 	add.w	r4, r7, #8
 8000e3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000e44:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <HD44780_SetCursor+0x60>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	79ba      	ldrb	r2, [r7, #6]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d303      	bcc.n	8000e56 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <HD44780_SetCursor+0x60>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	3b01      	subs	r3, #1
 8000e54:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000e56:	79bb      	ldrb	r3, [r7, #6]
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	3318      	adds	r3, #24
 8000e5c:	443b      	add	r3, r7
 8000e5e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	4413      	add	r3, r2
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	b25b      	sxtb	r3, r3
 8000e6c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e70:	b25b      	sxtb	r3, r3
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	4618      	mov	r0, r3
 8000e76:	f000 f85d 	bl	8000f34 <SendCommand>
}
 8000e7a:	bf00      	nop
 8000e7c:	371c      	adds	r7, #28
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd90      	pop	{r4, r7, pc}
 8000e82:	bf00      	nop
 8000e84:	08009bb8 	.word	0x08009bb8
 8000e88:	20000203 	.word	0x20000203

08000e8c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000e90:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <HD44780_Display+0x28>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	f043 0304 	orr.w	r3, r3, #4
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HD44780_Display+0x28>)
 8000e9c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000e9e:	4b05      	ldr	r3, [pc, #20]	@ (8000eb4 <HD44780_Display+0x28>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	f043 0308 	orr.w	r3, r3, #8
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 f843 	bl	8000f34 <SendCommand>
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000201 	.word	0x20000201

08000eb8 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	00db      	lsls	r3, r3, #3
 8000ed0:	b25b      	sxtb	r3, r3
 8000ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ed6:	b25b      	sxtb	r3, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f82a 	bl	8000f34 <SendCommand>
  for (int i=0; i<8; i++)
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e009      	b.n	8000efa <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	683a      	ldr	r2, [r7, #0]
 8000eea:	4413      	add	r3, r2
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f82e 	bl	8000f50 <SendChar>
  for (int i=0; i<8; i++)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2b07      	cmp	r3, #7
 8000efe:	ddf2      	ble.n	8000ee6 <HD44780_CreateSpecialChar+0x2e>
  }
}
 8000f00:	bf00      	nop
 8000f02:	bf00      	nop
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000f12:	e006      	b.n	8000f22 <HD44780_PrintStr+0x18>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	1c5a      	adds	r2, r3, #1
 8000f18:	607a      	str	r2, [r7, #4]
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 f817 	bl	8000f50 <SendChar>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1f4      	bne.n	8000f14 <HD44780_PrintStr+0xa>
}
 8000f2a:	bf00      	nop
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 f812 	bl	8000f6c <Send>
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 f804 	bl	8000f6c <Send>
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	460a      	mov	r2, r1
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	f023 030f 	bic.w	r3, r3, #15
 8000f82:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	011b      	lsls	r3, r3, #4
 8000f88:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000f8a:	7bfa      	ldrb	r2, [r7, #15]
 8000f8c:	79bb      	ldrb	r3, [r7, #6]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 f80b 	bl	8000fae <Write4Bits>
  Write4Bits((lownib)|mode);
 8000f98:	7bba      	ldrb	r2, [r7, #14]
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 f804 	bl	8000fae <Write4Bits>
}
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f808 	bl	8000fd0 <ExpanderWrite>
  PulseEnable(value);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f820 	bl	8001008 <PulseEnable>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af02      	add	r7, sp, #8
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <ExpanderWrite+0x30>)
 8000fdc:	781a      	ldrb	r2, [r3, #0]
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000fe6:	f107 020f 	add.w	r2, r7, #15
 8000fea:	230a      	movs	r3, #10
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2301      	movs	r3, #1
 8000ff0:	214e      	movs	r1, #78	@ 0x4e
 8000ff2:	4804      	ldr	r0, [pc, #16]	@ (8001004 <ExpanderWrite+0x34>)
 8000ff4:	f001 f98a 	bl	800230c <HAL_I2C_Master_Transmit>
}
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000204 	.word	0x20000204
 8001004:	20000208 	.word	0x20000208

08001008 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	b2db      	uxtb	r3, r3
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ffd8 	bl	8000fd0 <ExpanderWrite>
  DelayUS(20);
 8001020:	2014      	movs	r0, #20
 8001022:	f000 f839 	bl	8001098 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	f023 0304 	bic.w	r3, r3, #4
 800102c:	b2db      	uxtb	r3, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff ffce 	bl	8000fd0 <ExpanderWrite>
  DelayUS(20);
 8001034:	2014      	movs	r0, #20
 8001036:	f000 f82f 	bl	8001098 <DelayUS>
}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <DelayInit>:

static void DelayInit(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001048:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <DelayInit+0x4c>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	4a10      	ldr	r2, [pc, #64]	@ (8001090 <DelayInit+0x4c>)
 800104e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001052:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001054:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <DelayInit+0x4c>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	4a0d      	ldr	r2, [pc, #52]	@ (8001090 <DelayInit+0x4c>)
 800105a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800105e:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <DelayInit+0x50>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a0b      	ldr	r2, [pc, #44]	@ (8001094 <DelayInit+0x50>)
 8001066:	f023 0301 	bic.w	r3, r3, #1
 800106a:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <DelayInit+0x50>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a08      	ldr	r2, [pc, #32]	@ (8001094 <DelayInit+0x50>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <DelayInit+0x50>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800107e:	bf00      	nop
  __ASM volatile ("NOP");
 8001080:	bf00      	nop
  __ASM volatile ("NOP");
 8001082:	bf00      	nop
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000edf0 	.word	0xe000edf0
 8001094:	e0001000 	.word	0xe0001000

08001098 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80010a0:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <DelayUS+0x44>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a0e      	ldr	r2, [pc, #56]	@ (80010e0 <DelayUS+0x48>)
 80010a6:	fba2 2303 	umull	r2, r3, r2, r3
 80010aa:	0c9a      	lsrs	r2, r3, #18
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	fb02 f303 	mul.w	r3, r2, r3
 80010b2:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80010b4:	4b0b      	ldr	r3, [pc, #44]	@ (80010e4 <DelayUS+0x4c>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80010ba:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <DelayUS+0x4c>)
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d8f6      	bhi.n	80010ba <DelayUS+0x22>
}
 80010cc:	bf00      	nop
 80010ce:	bf00      	nop
 80010d0:	371c      	adds	r7, #28
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	20000010 	.word	0x20000010
 80010e0:	431bde83 	.word	0x431bde83
 80010e4:	e0001000 	.word	0xe0001000

080010e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ec:	f000 fd12 	bl	8001b14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f0:	f000 f824 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f4:	f000 f974 	bl	80013e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010f8:	f000 f942 	bl	8001380 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010fc:	f000 f8ba 	bl	8001274 <MX_TIM2_Init>
  MX_TIM6_Init();
 8001100:	f000 f906 	bl	8001310 <MX_TIM6_Init>
  MX_I2C1_Init();
 8001104:	f000 f876 	bl	80011f4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001108:	480a      	ldr	r0, [pc, #40]	@ (8001134 <main+0x4c>)
 800110a:	f003 f911 	bl	8004330 <HAL_TIM_Base_Start>
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2100      	movs	r1, #0
 8001112:	2036      	movs	r0, #54	@ 0x36
 8001114:	f000 fe63 	bl	8001dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001118:	2036      	movs	r0, #54	@ 0x36
 800111a:	f000 fe7c 	bl	8001e16 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim6);
 800111e:	4806      	ldr	r0, [pc, #24]	@ (8001138 <main+0x50>)
 8001120:	f003 f952 	bl	80043c8 <HAL_TIM_Base_Start_IT>

  HD44780_Init(2);
 8001124:	2002      	movs	r0, #2
 8001126:	f7ff fde5 	bl	8000cf4 <HD44780_Init>
  HD44780_Clear();
 800112a:	f7ff fe67 	bl	8000dfc <HD44780_Clear>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800112e:	bf00      	nop
 8001130:	e7fd      	b.n	800112e <main+0x46>
 8001132:	bf00      	nop
 8001134:	2000025c 	.word	0x2000025c
 8001138:	200002a8 	.word	0x200002a8

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b09c      	sub	sp, #112	@ 0x70
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001146:	2228      	movs	r2, #40	@ 0x28
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f005 f94d 	bl	80063ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001160:	463b      	mov	r3, r7
 8001162:	2234      	movs	r2, #52	@ 0x34
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f005 f93f 	bl	80063ea <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800116c:	2303      	movs	r3, #3
 800116e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001170:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001174:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800117a:	2301      	movs	r3, #1
 800117c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800117e:	2310      	movs	r3, #16
 8001180:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001182:	2302      	movs	r3, #2
 8001184:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001186:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800118a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800118c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001190:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001192:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001196:	4618      	mov	r0, r3
 8001198:	f001 fc82 	bl	8002aa0 <HAL_RCC_OscConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80011a2:	f000 f981 	bl	80014a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a6:	230f      	movs	r3, #15
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011aa:	2302      	movs	r3, #2
 80011ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ae:	2300      	movs	r3, #0
 80011b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b8:	2300      	movs	r3, #0
 80011ba:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011bc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011c0:	2102      	movs	r1, #2
 80011c2:	4618      	mov	r0, r3
 80011c4:	f002 fcaa 	bl	8003b1c <HAL_RCC_ClockConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011ce:	f000 f96b 	bl	80014a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011d2:	2320      	movs	r3, #32
 80011d4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011da:	463b      	mov	r3, r7
 80011dc:	4618      	mov	r0, r3
 80011de:	f002 febd 	bl	8003f5c <HAL_RCCEx_PeriphCLKConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80011e8:	f000 f95e 	bl	80014a8 <Error_Handler>
  }
}
 80011ec:	bf00      	nop
 80011ee:	3770      	adds	r7, #112	@ 0x70
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <MX_I2C1_Init+0x74>)
 80011fa:	4a1c      	ldr	r2, [pc, #112]	@ (800126c <MX_I2C1_Init+0x78>)
 80011fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80011fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001200:	4a1b      	ldr	r2, [pc, #108]	@ (8001270 <MX_I2C1_Init+0x7c>)
 8001202:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001204:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800120a:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <MX_I2C1_Init+0x74>)
 800120c:	2201      	movs	r2, #1
 800120e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001210:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001216:	4b14      	ldr	r3, [pc, #80]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800121c:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <MX_I2C1_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001222:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001228:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <MX_I2C1_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800122e:	480e      	ldr	r0, [pc, #56]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001230:	f000 ffd1 	bl	80021d6 <HAL_I2C_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800123a:	f000 f935 	bl	80014a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800123e:	2100      	movs	r1, #0
 8001240:	4809      	ldr	r0, [pc, #36]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001242:	f001 fb95 	bl	8002970 <HAL_I2CEx_ConfigAnalogFilter>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800124c:	f000 f92c 	bl	80014a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001250:	2100      	movs	r1, #0
 8001252:	4805      	ldr	r0, [pc, #20]	@ (8001268 <MX_I2C1_Init+0x74>)
 8001254:	f001 fbd7 	bl	8002a06 <HAL_I2CEx_ConfigDigitalFilter>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800125e:	f000 f923 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000208 	.word	0x20000208
 800126c:	40005400 	.word	0x40005400
 8001270:	2000090e 	.word	0x2000090e

08001274 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b088      	sub	sp, #32
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127a:	f107 0310 	add.w	r3, r7, #16
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001292:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <MX_TIM2_Init+0x98>)
 8001294:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001298:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800129a:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <MX_TIM2_Init+0x98>)
 800129c:	2200      	movs	r2, #0
 800129e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a0:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <MX_TIM2_Init+0x98>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80012a6:	4b19      	ldr	r3, [pc, #100]	@ (800130c <MX_TIM2_Init+0x98>)
 80012a8:	f04f 32ff 	mov.w	r2, #4294967295
 80012ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ae:	4b17      	ldr	r3, [pc, #92]	@ (800130c <MX_TIM2_Init+0x98>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b4:	4b15      	ldr	r3, [pc, #84]	@ (800130c <MX_TIM2_Init+0x98>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012ba:	4814      	ldr	r0, [pc, #80]	@ (800130c <MX_TIM2_Init+0x98>)
 80012bc:	f002 ffe0 	bl	8004280 <HAL_TIM_Base_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012c6:	f000 f8ef 	bl	80014a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012d0:	f107 0310 	add.w	r3, r7, #16
 80012d4:	4619      	mov	r1, r3
 80012d6:	480d      	ldr	r0, [pc, #52]	@ (800130c <MX_TIM2_Init+0x98>)
 80012d8:	f003 f9cc 	bl	8004674 <HAL_TIM_ConfigClockSource>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80012e2:	f000 f8e1 	bl	80014a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e6:	2300      	movs	r3, #0
 80012e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	4619      	mov	r1, r3
 80012f2:	4806      	ldr	r0, [pc, #24]	@ (800130c <MX_TIM2_Init+0x98>)
 80012f4:	f003 fbce 	bl	8004a94 <HAL_TIMEx_MasterConfigSynchronization>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80012fe:	f000 f8d3 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001302:	bf00      	nop
 8001304:	3720      	adds	r7, #32
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	2000025c 	.word	0x2000025c

08001310 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001320:	4b15      	ldr	r3, [pc, #84]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001322:	4a16      	ldr	r2, [pc, #88]	@ (800137c <MX_TIM6_Init+0x6c>)
 8001324:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 359;
 8001326:	4b14      	ldr	r3, [pc, #80]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001328:	f240 1267 	movw	r2, #359	@ 0x167
 800132c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132e:	4b12      	ldr	r3, [pc, #72]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 799;
 8001334:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001336:	f240 321f 	movw	r2, #799	@ 0x31f
 800133a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133c:	4b0e      	ldr	r3, [pc, #56]	@ (8001378 <MX_TIM6_Init+0x68>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001342:	480d      	ldr	r0, [pc, #52]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001344:	f002 ff9c 	bl	8004280 <HAL_TIM_Base_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800134e:	f000 f8ab 	bl	80014a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	4619      	mov	r1, r3
 800135e:	4806      	ldr	r0, [pc, #24]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001360:	f003 fb98 	bl	8004a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800136a:	f000 f89d 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200002a8 	.word	0x200002a8
 800137c:	40001000 	.word	0x40001000

08001380 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001384:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 8001386:	4a15      	ldr	r2, [pc, #84]	@ (80013dc <MX_USART2_UART_Init+0x5c>)
 8001388:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800138a:	4b13      	ldr	r3, [pc, #76]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 800138c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001390:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001392:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001398:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800139e:	4b0e      	ldr	r3, [pc, #56]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 80013a6:	220c      	movs	r2, #12
 80013a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b0:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b6:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013bc:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 80013be:	2200      	movs	r2, #0
 80013c0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <MX_USART2_UART_Init+0x58>)
 80013c4:	f003 fbea 	bl	8004b9c <HAL_UART_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013ce:	f000 f86b 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200002f4 	.word	0x200002f4
 80013dc:	40004400 	.word	0x40004400

080013e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013f6:	4b2b      	ldr	r3, [pc, #172]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	4a2a      	ldr	r2, [pc, #168]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 80013fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001400:	6153      	str	r3, [r2, #20]
 8001402:	4b28      	ldr	r3, [pc, #160]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140e:	4b25      	ldr	r3, [pc, #148]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	4a24      	ldr	r2, [pc, #144]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 8001414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001418:	6153      	str	r3, [r2, #20]
 800141a:	4b22      	ldr	r3, [pc, #136]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	4b1f      	ldr	r3, [pc, #124]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	4a1e      	ldr	r2, [pc, #120]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 800142c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001430:	6153      	str	r3, [r2, #20]
 8001432:	4b1c      	ldr	r3, [pc, #112]	@ (80014a4 <MX_GPIO_Init+0xc4>)
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TL_Pin|ML_Pin|BL_Pin|MC_Pin
 800143e:	2200      	movs	r2, #0
 8001440:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 8001444:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001448:	f000 fe8a 	bl	8002160 <HAL_GPIO_WritePin>
                          |BR_Pin|MR_Pin|TR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TL_Pin ML_Pin BL_Pin MC_Pin
                           BR_Pin MR_Pin TR_Pin */
  GPIO_InitStruct.Pin = TL_Pin|ML_Pin|BL_Pin|MC_Pin
 800144c:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 8001450:	60fb      	str	r3, [r7, #12]
                          |BR_Pin|MR_Pin|TR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	4619      	mov	r1, r3
 8001464:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001468:	f000 fcf0 	bl	8001e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : Roll_Pin */
  GPIO_InitStruct.Pin = Roll_Pin;
 800146c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001472:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001478:	2301      	movs	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Roll_GPIO_Port, &GPIO_InitStruct);
 800147c:	f107 030c 	add.w	r3, r7, #12
 8001480:	4619      	mov	r1, r3
 8001482:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001486:	f000 fce1 	bl	8001e4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800148a:	2200      	movs	r2, #0
 800148c:	2100      	movs	r1, #0
 800148e:	2028      	movs	r0, #40	@ 0x28
 8001490:	f000 fca5 	bl	8001dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001494:	2028      	movs	r0, #40	@ 0x28
 8001496:	f000 fcbe 	bl	8001e16 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800149a:	bf00      	nop
 800149c:	3720      	adds	r7, #32
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000

080014a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ac:	b672      	cpsid	i
}
 80014ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <Error_Handler+0x8>

080014b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ba:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <HAL_MspInit+0x44>)
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	4a0e      	ldr	r2, [pc, #56]	@ (80014f8 <HAL_MspInit+0x44>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6193      	str	r3, [r2, #24]
 80014c6:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <HAL_MspInit+0x44>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d2:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <HAL_MspInit+0x44>)
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	4a08      	ldr	r2, [pc, #32]	@ (80014f8 <HAL_MspInit+0x44>)
 80014d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014dc:	61d3      	str	r3, [r2, #28]
 80014de:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <HAL_MspInit+0x44>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	40021000 	.word	0x40021000

080014fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08a      	sub	sp, #40	@ 0x28
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001504:	f107 0314 	add.w	r3, r7, #20
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a17      	ldr	r2, [pc, #92]	@ (8001578 <HAL_I2C_MspInit+0x7c>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d128      	bne.n	8001570 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800151e:	4b17      	ldr	r3, [pc, #92]	@ (800157c <HAL_I2C_MspInit+0x80>)
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	4a16      	ldr	r2, [pc, #88]	@ (800157c <HAL_I2C_MspInit+0x80>)
 8001524:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001528:	6153      	str	r3, [r2, #20]
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <HAL_I2C_MspInit+0x80>)
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001532:	613b      	str	r3, [r7, #16]
 8001534:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001536:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800153a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800153c:	2312      	movs	r3, #18
 800153e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001544:	2303      	movs	r3, #3
 8001546:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001548:	2304      	movs	r3, #4
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	4619      	mov	r1, r3
 8001552:	480b      	ldr	r0, [pc, #44]	@ (8001580 <HAL_I2C_MspInit+0x84>)
 8001554:	f000 fc7a 	bl	8001e4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001558:	4b08      	ldr	r3, [pc, #32]	@ (800157c <HAL_I2C_MspInit+0x80>)
 800155a:	69db      	ldr	r3, [r3, #28]
 800155c:	4a07      	ldr	r2, [pc, #28]	@ (800157c <HAL_I2C_MspInit+0x80>)
 800155e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001562:	61d3      	str	r3, [r2, #28]
 8001564:	4b05      	ldr	r3, [pc, #20]	@ (800157c <HAL_I2C_MspInit+0x80>)
 8001566:	69db      	ldr	r3, [r3, #28]
 8001568:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001570:	bf00      	nop
 8001572:	3728      	adds	r7, #40	@ 0x28
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40005400 	.word	0x40005400
 800157c:	40021000 	.word	0x40021000
 8001580:	48000400 	.word	0x48000400

08001584 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001594:	d10c      	bne.n	80015b0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001596:	4b15      	ldr	r3, [pc, #84]	@ (80015ec <HAL_TIM_Base_MspInit+0x68>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a14      	ldr	r2, [pc, #80]	@ (80015ec <HAL_TIM_Base_MspInit+0x68>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	61d3      	str	r3, [r2, #28]
 80015a2:	4b12      	ldr	r3, [pc, #72]	@ (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80015ae:	e018      	b.n	80015e2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0e      	ldr	r2, [pc, #56]	@ (80015f0 <HAL_TIM_Base_MspInit+0x6c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d113      	bne.n	80015e2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015ba:	4b0c      	ldr	r3, [pc, #48]	@ (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	4a0b      	ldr	r2, [pc, #44]	@ (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015c0:	f043 0310 	orr.w	r3, r3, #16
 80015c4:	61d3      	str	r3, [r2, #28]
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	f003 0310 	and.w	r3, r3, #16
 80015ce:	60bb      	str	r3, [r7, #8]
 80015d0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	2036      	movs	r0, #54	@ 0x36
 80015d8:	f000 fc01 	bl	8001dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015dc:	2036      	movs	r0, #54	@ 0x36
 80015de:	f000 fc1a 	bl	8001e16 <HAL_NVIC_EnableIRQ>
}
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40001000 	.word	0x40001000

080015f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08a      	sub	sp, #40	@ 0x28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a17      	ldr	r2, [pc, #92]	@ (8001670 <HAL_UART_MspInit+0x7c>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d128      	bne.n	8001668 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001616:	4b17      	ldr	r3, [pc, #92]	@ (8001674 <HAL_UART_MspInit+0x80>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	4a16      	ldr	r2, [pc, #88]	@ (8001674 <HAL_UART_MspInit+0x80>)
 800161c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001620:	61d3      	str	r3, [r2, #28]
 8001622:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <HAL_UART_MspInit+0x80>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162a:	613b      	str	r3, [r7, #16]
 800162c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <HAL_UART_MspInit+0x80>)
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	4a10      	ldr	r2, [pc, #64]	@ (8001674 <HAL_UART_MspInit+0x80>)
 8001634:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001638:	6153      	str	r3, [r2, #20]
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <HAL_UART_MspInit+0x80>)
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001646:	230c      	movs	r3, #12
 8001648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164a:	2302      	movs	r3, #2
 800164c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164e:	2300      	movs	r3, #0
 8001650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001652:	2303      	movs	r3, #3
 8001654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001656:	2307      	movs	r3, #7
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165a:	f107 0314 	add.w	r3, r7, #20
 800165e:	4619      	mov	r1, r3
 8001660:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001664:	f000 fbf2 	bl	8001e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001668:	bf00      	nop
 800166a:	3728      	adds	r7, #40	@ 0x28
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40004400 	.word	0x40004400
 8001674:	40021000 	.word	0x40021000

08001678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <NMI_Handler+0x4>

08001680 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <HardFault_Handler+0x4>

08001688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <MemManage_Handler+0x4>

08001690 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <BusFault_Handler+0x4>

08001698 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <UsageFault_Handler+0x4>

080016a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ce:	f000 fa67 	bl	8001ba0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Roll_Pin);
 80016da:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80016de:	f000 fd57 	bl	8002190 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if (!HAL_GPIO_ReadPin(Roll_GPIO_Port, Roll_Pin)) {
 80016ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f4:	f000 fd1c 	bl	8002130 <HAL_GPIO_ReadPin>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f040 8080 	bne.w	8001800 <TIM6_DAC_IRQHandler+0x118>
		if (!toggle) {
 8001700:	4b43      	ldr	r3, [pc, #268]	@ (8001810 <TIM6_DAC_IRQHandler+0x128>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	f083 0301 	eor.w	r3, r3, #1
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d07b      	beq.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
			toggle = true;
 800170e:	4b40      	ldr	r3, [pc, #256]	@ (8001810 <TIM6_DAC_IRQHandler+0x128>)
 8001710:	2201      	movs	r2, #1
 8001712:	701a      	strb	r2, [r3, #0]

			srand(__HAL_TIM_GET_COUNTER(&htim2));
 8001714:	4b3f      	ldr	r3, [pc, #252]	@ (8001814 <TIM6_DAC_IRQHandler+0x12c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171a:	4618      	mov	r0, r3
 800171c:	f003 fe68 	bl	80053f0 <srand>
			generated_number = (rand() % 6) + 1;
 8001720:	f003 fe94 	bl	800544c <rand>
 8001724:	4602      	mov	r2, r0
 8001726:	4b3c      	ldr	r3, [pc, #240]	@ (8001818 <TIM6_DAC_IRQHandler+0x130>)
 8001728:	fb83 3102 	smull	r3, r1, r3, r2
 800172c:	17d3      	asrs	r3, r2, #31
 800172e:	1ac9      	subs	r1, r1, r3
 8001730:	460b      	mov	r3, r1
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	440b      	add	r3, r1
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	1ad1      	subs	r1, r2, r3
 800173a:	b2cb      	uxtb	r3, r1
 800173c:	3301      	adds	r3, #1
 800173e:	b2da      	uxtb	r2, r3
 8001740:	4b36      	ldr	r3, [pc, #216]	@ (800181c <TIM6_DAC_IRQHandler+0x134>)
 8001742:	701a      	strb	r2, [r3, #0]

			while (generated_number == previous_generated_number) {
 8001744:	e011      	b.n	800176a <TIM6_DAC_IRQHandler+0x82>
				generated_number = (rand() % 6) + 1;
 8001746:	f003 fe81 	bl	800544c <rand>
 800174a:	4602      	mov	r2, r0
 800174c:	4b32      	ldr	r3, [pc, #200]	@ (8001818 <TIM6_DAC_IRQHandler+0x130>)
 800174e:	fb83 3102 	smull	r3, r1, r3, r2
 8001752:	17d3      	asrs	r3, r2, #31
 8001754:	1ac9      	subs	r1, r1, r3
 8001756:	460b      	mov	r3, r1
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	440b      	add	r3, r1
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	1ad1      	subs	r1, r2, r3
 8001760:	b2cb      	uxtb	r3, r1
 8001762:	3301      	adds	r3, #1
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4b2d      	ldr	r3, [pc, #180]	@ (800181c <TIM6_DAC_IRQHandler+0x134>)
 8001768:	701a      	strb	r2, [r3, #0]
			while (generated_number == previous_generated_number) {
 800176a:	4b2c      	ldr	r3, [pc, #176]	@ (800181c <TIM6_DAC_IRQHandler+0x134>)
 800176c:	781a      	ldrb	r2, [r3, #0]
 800176e:	4b2c      	ldr	r3, [pc, #176]	@ (8001820 <TIM6_DAC_IRQHandler+0x138>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d0e7      	beq.n	8001746 <TIM6_DAC_IRQHandler+0x5e>
			}

			sprintf(uart_message, "%d\r\n", generated_number);
 8001776:	4b29      	ldr	r3, [pc, #164]	@ (800181c <TIM6_DAC_IRQHandler+0x134>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	461a      	mov	r2, r3
 800177c:	4929      	ldr	r1, [pc, #164]	@ (8001824 <TIM6_DAC_IRQHandler+0x13c>)
 800177e:	482a      	ldr	r0, [pc, #168]	@ (8001828 <TIM6_DAC_IRQHandler+0x140>)
 8001780:	f004 fdd0 	bl	8006324 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) uart_message, 3, 100);
 8001784:	2364      	movs	r3, #100	@ 0x64
 8001786:	2203      	movs	r2, #3
 8001788:	4927      	ldr	r1, [pc, #156]	@ (8001828 <TIM6_DAC_IRQHandler+0x140>)
 800178a:	4828      	ldr	r0, [pc, #160]	@ (800182c <TIM6_DAC_IRQHandler+0x144>)
 800178c:	f003 fa54 	bl	8004c38 <HAL_UART_Transmit>

			sprintf(i2c_message, "%d", generated_number);
 8001790:	4b22      	ldr	r3, [pc, #136]	@ (800181c <TIM6_DAC_IRQHandler+0x134>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4926      	ldr	r1, [pc, #152]	@ (8001830 <TIM6_DAC_IRQHandler+0x148>)
 8001798:	4826      	ldr	r0, [pc, #152]	@ (8001834 <TIM6_DAC_IRQHandler+0x14c>)
 800179a:	f004 fdc3 	bl	8006324 <siprintf>
			HD44780_SetCursor(0, 0);
 800179e:	2100      	movs	r1, #0
 80017a0:	2000      	movs	r0, #0
 80017a2:	f7ff fb41 	bl	8000e28 <HD44780_SetCursor>
			HD44780_PrintStr(&i2c_message[0]);
 80017a6:	4823      	ldr	r0, [pc, #140]	@ (8001834 <TIM6_DAC_IRQHandler+0x14c>)
 80017a8:	f7ff fbaf 	bl	8000f0a <HD44780_PrintStr>

			previous_generated_number = generated_number;
 80017ac:	4b1b      	ldr	r3, [pc, #108]	@ (800181c <TIM6_DAC_IRQHandler+0x134>)
 80017ae:	781a      	ldrb	r2, [r3, #0]
 80017b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <TIM6_DAC_IRQHandler+0x138>)
 80017b2:	701a      	strb	r2, [r3, #0]

			switch(generated_number) {
 80017b4:	4b19      	ldr	r3, [pc, #100]	@ (800181c <TIM6_DAC_IRQHandler+0x134>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	3b01      	subs	r3, #1
 80017ba:	2b05      	cmp	r3, #5
 80017bc:	d823      	bhi.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
 80017be:	a201      	add	r2, pc, #4	@ (adr r2, 80017c4 <TIM6_DAC_IRQHandler+0xdc>)
 80017c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c4:	080017dd 	.word	0x080017dd
 80017c8:	080017e3 	.word	0x080017e3
 80017cc:	080017e9 	.word	0x080017e9
 80017d0:	080017ef 	.word	0x080017ef
 80017d4:	080017f5 	.word	0x080017f5
 80017d8:	080017fb 	.word	0x080017fb
			case 1:
				Number_One();
 80017dc:	f000 f82e 	bl	800183c <Number_One>
				break;
 80017e0:	e011      	b.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
			case 2:
				Number_Two();
 80017e2:	f000 f83c 	bl	800185e <Number_Two>
				break;
 80017e6:	e00e      	b.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
			case 3:
				Number_Three();
 80017e8:	f000 f84b 	bl	8001882 <Number_Three>
				break;
 80017ec:	e00b      	b.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
			case 4:
				Number_Four();
 80017ee:	f000 f85a 	bl	80018a6 <Number_Four>
				break;
 80017f2:	e008      	b.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
			case 5:
				Number_Five();
 80017f4:	f000 f869 	bl	80018ca <Number_Five>
				break;
 80017f8:	e005      	b.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
			case 6:
				Number_Six();
 80017fa:	f000 f878 	bl	80018ee <Number_Six>
				break;
 80017fe:	e002      	b.n	8001806 <TIM6_DAC_IRQHandler+0x11e>
			}
		}
	} else {
		toggle = false;
 8001800:	4b03      	ldr	r3, [pc, #12]	@ (8001810 <TIM6_DAC_IRQHandler+0x128>)
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001806:	480c      	ldr	r0, [pc, #48]	@ (8001838 <TIM6_DAC_IRQHandler+0x150>)
 8001808:	f002 fe32 	bl	8004470 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	2000038d 	.word	0x2000038d
 8001814:	2000025c 	.word	0x2000025c
 8001818:	2aaaaaab 	.word	0x2aaaaaab
 800181c:	2000038e 	.word	0x2000038e
 8001820:	2000038f 	.word	0x2000038f
 8001824:	08009bc8 	.word	0x08009bc8
 8001828:	2000037c 	.word	0x2000037c
 800182c:	200002f4 	.word	0x200002f4
 8001830:	08009bd0 	.word	0x08009bd0
 8001834:	20000388 	.word	0x20000388
 8001838:	200002a8 	.word	0x200002a8

0800183c <Number_One>:

/* USER CODE BEGIN 1 */
static void Number_One(void) {
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, TL_Pin | ML_Pin | BL_Pin | TR_Pin | MR_Pin | BR_Pin, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	f240 31b2 	movw	r1, #946	@ 0x3b2
 8001846:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800184a:	f000 fc89 	bl	8002160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, MC_Pin, GPIO_PIN_SET);
 800184e:	2201      	movs	r2, #1
 8001850:	2140      	movs	r1, #64	@ 0x40
 8001852:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001856:	f000 fc83 	bl	8002160 <HAL_GPIO_WritePin>
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}

0800185e <Number_Two>:

static void Number_Two(void) {
 800185e:	b580      	push	{r7, lr}
 8001860:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, TL_Pin | ML_Pin | MC_Pin | MR_Pin | BR_Pin, GPIO_PIN_RESET);
 8001862:	2200      	movs	r2, #0
 8001864:	f44f 71e9 	mov.w	r1, #466	@ 0x1d2
 8001868:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800186c:	f000 fc78 	bl	8002160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, BL_Pin | TR_Pin, GPIO_PIN_SET);
 8001870:	2201      	movs	r2, #1
 8001872:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8001876:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800187a:	f000 fc71 	bl	8002160 <HAL_GPIO_WritePin>
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}

08001882 <Number_Three>:

static void Number_Three(void) {
 8001882:	b580      	push	{r7, lr}
 8001884:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, TL_Pin | ML_Pin | MR_Pin | BR_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	f44f 71c9 	mov.w	r1, #402	@ 0x192
 800188c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001890:	f000 fc66 	bl	8002160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, BL_Pin | MC_Pin | TR_Pin, GPIO_PIN_SET);
 8001894:	2201      	movs	r2, #1
 8001896:	f44f 7118 	mov.w	r1, #608	@ 0x260
 800189a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189e:	f000 fc5f 	bl	8002160 <HAL_GPIO_WritePin>
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <Number_Four>:

static void Number_Four(void) {
 80018a6:	b580      	push	{r7, lr}
 80018a8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, ML_Pin | MC_Pin | MR_Pin, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 80018b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b4:	f000 fc54 	bl	8002160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, TL_Pin | BL_Pin | TR_Pin | BR_Pin, GPIO_PIN_SET);
 80018b8:	2201      	movs	r2, #1
 80018ba:	f240 21a2 	movw	r1, #674	@ 0x2a2
 80018be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018c2:	f000 fc4d 	bl	8002160 <HAL_GPIO_WritePin>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}

080018ca <Number_Five>:

static void Number_Five(void) {
 80018ca:	b580      	push	{r7, lr}
 80018cc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, ML_Pin | MR_Pin, GPIO_PIN_RESET);
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80018d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018d8:	f000 fc42 	bl	8002160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, TL_Pin | BL_Pin | MC_Pin | TR_Pin | BR_Pin, GPIO_PIN_SET);
 80018dc:	2201      	movs	r2, #1
 80018de:	f240 21e2 	movw	r1, #738	@ 0x2e2
 80018e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e6:	f000 fc3b 	bl	8002160 <HAL_GPIO_WritePin>
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}

080018ee <Number_Six>:

static void Number_Six(void) {
 80018ee:	b580      	push	{r7, lr}
 80018f0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, MC_Pin, GPIO_PIN_RESET);
 80018f2:	2200      	movs	r2, #0
 80018f4:	2140      	movs	r1, #64	@ 0x40
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018fa:	f000 fc31 	bl	8002160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, TL_Pin | ML_Pin | BL_Pin | TR_Pin | MR_Pin | BR_Pin, GPIO_PIN_SET);
 80018fe:	2201      	movs	r2, #1
 8001900:	f240 31b2 	movw	r1, #946	@ 0x3b2
 8001904:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001908:	f000 fc2a 	bl	8002160 <HAL_GPIO_WritePin>
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}

08001910 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return 1;
 8001914:	2301      	movs	r3, #1
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <_kill>:

int _kill(int pid, int sig)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800192a:	f004 fdb1 	bl	8006490 <__errno>
 800192e:	4603      	mov	r3, r0
 8001930:	2216      	movs	r2, #22
 8001932:	601a      	str	r2, [r3, #0]
  return -1;
 8001934:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001938:	4618      	mov	r0, r3
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <_exit>:

void _exit (int status)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001948:	f04f 31ff 	mov.w	r1, #4294967295
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7ff ffe7 	bl	8001920 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001952:	bf00      	nop
 8001954:	e7fd      	b.n	8001952 <_exit+0x12>

08001956 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b086      	sub	sp, #24
 800195a:	af00      	add	r7, sp, #0
 800195c:	60f8      	str	r0, [r7, #12]
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e00a      	b.n	800197e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001968:	f3af 8000 	nop.w
 800196c:	4601      	mov	r1, r0
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	60ba      	str	r2, [r7, #8]
 8001974:	b2ca      	uxtb	r2, r1
 8001976:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	3301      	adds	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	697a      	ldr	r2, [r7, #20]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	429a      	cmp	r2, r3
 8001984:	dbf0      	blt.n	8001968 <_read+0x12>
  }

  return len;
 8001986:	687b      	ldr	r3, [r7, #4]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	e009      	b.n	80019b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	60ba      	str	r2, [r7, #8]
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	3301      	adds	r3, #1
 80019b4:	617b      	str	r3, [r7, #20]
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	dbf1      	blt.n	80019a2 <_write+0x12>
  }
  return len;
 80019be:	687b      	ldr	r3, [r7, #4]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <_close>:

int _close(int file)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019f0:	605a      	str	r2, [r3, #4]
  return 0;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <_isatty>:

int _isatty(int file)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a08:	2301      	movs	r3, #1
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b085      	sub	sp, #20
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	60f8      	str	r0, [r7, #12]
 8001a1e:	60b9      	str	r1, [r7, #8]
 8001a20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a38:	4a14      	ldr	r2, [pc, #80]	@ (8001a8c <_sbrk+0x5c>)
 8001a3a:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <_sbrk+0x60>)
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a44:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <_sbrk+0x64>)
 8001a4e:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <_sbrk+0x68>)
 8001a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a52:	4b10      	ldr	r3, [pc, #64]	@ (8001a94 <_sbrk+0x64>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d207      	bcs.n	8001a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a60:	f004 fd16 	bl	8006490 <__errno>
 8001a64:	4603      	mov	r3, r0
 8001a66:	220c      	movs	r2, #12
 8001a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e009      	b.n	8001a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a70:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a76:	4b07      	ldr	r3, [pc, #28]	@ (8001a94 <_sbrk+0x64>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	4a05      	ldr	r2, [pc, #20]	@ (8001a94 <_sbrk+0x64>)
 8001a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a82:	68fb      	ldr	r3, [r7, #12]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	20004000 	.word	0x20004000
 8001a90:	00000400 	.word	0x00000400
 8001a94:	20000390 	.word	0x20000390
 8001a98:	200004e8 	.word	0x200004e8

08001a9c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <SystemInit+0x20>)
 8001aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001aa6:	4a05      	ldr	r2, [pc, #20]	@ (8001abc <SystemInit+0x20>)
 8001aa8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001aac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ac0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001af8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ac4:	f7ff ffea 	bl	8001a9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ac8:	480c      	ldr	r0, [pc, #48]	@ (8001afc <LoopForever+0x6>)
  ldr r1, =_edata
 8001aca:	490d      	ldr	r1, [pc, #52]	@ (8001b00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001acc:	4a0d      	ldr	r2, [pc, #52]	@ (8001b04 <LoopForever+0xe>)
  movs r3, #0
 8001ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad0:	e002      	b.n	8001ad8 <LoopCopyDataInit>

08001ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ad6:	3304      	adds	r3, #4

08001ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001adc:	d3f9      	bcc.n	8001ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ade:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ae0:	4c0a      	ldr	r4, [pc, #40]	@ (8001b0c <LoopForever+0x16>)
  movs r3, #0
 8001ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ae4:	e001      	b.n	8001aea <LoopFillZerobss>

08001ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae8:	3204      	adds	r2, #4

08001aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aec:	d3fb      	bcc.n	8001ae6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aee:	f004 fcd5 	bl	800649c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001af2:	f7ff faf9 	bl	80010e8 <main>

08001af6 <LoopForever>:

LoopForever:
    b LoopForever
 8001af6:	e7fe      	b.n	8001af6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001af8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001afc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b00:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001b04:	0800a0a4 	.word	0x0800a0a4
  ldr r2, =_sbss
 8001b08:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001b0c:	200004e4 	.word	0x200004e4

08001b10 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b10:	e7fe      	b.n	8001b10 <ADC1_IRQHandler>
	...

08001b14 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b18:	4b08      	ldr	r3, [pc, #32]	@ (8001b3c <HAL_Init+0x28>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a07      	ldr	r2, [pc, #28]	@ (8001b3c <HAL_Init+0x28>)
 8001b1e:	f043 0310 	orr.w	r3, r3, #16
 8001b22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b24:	2003      	movs	r0, #3
 8001b26:	f000 f94f 	bl	8001dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2a:	200f      	movs	r0, #15
 8001b2c:	f000 f808 	bl	8001b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b30:	f7ff fcc0 	bl	80014b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40022000 	.word	0x40022000

08001b40 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b48:	4b12      	ldr	r3, [pc, #72]	@ (8001b94 <HAL_InitTick+0x54>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b12      	ldr	r3, [pc, #72]	@ (8001b98 <HAL_InitTick+0x58>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4619      	mov	r1, r3
 8001b52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 f967 	bl	8001e32 <HAL_SYSTICK_Config>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00e      	b.n	8001b8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b0f      	cmp	r3, #15
 8001b72:	d80a      	bhi.n	8001b8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b74:	2200      	movs	r2, #0
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f000 f92f 	bl	8001dde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b80:	4a06      	ldr	r2, [pc, #24]	@ (8001b9c <HAL_InitTick+0x5c>)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e000      	b.n	8001b8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000010 	.word	0x20000010
 8001b98:	20000018 	.word	0x20000018
 8001b9c:	20000014 	.word	0x20000014

08001ba0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_IncTick+0x20>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <HAL_IncTick+0x24>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4413      	add	r3, r2
 8001bb0:	4a04      	ldr	r2, [pc, #16]	@ (8001bc4 <HAL_IncTick+0x24>)
 8001bb2:	6013      	str	r3, [r2, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	20000018 	.word	0x20000018
 8001bc4:	20000394 	.word	0x20000394

08001bc8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return uwTick;  
 8001bcc:	4b03      	ldr	r3, [pc, #12]	@ (8001bdc <HAL_GetTick+0x14>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000394 	.word	0x20000394

08001be0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be8:	f7ff ffee 	bl	8001bc8 <HAL_GetTick>
 8001bec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf8:	d005      	beq.n	8001c06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <HAL_Delay+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4413      	add	r3, r2
 8001c04:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001c06:	bf00      	nop
 8001c08:	f7ff ffde 	bl	8001bc8 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d8f7      	bhi.n	8001c08 <HAL_Delay+0x28>
  {
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000018 	.word	0x20000018

08001c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c38:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c44:	4013      	ands	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c5a:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	60d3      	str	r3, [r2, #12]
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c74:	4b04      	ldr	r3, [pc, #16]	@ (8001c88 <__NVIC_GetPriorityGrouping+0x18>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	0a1b      	lsrs	r3, r3, #8
 8001c7a:	f003 0307 	and.w	r3, r3, #7
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	db0b      	blt.n	8001cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	f003 021f 	and.w	r2, r3, #31
 8001ca4:	4907      	ldr	r1, [pc, #28]	@ (8001cc4 <__NVIC_EnableIRQ+0x38>)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	095b      	lsrs	r3, r3, #5
 8001cac:	2001      	movs	r0, #1
 8001cae:	fa00 f202 	lsl.w	r2, r0, r2
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000e100 	.word	0xe000e100

08001cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	6039      	str	r1, [r7, #0]
 8001cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	db0a      	blt.n	8001cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	490c      	ldr	r1, [pc, #48]	@ (8001d14 <__NVIC_SetPriority+0x4c>)
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	0112      	lsls	r2, r2, #4
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	440b      	add	r3, r1
 8001cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cf0:	e00a      	b.n	8001d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	4908      	ldr	r1, [pc, #32]	@ (8001d18 <__NVIC_SetPriority+0x50>)
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	f003 030f 	and.w	r3, r3, #15
 8001cfe:	3b04      	subs	r3, #4
 8001d00:	0112      	lsls	r2, r2, #4
 8001d02:	b2d2      	uxtb	r2, r2
 8001d04:	440b      	add	r3, r1
 8001d06:	761a      	strb	r2, [r3, #24]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000e100 	.word	0xe000e100
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	@ 0x24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f1c3 0307 	rsb	r3, r3, #7
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	bf28      	it	cs
 8001d3a:	2304      	movcs	r3, #4
 8001d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3304      	adds	r3, #4
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d902      	bls.n	8001d4c <NVIC_EncodePriority+0x30>
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	3b03      	subs	r3, #3
 8001d4a:	e000      	b.n	8001d4e <NVIC_EncodePriority+0x32>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d50:	f04f 32ff 	mov.w	r2, #4294967295
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43da      	mvns	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	401a      	ands	r2, r3
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d64:	f04f 31ff 	mov.w	r1, #4294967295
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6e:	43d9      	mvns	r1, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d74:	4313      	orrs	r3, r2
         );
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3724      	adds	r7, #36	@ 0x24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d94:	d301      	bcc.n	8001d9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d96:	2301      	movs	r3, #1
 8001d98:	e00f      	b.n	8001dba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc4 <SysTick_Config+0x40>)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001da2:	210f      	movs	r1, #15
 8001da4:	f04f 30ff 	mov.w	r0, #4294967295
 8001da8:	f7ff ff8e 	bl	8001cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dac:	4b05      	ldr	r3, [pc, #20]	@ (8001dc4 <SysTick_Config+0x40>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001db2:	4b04      	ldr	r3, [pc, #16]	@ (8001dc4 <SysTick_Config+0x40>)
 8001db4:	2207      	movs	r2, #7
 8001db6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	e000e010 	.word	0xe000e010

08001dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7ff ff29 	bl	8001c28 <__NVIC_SetPriorityGrouping>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b086      	sub	sp, #24
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
 8001dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001df0:	f7ff ff3e 	bl	8001c70 <__NVIC_GetPriorityGrouping>
 8001df4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	6978      	ldr	r0, [r7, #20]
 8001dfc:	f7ff ff8e 	bl	8001d1c <NVIC_EncodePriority>
 8001e00:	4602      	mov	r2, r0
 8001e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff5d 	bl	8001cc8 <__NVIC_SetPriority>
}
 8001e0e:	bf00      	nop
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b082      	sub	sp, #8
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff31 	bl	8001c8c <__NVIC_EnableIRQ>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff ffa2 	bl	8001d84 <SysTick_Config>
 8001e40:	4603      	mov	r3, r0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
	...

08001e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b087      	sub	sp, #28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e5a:	e14e      	b.n	80020fa <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	2101      	movs	r1, #1
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	fa01 f303 	lsl.w	r3, r1, r3
 8001e68:	4013      	ands	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	f000 8140 	beq.w	80020f4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d005      	beq.n	8001e8c <HAL_GPIO_Init+0x40>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d130      	bne.n	8001eee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	2203      	movs	r2, #3
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	68da      	ldr	r2, [r3, #12]
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	091b      	lsrs	r3, r3, #4
 8001ed8:	f003 0201 	and.w	r2, r3, #1
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	2b03      	cmp	r3, #3
 8001ef8:	d017      	beq.n	8001f2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	2203      	movs	r2, #3
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	689a      	ldr	r2, [r3, #8]
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 0303 	and.w	r3, r3, #3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d123      	bne.n	8001f7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	08da      	lsrs	r2, r3, #3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	3208      	adds	r2, #8
 8001f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	220f      	movs	r2, #15
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43db      	mvns	r3, r3
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	4013      	ands	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	691a      	ldr	r2, [r3, #16]
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	08da      	lsrs	r2, r3, #3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	3208      	adds	r2, #8
 8001f78:	6939      	ldr	r1, [r7, #16]
 8001f7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	2203      	movs	r2, #3
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	4013      	ands	r3, r2
 8001f94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 0203 	and.w	r2, r3, #3
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 809a 	beq.w	80020f4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc0:	4b55      	ldr	r3, [pc, #340]	@ (8002118 <HAL_GPIO_Init+0x2cc>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	4a54      	ldr	r2, [pc, #336]	@ (8002118 <HAL_GPIO_Init+0x2cc>)
 8001fc6:	f043 0301 	orr.w	r3, r3, #1
 8001fca:	6193      	str	r3, [r2, #24]
 8001fcc:	4b52      	ldr	r3, [pc, #328]	@ (8002118 <HAL_GPIO_Init+0x2cc>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fd8:	4a50      	ldr	r2, [pc, #320]	@ (800211c <HAL_GPIO_Init+0x2d0>)
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	089b      	lsrs	r3, r3, #2
 8001fde:	3302      	adds	r3, #2
 8001fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f003 0303 	and.w	r3, r3, #3
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	220f      	movs	r2, #15
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002002:	d013      	beq.n	800202c <HAL_GPIO_Init+0x1e0>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a46      	ldr	r2, [pc, #280]	@ (8002120 <HAL_GPIO_Init+0x2d4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d00d      	beq.n	8002028 <HAL_GPIO_Init+0x1dc>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a45      	ldr	r2, [pc, #276]	@ (8002124 <HAL_GPIO_Init+0x2d8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d007      	beq.n	8002024 <HAL_GPIO_Init+0x1d8>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a44      	ldr	r2, [pc, #272]	@ (8002128 <HAL_GPIO_Init+0x2dc>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d101      	bne.n	8002020 <HAL_GPIO_Init+0x1d4>
 800201c:	2303      	movs	r3, #3
 800201e:	e006      	b.n	800202e <HAL_GPIO_Init+0x1e2>
 8002020:	2305      	movs	r3, #5
 8002022:	e004      	b.n	800202e <HAL_GPIO_Init+0x1e2>
 8002024:	2302      	movs	r3, #2
 8002026:	e002      	b.n	800202e <HAL_GPIO_Init+0x1e2>
 8002028:	2301      	movs	r3, #1
 800202a:	e000      	b.n	800202e <HAL_GPIO_Init+0x1e2>
 800202c:	2300      	movs	r3, #0
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	f002 0203 	and.w	r2, r2, #3
 8002034:	0092      	lsls	r2, r2, #2
 8002036:	4093      	lsls	r3, r2
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800203e:	4937      	ldr	r1, [pc, #220]	@ (800211c <HAL_GPIO_Init+0x2d0>)
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	089b      	lsrs	r3, r3, #2
 8002044:	3302      	adds	r3, #2
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800204c:	4b37      	ldr	r3, [pc, #220]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	43db      	mvns	r3, r3
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4013      	ands	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4313      	orrs	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002070:	4a2e      	ldr	r2, [pc, #184]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002076:	4b2d      	ldr	r3, [pc, #180]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	43db      	mvns	r3, r3
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	4013      	ands	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4313      	orrs	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800209a:	4a24      	ldr	r2, [pc, #144]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020a0:	4b22      	ldr	r3, [pc, #136]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	43db      	mvns	r3, r3
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4013      	ands	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d003      	beq.n	80020c4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80020c4:	4a19      	ldr	r2, [pc, #100]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020ca:	4b18      	ldr	r3, [pc, #96]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d003      	beq.n	80020ee <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80020ee:	4a0f      	ldr	r2, [pc, #60]	@ (800212c <HAL_GPIO_Init+0x2e0>)
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	3301      	adds	r3, #1
 80020f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	fa22 f303 	lsr.w	r3, r2, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	f47f aea9 	bne.w	8001e5c <HAL_GPIO_Init+0x10>
  }
}
 800210a:	bf00      	nop
 800210c:	bf00      	nop
 800210e:	371c      	adds	r7, #28
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	40021000 	.word	0x40021000
 800211c:	40010000 	.word	0x40010000
 8002120:	48000400 	.word	0x48000400
 8002124:	48000800 	.word	0x48000800
 8002128:	48000c00 	.word	0x48000c00
 800212c:	40010400 	.word	0x40010400

08002130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	460b      	mov	r3, r1
 800213a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	887b      	ldrh	r3, [r7, #2]
 8002142:	4013      	ands	r3, r2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d002      	beq.n	800214e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002148:	2301      	movs	r3, #1
 800214a:	73fb      	strb	r3, [r7, #15]
 800214c:	e001      	b.n	8002152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800214e:	2300      	movs	r3, #0
 8002150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	807b      	strh	r3, [r7, #2]
 800216c:	4613      	mov	r3, r2
 800216e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002170:	787b      	ldrb	r3, [r7, #1]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002176:	887a      	ldrh	r2, [r7, #2]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800217c:	e002      	b.n	8002184 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800217e:	887a      	ldrh	r2, [r7, #2]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800219a:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800219c:	695a      	ldr	r2, [r3, #20]
 800219e:	88fb      	ldrh	r3, [r7, #6]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d006      	beq.n	80021b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021a6:	4a05      	ldr	r2, [pc, #20]	@ (80021bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021ac:	88fb      	ldrh	r3, [r7, #6]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f000 f806 	bl	80021c0 <HAL_GPIO_EXTI_Callback>
  }
}
 80021b4:	bf00      	nop
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40010400 	.word	0x40010400

080021c0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e08d      	b.n	8002304 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d106      	bne.n	8002202 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff f97d 	bl	80014fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2224      	movs	r2, #36	@ 0x24
 8002206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 0201 	bic.w	r2, r2, #1
 8002218:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002226:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002236:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d107      	bne.n	8002250 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800224c:	609a      	str	r2, [r3, #8]
 800224e:	e006      	b.n	800225e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800225c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	2b02      	cmp	r3, #2
 8002264:	d108      	bne.n	8002278 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	e007      	b.n	8002288 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	685a      	ldr	r2, [r3, #4]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002286:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6812      	ldr	r2, [r2, #0]
 8002292:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002296:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800229a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022aa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	691a      	ldr	r2, [r3, #16]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69d9      	ldr	r1, [r3, #28]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1a      	ldr	r2, [r3, #32]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f042 0201 	orr.w	r2, r2, #1
 80022e4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2220      	movs	r2, #32
 80022f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af02      	add	r7, sp, #8
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	607a      	str	r2, [r7, #4]
 8002316:	461a      	mov	r2, r3
 8002318:	460b      	mov	r3, r1
 800231a:	817b      	strh	r3, [r7, #10]
 800231c:	4613      	mov	r3, r2
 800231e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2b20      	cmp	r3, #32
 800232a:	f040 80fd 	bne.w	8002528 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002334:	2b01      	cmp	r3, #1
 8002336:	d101      	bne.n	800233c <HAL_I2C_Master_Transmit+0x30>
 8002338:	2302      	movs	r3, #2
 800233a:	e0f6      	b.n	800252a <HAL_I2C_Master_Transmit+0x21e>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002344:	f7ff fc40 	bl	8001bc8 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	2319      	movs	r3, #25
 8002350:	2201      	movs	r2, #1
 8002352:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f914 	bl	8002584 <I2C_WaitOnFlagUntilTimeout>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e0e1      	b.n	800252a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2221      	movs	r2, #33	@ 0x21
 800236a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2210      	movs	r2, #16
 8002372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	893a      	ldrh	r2, [r7, #8]
 8002386:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002392:	b29b      	uxth	r3, r3
 8002394:	2bff      	cmp	r3, #255	@ 0xff
 8002396:	d906      	bls.n	80023a6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	22ff      	movs	r2, #255	@ 0xff
 800239c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800239e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	e007      	b.n	80023b6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80023b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023b4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d024      	beq.n	8002408 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c2:	781a      	ldrb	r2, [r3, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	1c5a      	adds	r2, r3, #1
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d8:	b29b      	uxth	r3, r3
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e6:	3b01      	subs	r3, #1
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	3301      	adds	r3, #1
 80023f6:	b2da      	uxtb	r2, r3
 80023f8:	8979      	ldrh	r1, [r7, #10]
 80023fa:	4b4e      	ldr	r3, [pc, #312]	@ (8002534 <HAL_I2C_Master_Transmit+0x228>)
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f000 fa83 	bl	800290c <I2C_TransferConfig>
 8002406:	e066      	b.n	80024d6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800240c:	b2da      	uxtb	r2, r3
 800240e:	8979      	ldrh	r1, [r7, #10]
 8002410:	4b48      	ldr	r3, [pc, #288]	@ (8002534 <HAL_I2C_Master_Transmit+0x228>)
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f000 fa78 	bl	800290c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800241c:	e05b      	b.n	80024d6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	6a39      	ldr	r1, [r7, #32]
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f907 	bl	8002636 <I2C_WaitOnTXISFlagUntilTimeout>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e07b      	b.n	800252a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002436:	781a      	ldrb	r2, [r3, #0]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002442:	1c5a      	adds	r2, r3, #1
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244c:	b29b      	uxth	r3, r3
 800244e:	3b01      	subs	r3, #1
 8002450:	b29a      	uxth	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245a:	3b01      	subs	r3, #1
 800245c:	b29a      	uxth	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002466:	b29b      	uxth	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d034      	beq.n	80024d6 <HAL_I2C_Master_Transmit+0x1ca>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002470:	2b00      	cmp	r3, #0
 8002472:	d130      	bne.n	80024d6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	2200      	movs	r2, #0
 800247c:	2180      	movs	r1, #128	@ 0x80
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f000 f880 	bl	8002584 <I2C_WaitOnFlagUntilTimeout>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e04d      	b.n	800252a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002492:	b29b      	uxth	r3, r3
 8002494:	2bff      	cmp	r3, #255	@ 0xff
 8002496:	d90e      	bls.n	80024b6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	22ff      	movs	r2, #255	@ 0xff
 800249c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	8979      	ldrh	r1, [r7, #10]
 80024a6:	2300      	movs	r3, #0
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024ae:	68f8      	ldr	r0, [r7, #12]
 80024b0:	f000 fa2c 	bl	800290c <I2C_TransferConfig>
 80024b4:	e00f      	b.n	80024d6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024c4:	b2da      	uxtb	r2, r3
 80024c6:	8979      	ldrh	r1, [r7, #10]
 80024c8:	2300      	movs	r3, #0
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024d0:	68f8      	ldr	r0, [r7, #12]
 80024d2:	f000 fa1b 	bl	800290c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024da:	b29b      	uxth	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d19e      	bne.n	800241e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	6a39      	ldr	r1, [r7, #32]
 80024e4:	68f8      	ldr	r0, [r7, #12]
 80024e6:	f000 f8ed 	bl	80026c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e01a      	b.n	800252a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2220      	movs	r2, #32
 80024fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6859      	ldr	r1, [r3, #4]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <HAL_I2C_Master_Transmit+0x22c>)
 8002508:	400b      	ands	r3, r1
 800250a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002524:	2300      	movs	r3, #0
 8002526:	e000      	b.n	800252a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002528:	2302      	movs	r3, #2
  }
}
 800252a:	4618      	mov	r0, r3
 800252c:	3718      	adds	r7, #24
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	80002000 	.word	0x80002000
 8002538:	fe00e800 	.word	0xfe00e800

0800253c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b02      	cmp	r3, #2
 8002550:	d103      	bne.n	800255a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2200      	movs	r2, #0
 8002558:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b01      	cmp	r3, #1
 8002566:	d007      	beq.n	8002578 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	699a      	ldr	r2, [r3, #24]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f042 0201 	orr.w	r2, r2, #1
 8002576:	619a      	str	r2, [r3, #24]
  }
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	603b      	str	r3, [r7, #0]
 8002590:	4613      	mov	r3, r2
 8002592:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002594:	e03b      	b.n	800260e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	6839      	ldr	r1, [r7, #0]
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f000 f8d6 	bl	800274c <I2C_IsErrorOccurred>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e041      	b.n	800262e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b0:	d02d      	beq.n	800260e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025b2:	f7ff fb09 	bl	8001bc8 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d302      	bcc.n	80025c8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d122      	bne.n	800260e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699a      	ldr	r2, [r3, #24]
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	4013      	ands	r3, r2
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	bf0c      	ite	eq
 80025d8:	2301      	moveq	r3, #1
 80025da:	2300      	movne	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	461a      	mov	r2, r3
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d113      	bne.n	800260e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ea:	f043 0220 	orr.w	r2, r3, #32
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2220      	movs	r2, #32
 80025f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e00f      	b.n	800262e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	699a      	ldr	r2, [r3, #24]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	4013      	ands	r3, r2
 8002618:	68ba      	ldr	r2, [r7, #8]
 800261a:	429a      	cmp	r2, r3
 800261c:	bf0c      	ite	eq
 800261e:	2301      	moveq	r3, #1
 8002620:	2300      	movne	r3, #0
 8002622:	b2db      	uxtb	r3, r3
 8002624:	461a      	mov	r2, r3
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	429a      	cmp	r2, r3
 800262a:	d0b4      	beq.n	8002596 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b084      	sub	sp, #16
 800263a:	af00      	add	r7, sp, #0
 800263c:	60f8      	str	r0, [r7, #12]
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002642:	e033      	b.n	80026ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	68b9      	ldr	r1, [r7, #8]
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 f87f 	bl	800274c <I2C_IsErrorOccurred>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e031      	b.n	80026bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265e:	d025      	beq.n	80026ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002660:	f7ff fab2 	bl	8001bc8 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	429a      	cmp	r2, r3
 800266e:	d302      	bcc.n	8002676 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d11a      	bne.n	80026ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b02      	cmp	r3, #2
 8002682:	d013      	beq.n	80026ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002688:	f043 0220 	orr.w	r2, r3, #32
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e007      	b.n	80026bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d1c4      	bne.n	8002644 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026d0:	e02f      	b.n	8002732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	68b9      	ldr	r1, [r7, #8]
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f000 f838 	bl	800274c <I2C_IsErrorOccurred>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e02d      	b.n	8002742 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026e6:	f7ff fa6f 	bl	8001bc8 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	68ba      	ldr	r2, [r7, #8]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d302      	bcc.n	80026fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d11a      	bne.n	8002732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	f003 0320 	and.w	r3, r3, #32
 8002706:	2b20      	cmp	r3, #32
 8002708:	d013      	beq.n	8002732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	f043 0220 	orr.w	r2, r3, #32
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2220      	movs	r2, #32
 800271a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e007      	b.n	8002742 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b20      	cmp	r3, #32
 800273e:	d1c8      	bne.n	80026d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
	...

0800274c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b08a      	sub	sp, #40	@ 0x28
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002766:	2300      	movs	r3, #0
 8002768:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	f003 0310 	and.w	r3, r3, #16
 8002774:	2b00      	cmp	r3, #0
 8002776:	d068      	beq.n	800284a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2210      	movs	r2, #16
 800277e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002780:	e049      	b.n	8002816 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002788:	d045      	beq.n	8002816 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800278a:	f7ff fa1d 	bl	8001bc8 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	429a      	cmp	r2, r3
 8002798:	d302      	bcc.n	80027a0 <I2C_IsErrorOccurred+0x54>
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d13a      	bne.n	8002816 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027c2:	d121      	bne.n	8002808 <I2C_IsErrorOccurred+0xbc>
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027ca:	d01d      	beq.n	8002808 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80027cc:	7cfb      	ldrb	r3, [r7, #19]
 80027ce:	2b20      	cmp	r3, #32
 80027d0:	d01a      	beq.n	8002808 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027e2:	f7ff f9f1 	bl	8001bc8 <HAL_GetTick>
 80027e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027e8:	e00e      	b.n	8002808 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027ea:	f7ff f9ed 	bl	8001bc8 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b19      	cmp	r3, #25
 80027f6:	d907      	bls.n	8002808 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80027f8:	6a3b      	ldr	r3, [r7, #32]
 80027fa:	f043 0320 	orr.w	r3, r3, #32
 80027fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002806:	e006      	b.n	8002816 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	f003 0320 	and.w	r3, r3, #32
 8002812:	2b20      	cmp	r3, #32
 8002814:	d1e9      	bne.n	80027ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	f003 0320 	and.w	r3, r3, #32
 8002820:	2b20      	cmp	r3, #32
 8002822:	d003      	beq.n	800282c <I2C_IsErrorOccurred+0xe0>
 8002824:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0aa      	beq.n	8002782 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800282c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002830:	2b00      	cmp	r3, #0
 8002832:	d103      	bne.n	800283c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2220      	movs	r2, #32
 800283a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800283c:	6a3b      	ldr	r3, [r7, #32]
 800283e:	f043 0304 	orr.w	r3, r3, #4
 8002842:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00b      	beq.n	8002874 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	f043 0301 	orr.w	r3, r3, #1
 8002862:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800286c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00b      	beq.n	8002896 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800287e:	6a3b      	ldr	r3, [r7, #32]
 8002880:	f043 0308 	orr.w	r3, r3, #8
 8002884:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800288e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00b      	beq.n	80028b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	f043 0302 	orr.w	r3, r3, #2
 80028a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80028b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d01c      	beq.n	80028fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f7ff fe3b 	bl	800253c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	6859      	ldr	r1, [r3, #4]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <I2C_IsErrorOccurred+0x1bc>)
 80028d2:	400b      	ands	r3, r1
 80028d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	431a      	orrs	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80028fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3728      	adds	r7, #40	@ 0x28
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	fe00e800 	.word	0xfe00e800

0800290c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	607b      	str	r3, [r7, #4]
 8002916:	460b      	mov	r3, r1
 8002918:	817b      	strh	r3, [r7, #10]
 800291a:	4613      	mov	r3, r2
 800291c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800291e:	897b      	ldrh	r3, [r7, #10]
 8002920:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002924:	7a7b      	ldrb	r3, [r7, #9]
 8002926:	041b      	lsls	r3, r3, #16
 8002928:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800292c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	4313      	orrs	r3, r2
 8002936:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800293a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685a      	ldr	r2, [r3, #4]
 8002942:	6a3b      	ldr	r3, [r7, #32]
 8002944:	0d5b      	lsrs	r3, r3, #21
 8002946:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800294a:	4b08      	ldr	r3, [pc, #32]	@ (800296c <I2C_TransferConfig+0x60>)
 800294c:	430b      	orrs	r3, r1
 800294e:	43db      	mvns	r3, r3
 8002950:	ea02 0103 	and.w	r1, r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	430a      	orrs	r2, r1
 800295c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800295e:	bf00      	nop
 8002960:	371c      	adds	r7, #28
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	03ff63ff 	.word	0x03ff63ff

08002970 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b20      	cmp	r3, #32
 8002984:	d138      	bne.n	80029f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800298c:	2b01      	cmp	r3, #1
 800298e:	d101      	bne.n	8002994 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002990:	2302      	movs	r3, #2
 8002992:	e032      	b.n	80029fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2224      	movs	r2, #36	@ 0x24
 80029a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0201 	bic.w	r2, r2, #1
 80029b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80029c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6819      	ldr	r1, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0201 	orr.w	r2, r2, #1
 80029e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2220      	movs	r2, #32
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	e000      	b.n	80029fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029f8:	2302      	movs	r3, #2
  }
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a06:	b480      	push	{r7}
 8002a08:	b085      	sub	sp, #20
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
 8002a0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b20      	cmp	r3, #32
 8002a1a:	d139      	bne.n	8002a90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e033      	b.n	8002a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2224      	movs	r2, #36	@ 0x24
 8002a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0201 	bic.w	r2, r2, #1
 8002a48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	021b      	lsls	r3, r3, #8
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68fa      	ldr	r2, [r7, #12]
 8002a6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0201 	orr.w	r2, r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2220      	movs	r2, #32
 8002a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e000      	b.n	8002a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a90:	2302      	movs	r3, #2
  }
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ab0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ab2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d102      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	f001 b823 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ac6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 817d 	beq.w	8002dd6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002adc:	4bbc      	ldr	r3, [pc, #752]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 030c 	and.w	r3, r3, #12
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d00c      	beq.n	8002b02 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ae8:	4bb9      	ldr	r3, [pc, #740]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 030c 	and.w	r3, r3, #12
 8002af0:	2b08      	cmp	r3, #8
 8002af2:	d15c      	bne.n	8002bae <HAL_RCC_OscConfig+0x10e>
 8002af4:	4bb6      	ldr	r3, [pc, #728]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b00:	d155      	bne.n	8002bae <HAL_RCC_OscConfig+0x10e>
 8002b02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b06:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002b0e:	fa93 f3a3 	rbit	r3, r3
 8002b12:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b16:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b1a:	fab3 f383 	clz	r3, r3
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	095b      	lsrs	r3, r3, #5
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	f043 0301 	orr.w	r3, r3, #1
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d102      	bne.n	8002b34 <HAL_RCC_OscConfig+0x94>
 8002b2e:	4ba8      	ldr	r3, [pc, #672]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	e015      	b.n	8002b60 <HAL_RCC_OscConfig+0xc0>
 8002b34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b38:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002b40:	fa93 f3a3 	rbit	r3, r3
 8002b44:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002b48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b4c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002b50:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002b54:	fa93 f3a3 	rbit	r3, r3
 8002b58:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002b5c:	4b9c      	ldr	r3, [pc, #624]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b60:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b64:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002b68:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002b6c:	fa92 f2a2 	rbit	r2, r2
 8002b70:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002b74:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002b78:	fab2 f282 	clz	r2, r2
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	f042 0220 	orr.w	r2, r2, #32
 8002b82:	b2d2      	uxtb	r2, r2
 8002b84:	f002 021f 	and.w	r2, r2, #31
 8002b88:	2101      	movs	r1, #1
 8002b8a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 811f 	beq.w	8002dd4 <HAL_RCC_OscConfig+0x334>
 8002b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f040 8116 	bne.w	8002dd4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	f000 bfaf 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bbe:	d106      	bne.n	8002bce <HAL_RCC_OscConfig+0x12e>
 8002bc0:	4b83      	ldr	r3, [pc, #524]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a82      	ldr	r2, [pc, #520]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bca:	6013      	str	r3, [r2, #0]
 8002bcc:	e036      	b.n	8002c3c <HAL_RCC_OscConfig+0x19c>
 8002bce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x158>
 8002bde:	4b7c      	ldr	r3, [pc, #496]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a7b      	ldr	r2, [pc, #492]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002be4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002be8:	6013      	str	r3, [r2, #0]
 8002bea:	4b79      	ldr	r3, [pc, #484]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a78      	ldr	r2, [pc, #480]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002bf0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bf4:	6013      	str	r3, [r2, #0]
 8002bf6:	e021      	b.n	8002c3c <HAL_RCC_OscConfig+0x19c>
 8002bf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bfc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c08:	d10c      	bne.n	8002c24 <HAL_RCC_OscConfig+0x184>
 8002c0a:	4b71      	ldr	r3, [pc, #452]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a70      	ldr	r2, [pc, #448]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c14:	6013      	str	r3, [r2, #0]
 8002c16:	4b6e      	ldr	r3, [pc, #440]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a6d      	ldr	r2, [pc, #436]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	e00b      	b.n	8002c3c <HAL_RCC_OscConfig+0x19c>
 8002c24:	4b6a      	ldr	r3, [pc, #424]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a69      	ldr	r2, [pc, #420]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c2e:	6013      	str	r3, [r2, #0]
 8002c30:	4b67      	ldr	r3, [pc, #412]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a66      	ldr	r2, [pc, #408]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c3a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c3c:	4b64      	ldr	r3, [pc, #400]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	f023 020f 	bic.w	r2, r3, #15
 8002c44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	495f      	ldr	r1, [pc, #380]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d059      	beq.n	8002d1a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c66:	f7fe ffaf 	bl	8001bc8 <HAL_GetTick>
 8002c6a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c70:	f7fe ffaa 	bl	8001bc8 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b64      	cmp	r3, #100	@ 0x64
 8002c7e:	d902      	bls.n	8002c86 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	f000 bf43 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
 8002c86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c8a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002c92:	fa93 f3a3 	rbit	r3, r3
 8002c96:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002c9a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c9e:	fab3 f383 	clz	r3, r3
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	095b      	lsrs	r3, r3, #5
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f043 0301 	orr.w	r3, r3, #1
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d102      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x218>
 8002cb2:	4b47      	ldr	r3, [pc, #284]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	e015      	b.n	8002ce4 <HAL_RCC_OscConfig+0x244>
 8002cb8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cbc:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002ccc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cd0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002cd4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002cd8:	fa93 f3a3 	rbit	r3, r3
 8002cdc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002ce0:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ce8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002cec:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002cf0:	fa92 f2a2 	rbit	r2, r2
 8002cf4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002cf8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002cfc:	fab2 f282 	clz	r2, r2
 8002d00:	b2d2      	uxtb	r2, r2
 8002d02:	f042 0220 	orr.w	r2, r2, #32
 8002d06:	b2d2      	uxtb	r2, r2
 8002d08:	f002 021f 	and.w	r2, r2, #31
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0ab      	beq.n	8002c70 <HAL_RCC_OscConfig+0x1d0>
 8002d18:	e05d      	b.n	8002dd6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1a:	f7fe ff55 	bl	8001bc8 <HAL_GetTick>
 8002d1e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d22:	e00a      	b.n	8002d3a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d24:	f7fe ff50 	bl	8001bc8 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b64      	cmp	r3, #100	@ 0x64
 8002d32:	d902      	bls.n	8002d3a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	f000 bee9 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
 8002d3a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d3e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d42:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002d4e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	095b      	lsrs	r3, r3, #5
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d102      	bne.n	8002d6c <HAL_RCC_OscConfig+0x2cc>
 8002d66:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	e015      	b.n	8002d98 <HAL_RCC_OscConfig+0x2f8>
 8002d6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d70:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d74:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002d78:	fa93 f3a3 	rbit	r3, r3
 8002d7c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002d80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d84:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002d88:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002d8c:	fa93 f3a3 	rbit	r3, r3
 8002d90:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002d94:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd0 <HAL_RCC_OscConfig+0x330>)
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d9c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002da0:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002da4:	fa92 f2a2 	rbit	r2, r2
 8002da8:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002dac:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002db0:	fab2 f282 	clz	r2, r2
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	f042 0220 	orr.w	r2, r2, #32
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	f002 021f 	and.w	r2, r2, #31
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1ab      	bne.n	8002d24 <HAL_RCC_OscConfig+0x284>
 8002dcc:	e003      	b.n	8002dd6 <HAL_RCC_OscConfig+0x336>
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 817d 	beq.w	80030e6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002dec:	4ba6      	ldr	r3, [pc, #664]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00b      	beq.n	8002e10 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002df8:	4ba3      	ldr	r3, [pc, #652]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 030c 	and.w	r3, r3, #12
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d172      	bne.n	8002eea <HAL_RCC_OscConfig+0x44a>
 8002e04:	4ba0      	ldr	r3, [pc, #640]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d16c      	bne.n	8002eea <HAL_RCC_OscConfig+0x44a>
 8002e10:	2302      	movs	r3, #2
 8002e12:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002e1a:	fa93 f3a3 	rbit	r3, r3
 8002e1e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002e22:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e26:	fab3 f383 	clz	r3, r3
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	095b      	lsrs	r3, r3, #5
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d102      	bne.n	8002e40 <HAL_RCC_OscConfig+0x3a0>
 8002e3a:	4b93      	ldr	r3, [pc, #588]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	e013      	b.n	8002e68 <HAL_RCC_OscConfig+0x3c8>
 8002e40:	2302      	movs	r3, #2
 8002e42:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e46:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002e4a:	fa93 f3a3 	rbit	r3, r3
 8002e4e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002e52:	2302      	movs	r3, #2
 8002e54:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002e58:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002e5c:	fa93 f3a3 	rbit	r3, r3
 8002e60:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002e64:	4b88      	ldr	r3, [pc, #544]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e68:	2202      	movs	r2, #2
 8002e6a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002e6e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002e72:	fa92 f2a2 	rbit	r2, r2
 8002e76:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002e7a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002e7e:	fab2 f282 	clz	r2, r2
 8002e82:	b2d2      	uxtb	r2, r2
 8002e84:	f042 0220 	orr.w	r2, r2, #32
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	f002 021f 	and.w	r2, r2, #31
 8002e8e:	2101      	movs	r1, #1
 8002e90:	fa01 f202 	lsl.w	r2, r1, r2
 8002e94:	4013      	ands	r3, r2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00a      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x410>
 8002e9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d002      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	f000 be2e 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb0:	4b75      	ldr	r3, [pc, #468]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ebc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	21f8      	movs	r1, #248	@ 0xf8
 8002ec6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eca:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002ece:	fa91 f1a1 	rbit	r1, r1
 8002ed2:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002ed6:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002eda:	fab1 f181 	clz	r1, r1
 8002ede:	b2c9      	uxtb	r1, r1
 8002ee0:	408b      	lsls	r3, r1
 8002ee2:	4969      	ldr	r1, [pc, #420]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ee8:	e0fd      	b.n	80030e6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f000 8088 	beq.w	800300c <HAL_RCC_OscConfig+0x56c>
 8002efc:	2301      	movs	r3, #1
 8002efe:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f02:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002f06:	fa93 f3a3 	rbit	r3, r3
 8002f0a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002f0e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f12:	fab3 f383 	clz	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f1c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	461a      	mov	r2, r3
 8002f24:	2301      	movs	r3, #1
 8002f26:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f28:	f7fe fe4e 	bl	8001bc8 <HAL_GetTick>
 8002f2c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f30:	e00a      	b.n	8002f48 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f32:	f7fe fe49 	bl	8001bc8 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d902      	bls.n	8002f48 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	f000 bde2 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002f52:	fa93 f3a3 	rbit	r3, r3
 8002f56:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002f5a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	095b      	lsrs	r3, r3, #5
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	f043 0301 	orr.w	r3, r3, #1
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d102      	bne.n	8002f78 <HAL_RCC_OscConfig+0x4d8>
 8002f72:	4b45      	ldr	r3, [pc, #276]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	e013      	b.n	8002fa0 <HAL_RCC_OscConfig+0x500>
 8002f78:	2302      	movs	r3, #2
 8002f7a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002f82:	fa93 f3a3 	rbit	r3, r3
 8002f86:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002f90:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002f94:	fa93 f3a3 	rbit	r3, r3
 8002f98:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002f9c:	4b3a      	ldr	r3, [pc, #232]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002fa6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002faa:	fa92 f2a2 	rbit	r2, r2
 8002fae:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002fb2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002fb6:	fab2 f282 	clz	r2, r2
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	f042 0220 	orr.w	r2, r2, #32
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	f002 021f 	and.w	r2, r2, #31
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d0af      	beq.n	8002f32 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	21f8      	movs	r1, #248	@ 0xf8
 8002fe8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fec:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002ff0:	fa91 f1a1 	rbit	r1, r1
 8002ff4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002ff8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002ffc:	fab1 f181 	clz	r1, r1
 8003000:	b2c9      	uxtb	r1, r1
 8003002:	408b      	lsls	r3, r1
 8003004:	4920      	ldr	r1, [pc, #128]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]
 800300a:	e06c      	b.n	80030e6 <HAL_RCC_OscConfig+0x646>
 800300c:	2301      	movs	r3, #1
 800300e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003012:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003016:	fa93 f3a3 	rbit	r3, r3
 800301a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800301e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003022:	fab3 f383 	clz	r3, r3
 8003026:	b2db      	uxtb	r3, r3
 8003028:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800302c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	461a      	mov	r2, r3
 8003034:	2300      	movs	r3, #0
 8003036:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003038:	f7fe fdc6 	bl	8001bc8 <HAL_GetTick>
 800303c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003040:	e00a      	b.n	8003058 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003042:	f7fe fdc1 	bl	8001bc8 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d902      	bls.n	8003058 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	f000 bd5a 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
 8003058:	2302      	movs	r3, #2
 800305a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003062:	fa93 f3a3 	rbit	r3, r3
 8003066:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800306a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306e:	fab3 f383 	clz	r3, r3
 8003072:	b2db      	uxtb	r3, r3
 8003074:	095b      	lsrs	r3, r3, #5
 8003076:	b2db      	uxtb	r3, r3
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b01      	cmp	r3, #1
 8003080:	d104      	bne.n	800308c <HAL_RCC_OscConfig+0x5ec>
 8003082:	4b01      	ldr	r3, [pc, #4]	@ (8003088 <HAL_RCC_OscConfig+0x5e8>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	e015      	b.n	80030b4 <HAL_RCC_OscConfig+0x614>
 8003088:	40021000 	.word	0x40021000
 800308c:	2302      	movs	r3, #2
 800308e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003096:	fa93 f3a3 	rbit	r3, r3
 800309a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800309e:	2302      	movs	r3, #2
 80030a0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80030a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80030a8:	fa93 f3a3 	rbit	r3, r3
 80030ac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80030b0:	4bc8      	ldr	r3, [pc, #800]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 80030b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b4:	2202      	movs	r2, #2
 80030b6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80030ba:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80030be:	fa92 f2a2 	rbit	r2, r2
 80030c2:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80030c6:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80030ca:	fab2 f282 	clz	r2, r2
 80030ce:	b2d2      	uxtb	r2, r2
 80030d0:	f042 0220 	orr.w	r2, r2, #32
 80030d4:	b2d2      	uxtb	r2, r2
 80030d6:	f002 021f 	and.w	r2, r2, #31
 80030da:	2101      	movs	r1, #1
 80030dc:	fa01 f202 	lsl.w	r2, r1, r2
 80030e0:	4013      	ands	r3, r2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1ad      	bne.n	8003042 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0308 	and.w	r3, r3, #8
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f000 8110 	beq.w	800331c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003100:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d079      	beq.n	8003200 <HAL_RCC_OscConfig+0x760>
 800310c:	2301      	movs	r3, #1
 800310e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003112:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003116:	fa93 f3a3 	rbit	r3, r3
 800311a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800311e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003122:	fab3 f383 	clz	r3, r3
 8003126:	b2db      	uxtb	r3, r3
 8003128:	461a      	mov	r2, r3
 800312a:	4bab      	ldr	r3, [pc, #684]	@ (80033d8 <HAL_RCC_OscConfig+0x938>)
 800312c:	4413      	add	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	461a      	mov	r2, r3
 8003132:	2301      	movs	r3, #1
 8003134:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003136:	f7fe fd47 	bl	8001bc8 <HAL_GetTick>
 800313a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800313e:	e00a      	b.n	8003156 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003140:	f7fe fd42 	bl	8001bc8 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d902      	bls.n	8003156 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	f000 bcdb 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
 8003156:	2302      	movs	r3, #2
 8003158:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003160:	fa93 f3a3 	rbit	r3, r3
 8003164:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003168:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003170:	2202      	movs	r2, #2
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003178:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	fa93 f2a3 	rbit	r2, r3
 8003182:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003186:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003190:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003194:	2202      	movs	r2, #2
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	fa93 f2a3 	rbit	r2, r3
 80031a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031ae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b0:	4b88      	ldr	r3, [pc, #544]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 80031b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80031bc:	2102      	movs	r1, #2
 80031be:	6019      	str	r1, [r3, #0]
 80031c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	fa93 f1a3 	rbit	r1, r3
 80031ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80031d6:	6019      	str	r1, [r3, #0]
  return result;
 80031d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031dc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	fab3 f383 	clz	r3, r3
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	f003 031f 	and.w	r3, r3, #31
 80031f2:	2101      	movs	r1, #1
 80031f4:	fa01 f303 	lsl.w	r3, r1, r3
 80031f8:	4013      	ands	r3, r2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0a0      	beq.n	8003140 <HAL_RCC_OscConfig+0x6a0>
 80031fe:	e08d      	b.n	800331c <HAL_RCC_OscConfig+0x87c>
 8003200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003204:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003208:	2201      	movs	r2, #1
 800320a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003210:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	fa93 f2a3 	rbit	r2, r3
 800321a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800321e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003222:	601a      	str	r2, [r3, #0]
  return result;
 8003224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003228:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800322c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800322e:	fab3 f383 	clz	r3, r3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	461a      	mov	r2, r3
 8003236:	4b68      	ldr	r3, [pc, #416]	@ (80033d8 <HAL_RCC_OscConfig+0x938>)
 8003238:	4413      	add	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	461a      	mov	r2, r3
 800323e:	2300      	movs	r3, #0
 8003240:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003242:	f7fe fcc1 	bl	8001bc8 <HAL_GetTick>
 8003246:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800324a:	e00a      	b.n	8003262 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800324c:	f7fe fcbc 	bl	8001bc8 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d902      	bls.n	8003262 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	f000 bc55 	b.w	8003b0c <HAL_RCC_OscConfig+0x106c>
 8003262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003266:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800326a:	2202      	movs	r2, #2
 800326c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003272:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	fa93 f2a3 	rbit	r2, r3
 800327c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003280:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800328a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800328e:	2202      	movs	r2, #2
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003296:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	fa93 f2a3 	rbit	r2, r3
 80032a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80032b2:	2202      	movs	r2, #2
 80032b4:	601a      	str	r2, [r3, #0]
 80032b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	fa93 f2a3 	rbit	r2, r3
 80032c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032ce:	4b41      	ldr	r3, [pc, #260]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 80032d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032da:	2102      	movs	r1, #2
 80032dc:	6019      	str	r1, [r3, #0]
 80032de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	fa93 f1a3 	rbit	r1, r3
 80032ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032f4:	6019      	str	r1, [r3, #0]
  return result;
 80032f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032fa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	fab3 f383 	clz	r3, r3
 8003304:	b2db      	uxtb	r3, r3
 8003306:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800330a:	b2db      	uxtb	r3, r3
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	2101      	movs	r1, #1
 8003312:	fa01 f303 	lsl.w	r3, r1, r3
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d197      	bne.n	800324c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800331c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003320:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	f000 81a1 	beq.w	8003674 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003332:	2300      	movs	r3, #0
 8003334:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003338:	4b26      	ldr	r3, [pc, #152]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 800333a:	69db      	ldr	r3, [r3, #28]
 800333c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d116      	bne.n	8003372 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003344:	4b23      	ldr	r3, [pc, #140]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	4a22      	ldr	r2, [pc, #136]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 800334a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800334e:	61d3      	str	r3, [r2, #28]
 8003350:	4b20      	ldr	r3, [pc, #128]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003358:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800335c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003366:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800336a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800336c:	2301      	movs	r3, #1
 800336e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003372:	4b1a      	ldr	r3, [pc, #104]	@ (80033dc <HAL_RCC_OscConfig+0x93c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337a:	2b00      	cmp	r3, #0
 800337c:	d11a      	bne.n	80033b4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800337e:	4b17      	ldr	r3, [pc, #92]	@ (80033dc <HAL_RCC_OscConfig+0x93c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a16      	ldr	r2, [pc, #88]	@ (80033dc <HAL_RCC_OscConfig+0x93c>)
 8003384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003388:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338a:	f7fe fc1d 	bl	8001bc8 <HAL_GetTick>
 800338e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003392:	e009      	b.n	80033a8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003394:	f7fe fc18 	bl	8001bc8 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b64      	cmp	r3, #100	@ 0x64
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e3b1      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a8:	4b0c      	ldr	r3, [pc, #48]	@ (80033dc <HAL_RCC_OscConfig+0x93c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0ef      	beq.n	8003394 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d10d      	bne.n	80033e0 <HAL_RCC_OscConfig+0x940>
 80033c4:	4b03      	ldr	r3, [pc, #12]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	4a02      	ldr	r2, [pc, #8]	@ (80033d4 <HAL_RCC_OscConfig+0x934>)
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	6213      	str	r3, [r2, #32]
 80033d0:	e03c      	b.n	800344c <HAL_RCC_OscConfig+0x9ac>
 80033d2:	bf00      	nop
 80033d4:	40021000 	.word	0x40021000
 80033d8:	10908120 	.word	0x10908120
 80033dc:	40007000 	.word	0x40007000
 80033e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d10c      	bne.n	800340a <HAL_RCC_OscConfig+0x96a>
 80033f0:	4bc1      	ldr	r3, [pc, #772]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	4ac0      	ldr	r2, [pc, #768]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 80033f6:	f023 0301 	bic.w	r3, r3, #1
 80033fa:	6213      	str	r3, [r2, #32]
 80033fc:	4bbe      	ldr	r3, [pc, #760]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	4abd      	ldr	r2, [pc, #756]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003402:	f023 0304 	bic.w	r3, r3, #4
 8003406:	6213      	str	r3, [r2, #32]
 8003408:	e020      	b.n	800344c <HAL_RCC_OscConfig+0x9ac>
 800340a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	2b05      	cmp	r3, #5
 8003418:	d10c      	bne.n	8003434 <HAL_RCC_OscConfig+0x994>
 800341a:	4bb7      	ldr	r3, [pc, #732]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	4ab6      	ldr	r2, [pc, #728]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003420:	f043 0304 	orr.w	r3, r3, #4
 8003424:	6213      	str	r3, [r2, #32]
 8003426:	4bb4      	ldr	r3, [pc, #720]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	4ab3      	ldr	r2, [pc, #716]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 800342c:	f043 0301 	orr.w	r3, r3, #1
 8003430:	6213      	str	r3, [r2, #32]
 8003432:	e00b      	b.n	800344c <HAL_RCC_OscConfig+0x9ac>
 8003434:	4bb0      	ldr	r3, [pc, #704]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	4aaf      	ldr	r2, [pc, #700]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 800343a:	f023 0301 	bic.w	r3, r3, #1
 800343e:	6213      	str	r3, [r2, #32]
 8003440:	4bad      	ldr	r3, [pc, #692]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	4aac      	ldr	r2, [pc, #688]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003446:	f023 0304 	bic.w	r3, r3, #4
 800344a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800344c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003450:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 8081 	beq.w	8003560 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345e:	f7fe fbb3 	bl	8001bc8 <HAL_GetTick>
 8003462:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003466:	e00b      	b.n	8003480 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003468:	f7fe fbae 	bl	8001bc8 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003478:	4293      	cmp	r3, r2
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e345      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
 8003480:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003484:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003488:	2202      	movs	r2, #2
 800348a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003490:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	fa93 f2a3 	rbit	r2, r3
 800349a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800349e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80034ac:	2202      	movs	r2, #2
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	fa93 f2a3 	rbit	r2, r3
 80034be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80034c6:	601a      	str	r2, [r3, #0]
  return result;
 80034c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034cc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80034d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d2:	fab3 f383 	clz	r3, r3
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	095b      	lsrs	r3, r3, #5
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	f043 0302 	orr.w	r3, r3, #2
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d102      	bne.n	80034ec <HAL_RCC_OscConfig+0xa4c>
 80034e6:	4b84      	ldr	r3, [pc, #528]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	e013      	b.n	8003514 <HAL_RCC_OscConfig+0xa74>
 80034ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80034f4:	2202      	movs	r2, #2
 80034f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	fa93 f2a3 	rbit	r2, r3
 8003506:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800350a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	4b79      	ldr	r3, [pc, #484]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003514:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003518:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800351c:	2102      	movs	r1, #2
 800351e:	6011      	str	r1, [r2, #0]
 8003520:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003524:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003528:	6812      	ldr	r2, [r2, #0]
 800352a:	fa92 f1a2 	rbit	r1, r2
 800352e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003532:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003536:	6011      	str	r1, [r2, #0]
  return result;
 8003538:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800353c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003540:	6812      	ldr	r2, [r2, #0]
 8003542:	fab2 f282 	clz	r2, r2
 8003546:	b2d2      	uxtb	r2, r2
 8003548:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800354c:	b2d2      	uxtb	r2, r2
 800354e:	f002 021f 	and.w	r2, r2, #31
 8003552:	2101      	movs	r1, #1
 8003554:	fa01 f202 	lsl.w	r2, r1, r2
 8003558:	4013      	ands	r3, r2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d084      	beq.n	8003468 <HAL_RCC_OscConfig+0x9c8>
 800355e:	e07f      	b.n	8003660 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003560:	f7fe fb32 	bl	8001bc8 <HAL_GetTick>
 8003564:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003568:	e00b      	b.n	8003582 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800356a:	f7fe fb2d 	bl	8001bc8 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357a:	4293      	cmp	r3, r2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e2c4      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
 8003582:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003586:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800358a:	2202      	movs	r2, #2
 800358c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003592:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	fa93 f2a3 	rbit	r2, r3
 800359c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035aa:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80035ae:	2202      	movs	r2, #2
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	fa93 f2a3 	rbit	r2, r3
 80035c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80035c8:	601a      	str	r2, [r3, #0]
  return result;
 80035ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ce:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80035d2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d4:	fab3 f383 	clz	r3, r3
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	095b      	lsrs	r3, r3, #5
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	f043 0302 	orr.w	r3, r3, #2
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d102      	bne.n	80035ee <HAL_RCC_OscConfig+0xb4e>
 80035e8:	4b43      	ldr	r3, [pc, #268]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 80035ea:	6a1b      	ldr	r3, [r3, #32]
 80035ec:	e013      	b.n	8003616 <HAL_RCC_OscConfig+0xb76>
 80035ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80035f6:	2202      	movs	r2, #2
 80035f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035fe:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	fa93 f2a3 	rbit	r2, r3
 8003608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800360c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	4b39      	ldr	r3, [pc, #228]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003616:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800361a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800361e:	2102      	movs	r1, #2
 8003620:	6011      	str	r1, [r2, #0]
 8003622:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003626:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800362a:	6812      	ldr	r2, [r2, #0]
 800362c:	fa92 f1a2 	rbit	r1, r2
 8003630:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003634:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003638:	6011      	str	r1, [r2, #0]
  return result;
 800363a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800363e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	fab2 f282 	clz	r2, r2
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800364e:	b2d2      	uxtb	r2, r2
 8003650:	f002 021f 	and.w	r2, r2, #31
 8003654:	2101      	movs	r1, #1
 8003656:	fa01 f202 	lsl.w	r2, r1, r2
 800365a:	4013      	ands	r3, r2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d184      	bne.n	800356a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003660:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003664:	2b01      	cmp	r3, #1
 8003666:	d105      	bne.n	8003674 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003668:	4b23      	ldr	r3, [pc, #140]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	4a22      	ldr	r2, [pc, #136]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 800366e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003672:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003674:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003678:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 8242 	beq.w	8003b0a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003686:	4b1c      	ldr	r3, [pc, #112]	@ (80036f8 <HAL_RCC_OscConfig+0xc58>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	2b08      	cmp	r3, #8
 8003690:	f000 8213 	beq.w	8003aba <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003698:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	69db      	ldr	r3, [r3, #28]
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	f040 8162 	bne.w	800396a <HAL_RCC_OscConfig+0xeca>
 80036a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036aa:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80036ae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80036b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	fa93 f2a3 	rbit	r2, r3
 80036c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036c6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80036ca:	601a      	str	r2, [r3, #0]
  return result;
 80036cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036d0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80036d4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036d6:	fab3 f383 	clz	r3, r3
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80036e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	461a      	mov	r2, r3
 80036e8:	2300      	movs	r3, #0
 80036ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ec:	f7fe fa6c 	bl	8001bc8 <HAL_GetTick>
 80036f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036f4:	e00c      	b.n	8003710 <HAL_RCC_OscConfig+0xc70>
 80036f6:	bf00      	nop
 80036f8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036fc:	f7fe fa64 	bl	8001bc8 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d901      	bls.n	8003710 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e1fd      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
 8003710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003714:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003718:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800371c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003722:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	fa93 f2a3 	rbit	r2, r3
 800372c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003730:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003734:	601a      	str	r2, [r3, #0]
  return result;
 8003736:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800373a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800373e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003740:	fab3 f383 	clz	r3, r3
 8003744:	b2db      	uxtb	r3, r3
 8003746:	095b      	lsrs	r3, r3, #5
 8003748:	b2db      	uxtb	r3, r3
 800374a:	f043 0301 	orr.w	r3, r3, #1
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b01      	cmp	r3, #1
 8003752:	d102      	bne.n	800375a <HAL_RCC_OscConfig+0xcba>
 8003754:	4bb0      	ldr	r3, [pc, #704]	@ (8003a18 <HAL_RCC_OscConfig+0xf78>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	e027      	b.n	80037aa <HAL_RCC_OscConfig+0xd0a>
 800375a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800375e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003762:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003766:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003768:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800376c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	fa93 f2a3 	rbit	r2, r3
 8003776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800377a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003784:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003788:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003792:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	fa93 f2a3 	rbit	r2, r3
 800379c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	4b9c      	ldr	r3, [pc, #624]	@ (8003a18 <HAL_RCC_OscConfig+0xf78>)
 80037a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037ae:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80037b2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80037b6:	6011      	str	r1, [r2, #0]
 80037b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037bc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	fa92 f1a2 	rbit	r1, r2
 80037c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037ca:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80037ce:	6011      	str	r1, [r2, #0]
  return result;
 80037d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037d4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80037d8:	6812      	ldr	r2, [r2, #0]
 80037da:	fab2 f282 	clz	r2, r2
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	f042 0220 	orr.w	r2, r2, #32
 80037e4:	b2d2      	uxtb	r2, r2
 80037e6:	f002 021f 	and.w	r2, r2, #31
 80037ea:	2101      	movs	r1, #1
 80037ec:	fa01 f202 	lsl.w	r2, r1, r2
 80037f0:	4013      	ands	r3, r2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d182      	bne.n	80036fc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037f6:	4b88      	ldr	r3, [pc, #544]	@ (8003a18 <HAL_RCC_OscConfig+0xf78>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80037fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003802:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800380a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800380e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	430b      	orrs	r3, r1
 8003818:	497f      	ldr	r1, [pc, #508]	@ (8003a18 <HAL_RCC_OscConfig+0xf78>)
 800381a:	4313      	orrs	r3, r2
 800381c:	604b      	str	r3, [r1, #4]
 800381e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003822:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003826:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800382a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003830:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	fa93 f2a3 	rbit	r2, r3
 800383a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800383e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003842:	601a      	str	r2, [r3, #0]
  return result;
 8003844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003848:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800384c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800384e:	fab3 f383 	clz	r3, r3
 8003852:	b2db      	uxtb	r3, r3
 8003854:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003858:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	461a      	mov	r2, r3
 8003860:	2301      	movs	r3, #1
 8003862:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003864:	f7fe f9b0 	bl	8001bc8 <HAL_GetTick>
 8003868:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800386c:	e009      	b.n	8003882 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800386e:	f7fe f9ab 	bl	8001bc8 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e144      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
 8003882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003886:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800388a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800388e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003894:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	fa93 f2a3 	rbit	r2, r3
 800389e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80038a6:	601a      	str	r2, [r3, #0]
  return result;
 80038a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ac:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80038b0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038b2:	fab3 f383 	clz	r3, r3
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	095b      	lsrs	r3, r3, #5
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d102      	bne.n	80038cc <HAL_RCC_OscConfig+0xe2c>
 80038c6:	4b54      	ldr	r3, [pc, #336]	@ (8003a18 <HAL_RCC_OscConfig+0xf78>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	e027      	b.n	800391c <HAL_RCC_OscConfig+0xe7c>
 80038cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80038d4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038de:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	fa93 f2a3 	rbit	r2, r3
 80038e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ec:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80038fa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003904:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	fa93 f2a3 	rbit	r2, r3
 800390e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003912:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	4b3f      	ldr	r3, [pc, #252]	@ (8003a18 <HAL_RCC_OscConfig+0xf78>)
 800391a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003920:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003924:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003928:	6011      	str	r1, [r2, #0]
 800392a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800392e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	fa92 f1a2 	rbit	r1, r2
 8003938:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800393c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003940:	6011      	str	r1, [r2, #0]
  return result;
 8003942:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003946:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800394a:	6812      	ldr	r2, [r2, #0]
 800394c:	fab2 f282 	clz	r2, r2
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	f042 0220 	orr.w	r2, r2, #32
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	f002 021f 	and.w	r2, r2, #31
 800395c:	2101      	movs	r1, #1
 800395e:	fa01 f202 	lsl.w	r2, r1, r2
 8003962:	4013      	ands	r3, r2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d082      	beq.n	800386e <HAL_RCC_OscConfig+0xdce>
 8003968:	e0cf      	b.n	8003b0a <HAL_RCC_OscConfig+0x106a>
 800396a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800396e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003972:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003976:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800397c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	fa93 f2a3 	rbit	r2, r3
 8003986:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800398e:	601a      	str	r2, [r3, #0]
  return result;
 8003990:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003994:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003998:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800399a:	fab3 f383 	clz	r3, r3
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80039a4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	461a      	mov	r2, r3
 80039ac:	2300      	movs	r3, #0
 80039ae:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b0:	f7fe f90a 	bl	8001bc8 <HAL_GetTick>
 80039b4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039b8:	e009      	b.n	80039ce <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ba:	f7fe f905 	bl	8001bc8 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e09e      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
 80039ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80039d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	fa93 f2a3 	rbit	r2, r3
 80039ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ee:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80039f2:	601a      	str	r2, [r3, #0]
  return result;
 80039f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039f8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80039fc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039fe:	fab3 f383 	clz	r3, r3
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	095b      	lsrs	r3, r3, #5
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d104      	bne.n	8003a1c <HAL_RCC_OscConfig+0xf7c>
 8003a12:	4b01      	ldr	r3, [pc, #4]	@ (8003a18 <HAL_RCC_OscConfig+0xf78>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	e029      	b.n	8003a6c <HAL_RCC_OscConfig+0xfcc>
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a20:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003a24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	fa93 f2a3 	rbit	r2, r3
 8003a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a3c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a46:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003a4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a54:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	fa93 f2a3 	rbit	r2, r3
 8003a5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a62:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	4b2b      	ldr	r3, [pc, #172]	@ (8003b18 <HAL_RCC_OscConfig+0x1078>)
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a70:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a74:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003a78:	6011      	str	r1, [r2, #0]
 8003a7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a7e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	fa92 f1a2 	rbit	r1, r2
 8003a88:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a8c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a90:	6011      	str	r1, [r2, #0]
  return result;
 8003a92:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a96:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a9a:	6812      	ldr	r2, [r2, #0]
 8003a9c:	fab2 f282 	clz	r2, r2
 8003aa0:	b2d2      	uxtb	r2, r2
 8003aa2:	f042 0220 	orr.w	r2, r2, #32
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	f002 021f 	and.w	r2, r2, #31
 8003aac:	2101      	movs	r1, #1
 8003aae:	fa01 f202 	lsl.w	r2, r1, r2
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d180      	bne.n	80039ba <HAL_RCC_OscConfig+0xf1a>
 8003ab8:	e027      	b.n	8003b0a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003abe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d101      	bne.n	8003ace <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e01e      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ace:	4b12      	ldr	r3, [pc, #72]	@ (8003b18 <HAL_RCC_OscConfig+0x1078>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ad6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003ada:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d10b      	bne.n	8003b06 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003aee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003af2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003af6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003afa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d001      	beq.n	8003b0a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e000      	b.n	8003b0c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000

08003b1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b09e      	sub	sp, #120	@ 0x78
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e162      	b.n	8003dfa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b34:	4b90      	ldr	r3, [pc, #576]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d910      	bls.n	8003b64 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b42:	4b8d      	ldr	r3, [pc, #564]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f023 0207 	bic.w	r2, r3, #7
 8003b4a:	498b      	ldr	r1, [pc, #556]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b52:	4b89      	ldr	r3, [pc, #548]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d001      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e14a      	b.n	8003dfa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b70:	4b82      	ldr	r3, [pc, #520]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	497f      	ldr	r1, [pc, #508]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 80dc 	beq.w	8003d48 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d13c      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xf6>
 8003b98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b9c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ba0:	fa93 f3a3 	rbit	r3, r3
 8003ba4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003ba6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ba8:	fab3 f383 	clz	r3, r3
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d102      	bne.n	8003bc2 <HAL_RCC_ClockConfig+0xa6>
 8003bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	e00f      	b.n	8003be2 <HAL_RCC_ClockConfig+0xc6>
 8003bc2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bc6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bca:	fa93 f3a3 	rbit	r3, r3
 8003bce:	667b      	str	r3, [r7, #100]	@ 0x64
 8003bd0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bd8:	fa93 f3a3 	rbit	r3, r3
 8003bdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003bde:	4b67      	ldr	r3, [pc, #412]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003be6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003be8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003bea:	fa92 f2a2 	rbit	r2, r2
 8003bee:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003bf0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003bf2:	fab2 f282 	clz	r2, r2
 8003bf6:	b2d2      	uxtb	r2, r2
 8003bf8:	f042 0220 	orr.w	r2, r2, #32
 8003bfc:	b2d2      	uxtb	r2, r2
 8003bfe:	f002 021f 	and.w	r2, r2, #31
 8003c02:	2101      	movs	r1, #1
 8003c04:	fa01 f202 	lsl.w	r2, r1, r2
 8003c08:	4013      	ands	r3, r2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d17b      	bne.n	8003d06 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e0f3      	b.n	8003dfa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d13c      	bne.n	8003c94 <HAL_RCC_ClockConfig+0x178>
 8003c1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c1e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c22:	fa93 f3a3 	rbit	r3, r3
 8003c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c2a:	fab3 f383 	clz	r3, r3
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	095b      	lsrs	r3, r3, #5
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	f043 0301 	orr.w	r3, r3, #1
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d102      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x128>
 8003c3e:	4b4f      	ldr	r3, [pc, #316]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	e00f      	b.n	8003c64 <HAL_RCC_ClockConfig+0x148>
 8003c44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c48:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c4c:	fa93 f3a3 	rbit	r3, r3
 8003c50:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c56:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c5a:	fa93 f3a3 	rbit	r3, r3
 8003c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c60:	4b46      	ldr	r3, [pc, #280]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c68:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003c6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c6c:	fa92 f2a2 	rbit	r2, r2
 8003c70:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003c72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c74:	fab2 f282 	clz	r2, r2
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	f042 0220 	orr.w	r2, r2, #32
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	f002 021f 	and.w	r2, r2, #31
 8003c84:	2101      	movs	r1, #1
 8003c86:	fa01 f202 	lsl.w	r2, r1, r2
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d13a      	bne.n	8003d06 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0b2      	b.n	8003dfa <HAL_RCC_ClockConfig+0x2de>
 8003c94:	2302      	movs	r3, #2
 8003c96:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9a:	fa93 f3a3 	rbit	r3, r3
 8003c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca2:	fab3 f383 	clz	r3, r3
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	095b      	lsrs	r3, r3, #5
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	f043 0301 	orr.w	r3, r3, #1
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d102      	bne.n	8003cbc <HAL_RCC_ClockConfig+0x1a0>
 8003cb6:	4b31      	ldr	r3, [pc, #196]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	e00d      	b.n	8003cd8 <HAL_RCC_ClockConfig+0x1bc>
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc2:	fa93 f3a3 	rbit	r3, r3
 8003cc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cc8:	2302      	movs	r3, #2
 8003cca:	623b      	str	r3, [r7, #32]
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	fa93 f3a3 	rbit	r3, r3
 8003cd2:	61fb      	str	r3, [r7, #28]
 8003cd4:	4b29      	ldr	r3, [pc, #164]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd8:	2202      	movs	r2, #2
 8003cda:	61ba      	str	r2, [r7, #24]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	fa92 f2a2 	rbit	r2, r2
 8003ce2:	617a      	str	r2, [r7, #20]
  return result;
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	fab2 f282 	clz	r2, r2
 8003cea:	b2d2      	uxtb	r2, r2
 8003cec:	f042 0220 	orr.w	r2, r2, #32
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	f002 021f 	and.w	r2, r2, #31
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e079      	b.n	8003dfa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d06:	4b1d      	ldr	r3, [pc, #116]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f023 0203 	bic.w	r2, r3, #3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	491a      	ldr	r1, [pc, #104]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d18:	f7fd ff56 	bl	8001bc8 <HAL_GetTick>
 8003d1c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d1e:	e00a      	b.n	8003d36 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d20:	f7fd ff52 	bl	8001bc8 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e061      	b.n	8003dfa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d36:	4b11      	ldr	r3, [pc, #68]	@ (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f003 020c 	and.w	r2, r3, #12
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d1eb      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d48:	4b0b      	ldr	r3, [pc, #44]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d214      	bcs.n	8003d80 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d56:	4b08      	ldr	r3, [pc, #32]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f023 0207 	bic.w	r2, r3, #7
 8003d5e:	4906      	ldr	r1, [pc, #24]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d66:	4b04      	ldr	r3, [pc, #16]	@ (8003d78 <HAL_RCC_ClockConfig+0x25c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d005      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e040      	b.n	8003dfa <HAL_RCC_ClockConfig+0x2de>
 8003d78:	40022000 	.word	0x40022000
 8003d7c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d008      	beq.n	8003d9e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003e04 <HAL_RCC_ClockConfig+0x2e8>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	491a      	ldr	r1, [pc, #104]	@ (8003e04 <HAL_RCC_ClockConfig+0x2e8>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d009      	beq.n	8003dbe <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003daa:	4b16      	ldr	r3, [pc, #88]	@ (8003e04 <HAL_RCC_ClockConfig+0x2e8>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	4912      	ldr	r1, [pc, #72]	@ (8003e04 <HAL_RCC_ClockConfig+0x2e8>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003dbe:	f000 f829 	bl	8003e14 <HAL_RCC_GetSysClockFreq>
 8003dc2:	4601      	mov	r1, r0
 8003dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8003e04 <HAL_RCC_ClockConfig+0x2e8>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003dcc:	22f0      	movs	r2, #240	@ 0xf0
 8003dce:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd0:	693a      	ldr	r2, [r7, #16]
 8003dd2:	fa92 f2a2 	rbit	r2, r2
 8003dd6:	60fa      	str	r2, [r7, #12]
  return result;
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	fab2 f282 	clz	r2, r2
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	40d3      	lsrs	r3, r2
 8003de2:	4a09      	ldr	r2, [pc, #36]	@ (8003e08 <HAL_RCC_ClockConfig+0x2ec>)
 8003de4:	5cd3      	ldrb	r3, [r2, r3]
 8003de6:	fa21 f303 	lsr.w	r3, r1, r3
 8003dea:	4a08      	ldr	r2, [pc, #32]	@ (8003e0c <HAL_RCC_ClockConfig+0x2f0>)
 8003dec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003dee:	4b08      	ldr	r3, [pc, #32]	@ (8003e10 <HAL_RCC_ClockConfig+0x2f4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fd fea4 	bl	8001b40 <HAL_InitTick>
  
  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3778      	adds	r7, #120	@ 0x78
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40021000 	.word	0x40021000
 8003e08:	08009bd4 	.word	0x08009bd4
 8003e0c:	20000010 	.word	0x20000010
 8003e10:	20000014 	.word	0x20000014

08003e14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b087      	sub	sp, #28
 8003e18:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]
 8003e26:	2300      	movs	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 030c 	and.w	r3, r3, #12
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d002      	beq.n	8003e44 <HAL_RCC_GetSysClockFreq+0x30>
 8003e3e:	2b08      	cmp	r3, #8
 8003e40:	d003      	beq.n	8003e4a <HAL_RCC_GetSysClockFreq+0x36>
 8003e42:	e026      	b.n	8003e92 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e44:	4b19      	ldr	r3, [pc, #100]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x98>)
 8003e46:	613b      	str	r3, [r7, #16]
      break;
 8003e48:	e026      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	0c9b      	lsrs	r3, r3, #18
 8003e4e:	f003 030f 	and.w	r3, r3, #15
 8003e52:	4a17      	ldr	r2, [pc, #92]	@ (8003eb0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e54:	5cd3      	ldrb	r3, [r2, r3]
 8003e56:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003e58:	4b13      	ldr	r3, [pc, #76]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5c:	f003 030f 	and.w	r3, r3, #15
 8003e60:	4a14      	ldr	r2, [pc, #80]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e62:	5cd3      	ldrb	r3, [r2, r3]
 8003e64:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d008      	beq.n	8003e82 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003e70:	4a0e      	ldr	r2, [pc, #56]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x98>)
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	fb02 f303 	mul.w	r3, r2, r3
 8003e7e:	617b      	str	r3, [r7, #20]
 8003e80:	e004      	b.n	8003e8c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a0c      	ldr	r2, [pc, #48]	@ (8003eb8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e86:	fb02 f303 	mul.w	r3, r2, r3
 8003e8a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	613b      	str	r3, [r7, #16]
      break;
 8003e90:	e002      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e92:	4b06      	ldr	r3, [pc, #24]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x98>)
 8003e94:	613b      	str	r3, [r7, #16]
      break;
 8003e96:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e98:	693b      	ldr	r3, [r7, #16]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	371c      	adds	r7, #28
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	007a1200 	.word	0x007a1200
 8003eb0:	08009bec 	.word	0x08009bec
 8003eb4:	08009bfc 	.word	0x08009bfc
 8003eb8:	003d0900 	.word	0x003d0900

08003ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ec0:	4b03      	ldr	r3, [pc, #12]	@ (8003ed0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20000010 	.word	0x20000010

08003ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003eda:	f7ff ffef 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003ede:	4601      	mov	r1, r0
 8003ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f10 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ee8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003eec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	fa92 f2a2 	rbit	r2, r2
 8003ef4:	603a      	str	r2, [r7, #0]
  return result;
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	fab2 f282 	clz	r2, r2
 8003efc:	b2d2      	uxtb	r2, r2
 8003efe:	40d3      	lsrs	r3, r2
 8003f00:	4a04      	ldr	r2, [pc, #16]	@ (8003f14 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003f02:	5cd3      	ldrb	r3, [r2, r3]
 8003f04:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40021000 	.word	0x40021000
 8003f14:	08009be4 	.word	0x08009be4

08003f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003f1e:	f7ff ffcd 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003f22:	4601      	mov	r1, r0
 8003f24:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003f2c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003f30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	fa92 f2a2 	rbit	r2, r2
 8003f38:	603a      	str	r2, [r7, #0]
  return result;
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	fab2 f282 	clz	r2, r2
 8003f40:	b2d2      	uxtb	r2, r2
 8003f42:	40d3      	lsrs	r3, r2
 8003f44:	4a04      	ldr	r2, [pc, #16]	@ (8003f58 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003f46:	5cd3      	ldrb	r3, [r2, r3]
 8003f48:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40021000 	.word	0x40021000
 8003f58:	08009be4 	.word	0x08009be4

08003f5c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b092      	sub	sp, #72	@ 0x48
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 80d4 	beq.w	8004128 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f80:	4b4e      	ldr	r3, [pc, #312]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f82:	69db      	ldr	r3, [r3, #28]
 8003f84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d10e      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f8c:	4b4b      	ldr	r3, [pc, #300]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f8e:	69db      	ldr	r3, [r3, #28]
 8003f90:	4a4a      	ldr	r2, [pc, #296]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f96:	61d3      	str	r3, [r2, #28]
 8003f98:	4b48      	ldr	r3, [pc, #288]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9a:	69db      	ldr	r3, [r3, #28]
 8003f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fa0:	60bb      	str	r3, [r7, #8]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003faa:	4b45      	ldr	r3, [pc, #276]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d118      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fb6:	4b42      	ldr	r3, [pc, #264]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a41      	ldr	r2, [pc, #260]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fc0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fc2:	f7fd fe01 	bl	8001bc8 <HAL_GetTick>
 8003fc6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc8:	e008      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fca:	f7fd fdfd 	bl	8001bc8 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b64      	cmp	r3, #100	@ 0x64
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e14b      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fdc:	4b38      	ldr	r3, [pc, #224]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0f0      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fe8:	4b34      	ldr	r3, [pc, #208]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 8084 	beq.w	8004102 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004002:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004004:	429a      	cmp	r2, r3
 8004006:	d07c      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004008:	4b2c      	ldr	r3, [pc, #176]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800400a:	6a1b      	ldr	r3, [r3, #32]
 800400c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004010:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004012:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004016:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800401a:	fa93 f3a3 	rbit	r3, r3
 800401e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004022:	fab3 f383 	clz	r3, r3
 8004026:	b2db      	uxtb	r3, r3
 8004028:	461a      	mov	r2, r3
 800402a:	4b26      	ldr	r3, [pc, #152]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800402c:	4413      	add	r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	461a      	mov	r2, r3
 8004032:	2301      	movs	r3, #1
 8004034:	6013      	str	r3, [r2, #0]
 8004036:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800403a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800403e:	fa93 f3a3 	rbit	r3, r3
 8004042:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004046:	fab3 f383 	clz	r3, r3
 800404a:	b2db      	uxtb	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	4b1d      	ldr	r3, [pc, #116]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004050:	4413      	add	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	461a      	mov	r2, r3
 8004056:	2300      	movs	r3, #0
 8004058:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800405a:	4a18      	ldr	r2, [pc, #96]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800405e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d04b      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800406a:	f7fd fdad 	bl	8001bc8 <HAL_GetTick>
 800406e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004070:	e00a      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004072:	f7fd fda9 	bl	8001bc8 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004080:	4293      	cmp	r3, r2
 8004082:	d901      	bls.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e0f5      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8004088:	2302      	movs	r3, #2
 800408a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408e:	fa93 f3a3 	rbit	r3, r3
 8004092:	627b      	str	r3, [r7, #36]	@ 0x24
 8004094:	2302      	movs	r3, #2
 8004096:	623b      	str	r3, [r7, #32]
 8004098:	6a3b      	ldr	r3, [r7, #32]
 800409a:	fa93 f3a3 	rbit	r3, r3
 800409e:	61fb      	str	r3, [r7, #28]
  return result;
 80040a0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a2:	fab3 f383 	clz	r3, r3
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	095b      	lsrs	r3, r3, #5
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	f043 0302 	orr.w	r3, r3, #2
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d108      	bne.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80040b6:	4b01      	ldr	r3, [pc, #4]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	e00d      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40007000 	.word	0x40007000
 80040c4:	10908100 	.word	0x10908100
 80040c8:	2302      	movs	r3, #2
 80040ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	fa93 f3a3 	rbit	r3, r3
 80040d2:	617b      	str	r3, [r7, #20]
 80040d4:	4b69      	ldr	r3, [pc, #420]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	2202      	movs	r2, #2
 80040da:	613a      	str	r2, [r7, #16]
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	fa92 f2a2 	rbit	r2, r2
 80040e2:	60fa      	str	r2, [r7, #12]
  return result;
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	fab2 f282 	clz	r2, r2
 80040ea:	b2d2      	uxtb	r2, r2
 80040ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040f0:	b2d2      	uxtb	r2, r2
 80040f2:	f002 021f 	and.w	r2, r2, #31
 80040f6:	2101      	movs	r1, #1
 80040f8:	fa01 f202 	lsl.w	r2, r1, r2
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0b7      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004102:	4b5e      	ldr	r3, [pc, #376]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004104:	6a1b      	ldr	r3, [r3, #32]
 8004106:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	495b      	ldr	r1, [pc, #364]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004110:	4313      	orrs	r3, r2
 8004112:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004114:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004118:	2b01      	cmp	r3, #1
 800411a:	d105      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800411c:	4b57      	ldr	r3, [pc, #348]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800411e:	69db      	ldr	r3, [r3, #28]
 8004120:	4a56      	ldr	r2, [pc, #344]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004122:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004126:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004134:	4b51      	ldr	r3, [pc, #324]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004138:	f023 0203 	bic.w	r2, r3, #3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	494e      	ldr	r1, [pc, #312]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004142:	4313      	orrs	r3, r2
 8004144:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0320 	and.w	r3, r3, #32
 800414e:	2b00      	cmp	r3, #0
 8004150:	d008      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004152:	4b4a      	ldr	r3, [pc, #296]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004156:	f023 0210 	bic.w	r2, r3, #16
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	4947      	ldr	r1, [pc, #284]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004160:	4313      	orrs	r3, r2
 8004162:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004170:	4b42      	ldr	r3, [pc, #264]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417c:	493f      	ldr	r1, [pc, #252]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800417e:	4313      	orrs	r3, r2
 8004180:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418a:	2b00      	cmp	r3, #0
 800418c:	d008      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800418e:	4b3b      	ldr	r3, [pc, #236]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004192:	f023 0220 	bic.w	r2, r3, #32
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	4938      	ldr	r1, [pc, #224]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800419c:	4313      	orrs	r3, r2
 800419e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d008      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041ac:	4b33      	ldr	r3, [pc, #204]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	4930      	ldr	r1, [pc, #192]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d008      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041ca:	4b2c      	ldr	r3, [pc, #176]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	4929      	ldr	r1, [pc, #164]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80041e8:	4b24      	ldr	r3, [pc, #144]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	4921      	ldr	r1, [pc, #132]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d008      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004206:	4b1d      	ldr	r3, [pc, #116]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	491a      	ldr	r1, [pc, #104]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004214:	4313      	orrs	r3, r2
 8004216:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004224:	4b15      	ldr	r3, [pc, #84]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004228:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	4912      	ldr	r1, [pc, #72]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004232:	4313      	orrs	r3, r2
 8004234:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004242:	4b0e      	ldr	r3, [pc, #56]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004246:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424e:	490b      	ldr	r1, [pc, #44]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004250:	4313      	orrs	r3, r2
 8004252:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d008      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004260:	4b06      	ldr	r3, [pc, #24]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004264:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	4903      	ldr	r1, [pc, #12]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800426e:	4313      	orrs	r3, r2
 8004270:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	3748      	adds	r7, #72	@ 0x48
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40021000 	.word	0x40021000

08004280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e049      	b.n	8004326 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d106      	bne.n	80042ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7fd f96c 	bl	8001584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2202      	movs	r2, #2
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	3304      	adds	r3, #4
 80042bc:	4619      	mov	r1, r3
 80042be:	4610      	mov	r0, r2
 80042c0:	f000 fad4 	bl	800486c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
	...

08004330 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b01      	cmp	r3, #1
 8004342:	d001      	beq.n	8004348 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e033      	b.n	80043b0 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a19      	ldr	r2, [pc, #100]	@ (80043bc <HAL_TIM_Base_Start+0x8c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d009      	beq.n	800436e <HAL_TIM_Base_Start+0x3e>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004362:	d004      	beq.n	800436e <HAL_TIM_Base_Start+0x3e>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a15      	ldr	r2, [pc, #84]	@ (80043c0 <HAL_TIM_Base_Start+0x90>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d115      	bne.n	800439a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	4b13      	ldr	r3, [pc, #76]	@ (80043c4 <HAL_TIM_Base_Start+0x94>)
 8004376:	4013      	ands	r3, r2
 8004378:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2b06      	cmp	r3, #6
 800437e:	d015      	beq.n	80043ac <HAL_TIM_Base_Start+0x7c>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004386:	d011      	beq.n	80043ac <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f042 0201 	orr.w	r2, r2, #1
 8004396:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004398:	e008      	b.n	80043ac <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f042 0201 	orr.w	r2, r2, #1
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	e000      	b.n	80043ae <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3714      	adds	r7, #20
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr
 80043bc:	40012c00 	.word	0x40012c00
 80043c0:	40014000 	.word	0x40014000
 80043c4:	00010007 	.word	0x00010007

080043c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b085      	sub	sp, #20
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d001      	beq.n	80043e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e03b      	b.n	8004458 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2202      	movs	r2, #2
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68da      	ldr	r2, [r3, #12]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f042 0201 	orr.w	r2, r2, #1
 80043f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a19      	ldr	r2, [pc, #100]	@ (8004464 <HAL_TIM_Base_Start_IT+0x9c>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d009      	beq.n	8004416 <HAL_TIM_Base_Start_IT+0x4e>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800440a:	d004      	beq.n	8004416 <HAL_TIM_Base_Start_IT+0x4e>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a15      	ldr	r2, [pc, #84]	@ (8004468 <HAL_TIM_Base_Start_IT+0xa0>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d115      	bne.n	8004442 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	4b13      	ldr	r3, [pc, #76]	@ (800446c <HAL_TIM_Base_Start_IT+0xa4>)
 800441e:	4013      	ands	r3, r2
 8004420:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2b06      	cmp	r3, #6
 8004426:	d015      	beq.n	8004454 <HAL_TIM_Base_Start_IT+0x8c>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800442e:	d011      	beq.n	8004454 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f042 0201 	orr.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004440:	e008      	b.n	8004454 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 0201 	orr.w	r2, r2, #1
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	e000      	b.n	8004456 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004454:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3714      	adds	r7, #20
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	40012c00 	.word	0x40012c00
 8004468:	40014000 	.word	0x40014000
 800446c:	00010007 	.word	0x00010007

08004470 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d020      	beq.n	80044d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01b      	beq.n	80044d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f06f 0202 	mvn.w	r2, #2
 80044a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f003 0303 	and.w	r3, r3, #3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 f9b7 	bl	800482e <HAL_TIM_IC_CaptureCallback>
 80044c0:	e005      	b.n	80044ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f9a9 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f9ba 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f003 0304 	and.w	r3, r3, #4
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d020      	beq.n	8004520 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d01b      	beq.n	8004520 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0204 	mvn.w	r2, #4
 80044f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2202      	movs	r2, #2
 80044f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f991 	bl	800482e <HAL_TIM_IC_CaptureCallback>
 800450c:	e005      	b.n	800451a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f983 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 f994 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f003 0308 	and.w	r3, r3, #8
 8004526:	2b00      	cmp	r3, #0
 8004528:	d020      	beq.n	800456c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f003 0308 	and.w	r3, r3, #8
 8004530:	2b00      	cmp	r3, #0
 8004532:	d01b      	beq.n	800456c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f06f 0208 	mvn.w	r2, #8
 800453c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2204      	movs	r2, #4
 8004542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	69db      	ldr	r3, [r3, #28]
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f96b 	bl	800482e <HAL_TIM_IC_CaptureCallback>
 8004558:	e005      	b.n	8004566 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f95d 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f96e 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f003 0310 	and.w	r3, r3, #16
 8004572:	2b00      	cmp	r3, #0
 8004574:	d020      	beq.n	80045b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f003 0310 	and.w	r3, r3, #16
 800457c:	2b00      	cmp	r3, #0
 800457e:	d01b      	beq.n	80045b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0210 	mvn.w	r2, #16
 8004588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2208      	movs	r2, #8
 800458e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f945 	bl	800482e <HAL_TIM_IC_CaptureCallback>
 80045a4:	e005      	b.n	80045b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f937 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 f948 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00c      	beq.n	80045dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d007      	beq.n	80045dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f06f 0201 	mvn.w	r2, #1
 80045d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f915 	bl	8004806 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00c      	beq.n	8004600 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d007      	beq.n	8004600 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 faba 	bl	8004b74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00c      	beq.n	8004624 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800461c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fab2 	bl	8004b88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00c      	beq.n	8004648 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004634:	2b00      	cmp	r3, #0
 8004636:	d007      	beq.n	8004648 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f907 	bl	8004856 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f003 0320 	and.w	r3, r3, #32
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00c      	beq.n	800466c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0320 	and.w	r3, r3, #32
 8004658:	2b00      	cmp	r3, #0
 800465a:	d007      	beq.n	800466c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f06f 0220 	mvn.w	r2, #32
 8004664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 fa7a 	bl	8004b60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800466c:	bf00      	nop
 800466e:	3710      	adds	r7, #16
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800467e:	2300      	movs	r3, #0
 8004680:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_TIM_ConfigClockSource+0x1c>
 800468c:	2302      	movs	r3, #2
 800468e:	e0b6      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x18a>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2202      	movs	r2, #2
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046cc:	d03e      	beq.n	800474c <HAL_TIM_ConfigClockSource+0xd8>
 80046ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046d2:	f200 8087 	bhi.w	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 80046d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046da:	f000 8086 	beq.w	80047ea <HAL_TIM_ConfigClockSource+0x176>
 80046de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046e2:	d87f      	bhi.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 80046e4:	2b70      	cmp	r3, #112	@ 0x70
 80046e6:	d01a      	beq.n	800471e <HAL_TIM_ConfigClockSource+0xaa>
 80046e8:	2b70      	cmp	r3, #112	@ 0x70
 80046ea:	d87b      	bhi.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 80046ec:	2b60      	cmp	r3, #96	@ 0x60
 80046ee:	d050      	beq.n	8004792 <HAL_TIM_ConfigClockSource+0x11e>
 80046f0:	2b60      	cmp	r3, #96	@ 0x60
 80046f2:	d877      	bhi.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 80046f4:	2b50      	cmp	r3, #80	@ 0x50
 80046f6:	d03c      	beq.n	8004772 <HAL_TIM_ConfigClockSource+0xfe>
 80046f8:	2b50      	cmp	r3, #80	@ 0x50
 80046fa:	d873      	bhi.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 80046fc:	2b40      	cmp	r3, #64	@ 0x40
 80046fe:	d058      	beq.n	80047b2 <HAL_TIM_ConfigClockSource+0x13e>
 8004700:	2b40      	cmp	r3, #64	@ 0x40
 8004702:	d86f      	bhi.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 8004704:	2b30      	cmp	r3, #48	@ 0x30
 8004706:	d064      	beq.n	80047d2 <HAL_TIM_ConfigClockSource+0x15e>
 8004708:	2b30      	cmp	r3, #48	@ 0x30
 800470a:	d86b      	bhi.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 800470c:	2b20      	cmp	r3, #32
 800470e:	d060      	beq.n	80047d2 <HAL_TIM_ConfigClockSource+0x15e>
 8004710:	2b20      	cmp	r3, #32
 8004712:	d867      	bhi.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
 8004714:	2b00      	cmp	r3, #0
 8004716:	d05c      	beq.n	80047d2 <HAL_TIM_ConfigClockSource+0x15e>
 8004718:	2b10      	cmp	r3, #16
 800471a:	d05a      	beq.n	80047d2 <HAL_TIM_ConfigClockSource+0x15e>
 800471c:	e062      	b.n	80047e4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800472e:	f000 f991 	bl	8004a54 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004740:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	609a      	str	r2, [r3, #8]
      break;
 800474a:	e04f      	b.n	80047ec <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800475c:	f000 f97a 	bl	8004a54 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	689a      	ldr	r2, [r3, #8]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800476e:	609a      	str	r2, [r3, #8]
      break;
 8004770:	e03c      	b.n	80047ec <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800477e:	461a      	mov	r2, r3
 8004780:	f000 f8ee 	bl	8004960 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2150      	movs	r1, #80	@ 0x50
 800478a:	4618      	mov	r0, r3
 800478c:	f000 f947 	bl	8004a1e <TIM_ITRx_SetConfig>
      break;
 8004790:	e02c      	b.n	80047ec <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800479e:	461a      	mov	r2, r3
 80047a0:	f000 f90d 	bl	80049be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2160      	movs	r1, #96	@ 0x60
 80047aa:	4618      	mov	r0, r3
 80047ac:	f000 f937 	bl	8004a1e <TIM_ITRx_SetConfig>
      break;
 80047b0:	e01c      	b.n	80047ec <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047be:	461a      	mov	r2, r3
 80047c0:	f000 f8ce 	bl	8004960 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2140      	movs	r1, #64	@ 0x40
 80047ca:	4618      	mov	r0, r3
 80047cc:	f000 f927 	bl	8004a1e <TIM_ITRx_SetConfig>
      break;
 80047d0:	e00c      	b.n	80047ec <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4619      	mov	r1, r3
 80047dc:	4610      	mov	r0, r2
 80047de:	f000 f91e 	bl	8004a1e <TIM_ITRx_SetConfig>
      break;
 80047e2:	e003      	b.n	80047ec <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	73fb      	strb	r3, [r7, #15]
      break;
 80047e8:	e000      	b.n	80047ec <HAL_TIM_ConfigClockSource+0x178>
      break;
 80047ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004822:	bf00      	nop
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr

0800482e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800482e:	b480      	push	{r7}
 8004830:	b083      	sub	sp, #12
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004836:	bf00      	nop
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr

08004856 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
	...

0800486c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a34      	ldr	r2, [pc, #208]	@ (8004950 <TIM_Base_SetConfig+0xe4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d003      	beq.n	800488c <TIM_Base_SetConfig+0x20>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800488a:	d108      	bne.n	800489e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a2b      	ldr	r2, [pc, #172]	@ (8004950 <TIM_Base_SetConfig+0xe4>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d00f      	beq.n	80048c6 <TIM_Base_SetConfig+0x5a>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ac:	d00b      	beq.n	80048c6 <TIM_Base_SetConfig+0x5a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a28      	ldr	r2, [pc, #160]	@ (8004954 <TIM_Base_SetConfig+0xe8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d007      	beq.n	80048c6 <TIM_Base_SetConfig+0x5a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a27      	ldr	r2, [pc, #156]	@ (8004958 <TIM_Base_SetConfig+0xec>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d003      	beq.n	80048c6 <TIM_Base_SetConfig+0x5a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a26      	ldr	r2, [pc, #152]	@ (800495c <TIM_Base_SetConfig+0xf0>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d108      	bne.n	80048d8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a14      	ldr	r2, [pc, #80]	@ (8004950 <TIM_Base_SetConfig+0xe4>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00b      	beq.n	800491c <TIM_Base_SetConfig+0xb0>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a13      	ldr	r2, [pc, #76]	@ (8004954 <TIM_Base_SetConfig+0xe8>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d007      	beq.n	800491c <TIM_Base_SetConfig+0xb0>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a12      	ldr	r2, [pc, #72]	@ (8004958 <TIM_Base_SetConfig+0xec>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d003      	beq.n	800491c <TIM_Base_SetConfig+0xb0>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a11      	ldr	r2, [pc, #68]	@ (800495c <TIM_Base_SetConfig+0xf0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d103      	bne.n	8004924 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	691a      	ldr	r2, [r3, #16]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b01      	cmp	r3, #1
 8004934:	d105      	bne.n	8004942 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f023 0201 	bic.w	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	611a      	str	r2, [r3, #16]
  }
}
 8004942:	bf00      	nop
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40012c00 	.word	0x40012c00
 8004954:	40014000 	.word	0x40014000
 8004958:	40014400 	.word	0x40014400
 800495c:	40014800 	.word	0x40014800

08004960 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004960:	b480      	push	{r7}
 8004962:	b087      	sub	sp, #28
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	f023 0201 	bic.w	r2, r3, #1
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800498a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	4313      	orrs	r3, r2
 8004994:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f023 030a 	bic.w	r3, r3, #10
 800499c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	621a      	str	r2, [r3, #32]
}
 80049b2:	bf00      	nop
 80049b4:	371c      	adds	r7, #28
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049be:	b480      	push	{r7}
 80049c0:	b087      	sub	sp, #28
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	60f8      	str	r0, [r7, #12]
 80049c6:	60b9      	str	r1, [r7, #8]
 80049c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	f023 0210 	bic.w	r2, r3, #16
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	031b      	lsls	r3, r3, #12
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	011b      	lsls	r3, r3, #4
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	621a      	str	r2, [r3, #32]
}
 8004a12:	bf00      	nop
 8004a14:	371c      	adds	r7, #28
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b085      	sub	sp, #20
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f043 0307 	orr.w	r3, r3, #7
 8004a40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	609a      	str	r2, [r3, #8]
}
 8004a48:	bf00      	nop
 8004a4a:	3714      	adds	r7, #20
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b087      	sub	sp, #28
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
 8004a60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	021a      	lsls	r2, r3, #8
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	431a      	orrs	r2, r3
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	609a      	str	r2, [r3, #8]
}
 8004a88:	bf00      	nop
 8004a8a:	371c      	adds	r7, #28
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d101      	bne.n	8004aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	e04f      	b.n	8004b4c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a21      	ldr	r2, [pc, #132]	@ (8004b58 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d108      	bne.n	8004ae8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004adc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a14      	ldr	r2, [pc, #80]	@ (8004b58 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d009      	beq.n	8004b20 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b14:	d004      	beq.n	8004b20 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a10      	ldr	r2, [pc, #64]	@ (8004b5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d10c      	bne.n	8004b3a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b26:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68ba      	ldr	r2, [r7, #8]
 8004b38:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	40012c00 	.word	0x40012c00
 8004b5c:	40014000 	.word	0x40014000

08004b60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e040      	b.n	8004c30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d106      	bne.n	8004bc4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7fc fd18 	bl	80015f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2224      	movs	r2, #36	@ 0x24
 8004bc8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0201 	bic.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d002      	beq.n	8004be8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 f9e8 	bl	8004fb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 f8af 	bl	8004d4c <UART_SetConfig>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d101      	bne.n	8004bf8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e01b      	b.n	8004c30 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f042 0201 	orr.w	r2, r2, #1
 8004c26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 fa67 	bl	80050fc <UART_CheckIdleState>
 8004c2e:	4603      	mov	r3, r0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3708      	adds	r7, #8
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	@ 0x28
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	603b      	str	r3, [r7, #0]
 8004c44:	4613      	mov	r3, r2
 8004c46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	d177      	bne.n	8004d40 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <HAL_UART_Transmit+0x24>
 8004c56:	88fb      	ldrh	r3, [r7, #6]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e070      	b.n	8004d42 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2221      	movs	r2, #33	@ 0x21
 8004c6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c6e:	f7fc ffab 	bl	8001bc8 <HAL_GetTick>
 8004c72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	88fa      	ldrh	r2, [r7, #6]
 8004c78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	88fa      	ldrh	r2, [r7, #6]
 8004c80:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c8c:	d108      	bne.n	8004ca0 <HAL_UART_Transmit+0x68>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d104      	bne.n	8004ca0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	61bb      	str	r3, [r7, #24]
 8004c9e:	e003      	b.n	8004ca8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ca8:	e02f      	b.n	8004d0a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	2180      	movs	r1, #128	@ 0x80
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fac9 	bl	800524c <UART_WaitOnFlagUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d004      	beq.n	8004cca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e03b      	b.n	8004d42 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10b      	bne.n	8004ce8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	881a      	ldrh	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cdc:	b292      	uxth	r2, r2
 8004cde:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	3302      	adds	r3, #2
 8004ce4:	61bb      	str	r3, [r7, #24]
 8004ce6:	e007      	b.n	8004cf8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	781a      	ldrb	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	3b01      	subs	r3, #1
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1c9      	bne.n	8004caa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	9300      	str	r3, [sp, #0]
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	2140      	movs	r1, #64	@ 0x40
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 fa93 	bl	800524c <UART_WaitOnFlagUntilTimeout>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d004      	beq.n	8004d36 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e005      	b.n	8004d42 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2220      	movs	r2, #32
 8004d3a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	e000      	b.n	8004d42 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004d40:	2302      	movs	r3, #2
  }
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3720      	adds	r7, #32
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
	...

08004d4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b088      	sub	sp, #32
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d54:	2300      	movs	r3, #0
 8004d56:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	4b8a      	ldr	r3, [pc, #552]	@ (8004fa0 <UART_SetConfig+0x254>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6812      	ldr	r2, [r2, #0]
 8004d7e:	6979      	ldr	r1, [r7, #20]
 8004d80:	430b      	orrs	r3, r1
 8004d82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	68da      	ldr	r2, [r3, #12]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a78      	ldr	r2, [pc, #480]	@ (8004fa4 <UART_SetConfig+0x258>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d120      	bne.n	8004e0a <UART_SetConfig+0xbe>
 8004dc8:	4b77      	ldr	r3, [pc, #476]	@ (8004fa8 <UART_SetConfig+0x25c>)
 8004dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dcc:	f003 0303 	and.w	r3, r3, #3
 8004dd0:	2b03      	cmp	r3, #3
 8004dd2:	d817      	bhi.n	8004e04 <UART_SetConfig+0xb8>
 8004dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8004ddc <UART_SetConfig+0x90>)
 8004dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dda:	bf00      	nop
 8004ddc:	08004ded 	.word	0x08004ded
 8004de0:	08004df9 	.word	0x08004df9
 8004de4:	08004dff 	.word	0x08004dff
 8004de8:	08004df3 	.word	0x08004df3
 8004dec:	2300      	movs	r3, #0
 8004dee:	77fb      	strb	r3, [r7, #31]
 8004df0:	e01d      	b.n	8004e2e <UART_SetConfig+0xe2>
 8004df2:	2302      	movs	r3, #2
 8004df4:	77fb      	strb	r3, [r7, #31]
 8004df6:	e01a      	b.n	8004e2e <UART_SetConfig+0xe2>
 8004df8:	2304      	movs	r3, #4
 8004dfa:	77fb      	strb	r3, [r7, #31]
 8004dfc:	e017      	b.n	8004e2e <UART_SetConfig+0xe2>
 8004dfe:	2308      	movs	r3, #8
 8004e00:	77fb      	strb	r3, [r7, #31]
 8004e02:	e014      	b.n	8004e2e <UART_SetConfig+0xe2>
 8004e04:	2310      	movs	r3, #16
 8004e06:	77fb      	strb	r3, [r7, #31]
 8004e08:	e011      	b.n	8004e2e <UART_SetConfig+0xe2>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a67      	ldr	r2, [pc, #412]	@ (8004fac <UART_SetConfig+0x260>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d102      	bne.n	8004e1a <UART_SetConfig+0xce>
 8004e14:	2300      	movs	r3, #0
 8004e16:	77fb      	strb	r3, [r7, #31]
 8004e18:	e009      	b.n	8004e2e <UART_SetConfig+0xe2>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a64      	ldr	r2, [pc, #400]	@ (8004fb0 <UART_SetConfig+0x264>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d102      	bne.n	8004e2a <UART_SetConfig+0xde>
 8004e24:	2300      	movs	r3, #0
 8004e26:	77fb      	strb	r3, [r7, #31]
 8004e28:	e001      	b.n	8004e2e <UART_SetConfig+0xe2>
 8004e2a:	2310      	movs	r3, #16
 8004e2c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e36:	d15a      	bne.n	8004eee <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004e38:	7ffb      	ldrb	r3, [r7, #31]
 8004e3a:	2b08      	cmp	r3, #8
 8004e3c:	d827      	bhi.n	8004e8e <UART_SetConfig+0x142>
 8004e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e44 <UART_SetConfig+0xf8>)
 8004e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e44:	08004e69 	.word	0x08004e69
 8004e48:	08004e71 	.word	0x08004e71
 8004e4c:	08004e79 	.word	0x08004e79
 8004e50:	08004e8f 	.word	0x08004e8f
 8004e54:	08004e7f 	.word	0x08004e7f
 8004e58:	08004e8f 	.word	0x08004e8f
 8004e5c:	08004e8f 	.word	0x08004e8f
 8004e60:	08004e8f 	.word	0x08004e8f
 8004e64:	08004e87 	.word	0x08004e87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e68:	f7ff f834 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8004e6c:	61b8      	str	r0, [r7, #24]
        break;
 8004e6e:	e013      	b.n	8004e98 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e70:	f7ff f852 	bl	8003f18 <HAL_RCC_GetPCLK2Freq>
 8004e74:	61b8      	str	r0, [r7, #24]
        break;
 8004e76:	e00f      	b.n	8004e98 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e78:	4b4e      	ldr	r3, [pc, #312]	@ (8004fb4 <UART_SetConfig+0x268>)
 8004e7a:	61bb      	str	r3, [r7, #24]
        break;
 8004e7c:	e00c      	b.n	8004e98 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e7e:	f7fe ffc9 	bl	8003e14 <HAL_RCC_GetSysClockFreq>
 8004e82:	61b8      	str	r0, [r7, #24]
        break;
 8004e84:	e008      	b.n	8004e98 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e8a:	61bb      	str	r3, [r7, #24]
        break;
 8004e8c:	e004      	b.n	8004e98 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	77bb      	strb	r3, [r7, #30]
        break;
 8004e96:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d074      	beq.n	8004f88 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	005a      	lsls	r2, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	085b      	lsrs	r3, r3, #1
 8004ea8:	441a      	add	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	2b0f      	cmp	r3, #15
 8004eb8:	d916      	bls.n	8004ee8 <UART_SetConfig+0x19c>
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec0:	d212      	bcs.n	8004ee8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	f023 030f 	bic.w	r3, r3, #15
 8004eca:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	085b      	lsrs	r3, r3, #1
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	f003 0307 	and.w	r3, r3, #7
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	89fb      	ldrh	r3, [r7, #14]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	89fa      	ldrh	r2, [r7, #14]
 8004ee4:	60da      	str	r2, [r3, #12]
 8004ee6:	e04f      	b.n	8004f88 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	77bb      	strb	r3, [r7, #30]
 8004eec:	e04c      	b.n	8004f88 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004eee:	7ffb      	ldrb	r3, [r7, #31]
 8004ef0:	2b08      	cmp	r3, #8
 8004ef2:	d828      	bhi.n	8004f46 <UART_SetConfig+0x1fa>
 8004ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8004efc <UART_SetConfig+0x1b0>)
 8004ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efa:	bf00      	nop
 8004efc:	08004f21 	.word	0x08004f21
 8004f00:	08004f29 	.word	0x08004f29
 8004f04:	08004f31 	.word	0x08004f31
 8004f08:	08004f47 	.word	0x08004f47
 8004f0c:	08004f37 	.word	0x08004f37
 8004f10:	08004f47 	.word	0x08004f47
 8004f14:	08004f47 	.word	0x08004f47
 8004f18:	08004f47 	.word	0x08004f47
 8004f1c:	08004f3f 	.word	0x08004f3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f20:	f7fe ffd8 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8004f24:	61b8      	str	r0, [r7, #24]
        break;
 8004f26:	e013      	b.n	8004f50 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f28:	f7fe fff6 	bl	8003f18 <HAL_RCC_GetPCLK2Freq>
 8004f2c:	61b8      	str	r0, [r7, #24]
        break;
 8004f2e:	e00f      	b.n	8004f50 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f30:	4b20      	ldr	r3, [pc, #128]	@ (8004fb4 <UART_SetConfig+0x268>)
 8004f32:	61bb      	str	r3, [r7, #24]
        break;
 8004f34:	e00c      	b.n	8004f50 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f36:	f7fe ff6d 	bl	8003e14 <HAL_RCC_GetSysClockFreq>
 8004f3a:	61b8      	str	r0, [r7, #24]
        break;
 8004f3c:	e008      	b.n	8004f50 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f42:	61bb      	str	r3, [r7, #24]
        break;
 8004f44:	e004      	b.n	8004f50 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004f46:	2300      	movs	r3, #0
 8004f48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	77bb      	strb	r3, [r7, #30]
        break;
 8004f4e:	bf00      	nop
    }

    if (pclk != 0U)
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d018      	beq.n	8004f88 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	085a      	lsrs	r2, r3, #1
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	441a      	add	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	2b0f      	cmp	r3, #15
 8004f6e:	d909      	bls.n	8004f84 <UART_SetConfig+0x238>
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f76:	d205      	bcs.n	8004f84 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	60da      	str	r2, [r3, #12]
 8004f82:	e001      	b.n	8004f88 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004f94:	7fbb      	ldrb	r3, [r7, #30]
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3720      	adds	r7, #32
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	efff69f3 	.word	0xefff69f3
 8004fa4:	40013800 	.word	0x40013800
 8004fa8:	40021000 	.word	0x40021000
 8004fac:	40004400 	.word	0x40004400
 8004fb0:	40004800 	.word	0x40004800
 8004fb4:	007a1200 	.word	0x007a1200

08004fb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00a      	beq.n	8004fe2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00a      	beq.n	8005004 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	430a      	orrs	r2, r1
 8005002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00a      	beq.n	8005026 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502a:	f003 0304 	and.w	r3, r3, #4
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	430a      	orrs	r2, r1
 8005046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	f003 0310 	and.w	r3, r3, #16
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00a      	beq.n	800506a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	430a      	orrs	r2, r1
 8005068:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506e:	f003 0320 	and.w	r3, r3, #32
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005094:	2b00      	cmp	r3, #0
 8005096:	d01a      	beq.n	80050ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050b6:	d10a      	bne.n	80050ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	430a      	orrs	r2, r1
 80050cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	430a      	orrs	r2, r1
 80050ee:	605a      	str	r2, [r3, #4]
  }
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b098      	sub	sp, #96	@ 0x60
 8005100:	af02      	add	r7, sp, #8
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800510c:	f7fc fd5c 	bl	8001bc8 <HAL_GetTick>
 8005110:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0308 	and.w	r3, r3, #8
 800511c:	2b08      	cmp	r3, #8
 800511e:	d12e      	bne.n	800517e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005120:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005128:	2200      	movs	r2, #0
 800512a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f88c 	bl	800524c <UART_WaitOnFlagUntilTimeout>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d021      	beq.n	800517e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005142:	e853 3f00 	ldrex	r3, [r3]
 8005146:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800514a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800514e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	461a      	mov	r2, r3
 8005156:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005158:	647b      	str	r3, [r7, #68]	@ 0x44
 800515a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800515e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005160:	e841 2300 	strex	r3, r2, [r1]
 8005164:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1e6      	bne.n	800513a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e062      	b.n	8005244 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b04      	cmp	r3, #4
 800518a:	d149      	bne.n	8005220 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800518c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005194:	2200      	movs	r2, #0
 8005196:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f856 	bl	800524c <UART_WaitOnFlagUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d03c      	beq.n	8005220 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ae:	e853 3f00 	ldrex	r3, [r3]
 80051b2:	623b      	str	r3, [r7, #32]
   return(result);
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	461a      	mov	r2, r3
 80051c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80051c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051cc:	e841 2300 	strex	r3, r2, [r1]
 80051d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1e6      	bne.n	80051a6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3308      	adds	r3, #8
 80051de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	e853 3f00 	ldrex	r3, [r3]
 80051e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f023 0301 	bic.w	r3, r3, #1
 80051ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3308      	adds	r3, #8
 80051f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051f8:	61fa      	str	r2, [r7, #28]
 80051fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fc:	69b9      	ldr	r1, [r7, #24]
 80051fe:	69fa      	ldr	r2, [r7, #28]
 8005200:	e841 2300 	strex	r3, r2, [r1]
 8005204:	617b      	str	r3, [r7, #20]
   return(result);
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1e5      	bne.n	80051d8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2220      	movs	r2, #32
 8005210:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e011      	b.n	8005244 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3758      	adds	r7, #88	@ 0x58
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	603b      	str	r3, [r7, #0]
 8005258:	4613      	mov	r3, r2
 800525a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800525c:	e04f      	b.n	80052fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005264:	d04b      	beq.n	80052fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005266:	f7fc fcaf 	bl	8001bc8 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	429a      	cmp	r2, r3
 8005274:	d302      	bcc.n	800527c <UART_WaitOnFlagUntilTimeout+0x30>
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e04e      	b.n	800531e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b00      	cmp	r3, #0
 800528c:	d037      	beq.n	80052fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	2b80      	cmp	r3, #128	@ 0x80
 8005292:	d034      	beq.n	80052fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	2b40      	cmp	r3, #64	@ 0x40
 8005298:	d031      	beq.n	80052fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	69db      	ldr	r3, [r3, #28]
 80052a0:	f003 0308 	and.w	r3, r3, #8
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d110      	bne.n	80052ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2208      	movs	r2, #8
 80052ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 f838 	bl	8005326 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2208      	movs	r2, #8
 80052ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e029      	b.n	800531e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69db      	ldr	r3, [r3, #28]
 80052d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052d8:	d111      	bne.n	80052fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80052e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 f81e 	bl	8005326 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2220      	movs	r2, #32
 80052ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e00f      	b.n	800531e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69da      	ldr	r2, [r3, #28]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	4013      	ands	r3, r2
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	429a      	cmp	r2, r3
 800530c:	bf0c      	ite	eq
 800530e:	2301      	moveq	r3, #1
 8005310:	2300      	movne	r3, #0
 8005312:	b2db      	uxtb	r3, r3
 8005314:	461a      	mov	r2, r3
 8005316:	79fb      	ldrb	r3, [r7, #7]
 8005318:	429a      	cmp	r2, r3
 800531a:	d0a0      	beq.n	800525e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}

08005326 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005326:	b480      	push	{r7}
 8005328:	b095      	sub	sp, #84	@ 0x54
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005336:	e853 3f00 	ldrex	r3, [r3]
 800533a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800533c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005342:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	461a      	mov	r2, r3
 800534a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800534c:	643b      	str	r3, [r7, #64]	@ 0x40
 800534e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005350:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005352:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005354:	e841 2300 	strex	r3, r2, [r1]
 8005358:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800535a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1e6      	bne.n	800532e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	3308      	adds	r3, #8
 8005366:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005368:	6a3b      	ldr	r3, [r7, #32]
 800536a:	e853 3f00 	ldrex	r3, [r3]
 800536e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f023 0301 	bic.w	r3, r3, #1
 8005376:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3308      	adds	r3, #8
 800537e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005380:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005382:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005384:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005388:	e841 2300 	strex	r3, r2, [r1]
 800538c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800538e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1e5      	bne.n	8005360 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005398:	2b01      	cmp	r3, #1
 800539a:	d118      	bne.n	80053ce <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	e853 3f00 	ldrex	r3, [r3]
 80053a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	f023 0310 	bic.w	r3, r3, #16
 80053b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053ba:	61bb      	str	r3, [r7, #24]
 80053bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053be:	6979      	ldr	r1, [r7, #20]
 80053c0:	69ba      	ldr	r2, [r7, #24]
 80053c2:	e841 2300 	strex	r3, r2, [r1]
 80053c6:	613b      	str	r3, [r7, #16]
   return(result);
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1e6      	bne.n	800539c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2220      	movs	r2, #32
 80053d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80053e2:	bf00      	nop
 80053e4:	3754      	adds	r7, #84	@ 0x54
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
	...

080053f0 <srand>:
 80053f0:	b538      	push	{r3, r4, r5, lr}
 80053f2:	4b10      	ldr	r3, [pc, #64]	@ (8005434 <srand+0x44>)
 80053f4:	681d      	ldr	r5, [r3, #0]
 80053f6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80053f8:	4604      	mov	r4, r0
 80053fa:	b9b3      	cbnz	r3, 800542a <srand+0x3a>
 80053fc:	2018      	movs	r0, #24
 80053fe:	f001 ff31 	bl	8007264 <malloc>
 8005402:	4602      	mov	r2, r0
 8005404:	6328      	str	r0, [r5, #48]	@ 0x30
 8005406:	b920      	cbnz	r0, 8005412 <srand+0x22>
 8005408:	4b0b      	ldr	r3, [pc, #44]	@ (8005438 <srand+0x48>)
 800540a:	480c      	ldr	r0, [pc, #48]	@ (800543c <srand+0x4c>)
 800540c:	2146      	movs	r1, #70	@ 0x46
 800540e:	f001 f873 	bl	80064f8 <__assert_func>
 8005412:	490b      	ldr	r1, [pc, #44]	@ (8005440 <srand+0x50>)
 8005414:	4b0b      	ldr	r3, [pc, #44]	@ (8005444 <srand+0x54>)
 8005416:	e9c0 1300 	strd	r1, r3, [r0]
 800541a:	4b0b      	ldr	r3, [pc, #44]	@ (8005448 <srand+0x58>)
 800541c:	6083      	str	r3, [r0, #8]
 800541e:	230b      	movs	r3, #11
 8005420:	8183      	strh	r3, [r0, #12]
 8005422:	2100      	movs	r1, #0
 8005424:	2001      	movs	r0, #1
 8005426:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800542a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800542c:	2200      	movs	r2, #0
 800542e:	611c      	str	r4, [r3, #16]
 8005430:	615a      	str	r2, [r3, #20]
 8005432:	bd38      	pop	{r3, r4, r5, pc}
 8005434:	20000028 	.word	0x20000028
 8005438:	08009c0c 	.word	0x08009c0c
 800543c:	08009c23 	.word	0x08009c23
 8005440:	abcd330e 	.word	0xabcd330e
 8005444:	e66d1234 	.word	0xe66d1234
 8005448:	0005deec 	.word	0x0005deec

0800544c <rand>:
 800544c:	4b16      	ldr	r3, [pc, #88]	@ (80054a8 <rand+0x5c>)
 800544e:	b510      	push	{r4, lr}
 8005450:	681c      	ldr	r4, [r3, #0]
 8005452:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005454:	b9b3      	cbnz	r3, 8005484 <rand+0x38>
 8005456:	2018      	movs	r0, #24
 8005458:	f001 ff04 	bl	8007264 <malloc>
 800545c:	4602      	mov	r2, r0
 800545e:	6320      	str	r0, [r4, #48]	@ 0x30
 8005460:	b920      	cbnz	r0, 800546c <rand+0x20>
 8005462:	4b12      	ldr	r3, [pc, #72]	@ (80054ac <rand+0x60>)
 8005464:	4812      	ldr	r0, [pc, #72]	@ (80054b0 <rand+0x64>)
 8005466:	2152      	movs	r1, #82	@ 0x52
 8005468:	f001 f846 	bl	80064f8 <__assert_func>
 800546c:	4911      	ldr	r1, [pc, #68]	@ (80054b4 <rand+0x68>)
 800546e:	4b12      	ldr	r3, [pc, #72]	@ (80054b8 <rand+0x6c>)
 8005470:	e9c0 1300 	strd	r1, r3, [r0]
 8005474:	4b11      	ldr	r3, [pc, #68]	@ (80054bc <rand+0x70>)
 8005476:	6083      	str	r3, [r0, #8]
 8005478:	230b      	movs	r3, #11
 800547a:	8183      	strh	r3, [r0, #12]
 800547c:	2100      	movs	r1, #0
 800547e:	2001      	movs	r0, #1
 8005480:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005484:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005486:	480e      	ldr	r0, [pc, #56]	@ (80054c0 <rand+0x74>)
 8005488:	690b      	ldr	r3, [r1, #16]
 800548a:	694c      	ldr	r4, [r1, #20]
 800548c:	4a0d      	ldr	r2, [pc, #52]	@ (80054c4 <rand+0x78>)
 800548e:	4358      	muls	r0, r3
 8005490:	fb02 0004 	mla	r0, r2, r4, r0
 8005494:	fba3 3202 	umull	r3, r2, r3, r2
 8005498:	3301      	adds	r3, #1
 800549a:	eb40 0002 	adc.w	r0, r0, r2
 800549e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80054a2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80054a6:	bd10      	pop	{r4, pc}
 80054a8:	20000028 	.word	0x20000028
 80054ac:	08009c0c 	.word	0x08009c0c
 80054b0:	08009c23 	.word	0x08009c23
 80054b4:	abcd330e 	.word	0xabcd330e
 80054b8:	e66d1234 	.word	0xe66d1234
 80054bc:	0005deec 	.word	0x0005deec
 80054c0:	5851f42d 	.word	0x5851f42d
 80054c4:	4c957f2d 	.word	0x4c957f2d

080054c8 <__cvt>:
 80054c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054cc:	ec57 6b10 	vmov	r6, r7, d0
 80054d0:	2f00      	cmp	r7, #0
 80054d2:	460c      	mov	r4, r1
 80054d4:	4619      	mov	r1, r3
 80054d6:	463b      	mov	r3, r7
 80054d8:	bfbb      	ittet	lt
 80054da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80054de:	461f      	movlt	r7, r3
 80054e0:	2300      	movge	r3, #0
 80054e2:	232d      	movlt	r3, #45	@ 0x2d
 80054e4:	700b      	strb	r3, [r1, #0]
 80054e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80054ec:	4691      	mov	r9, r2
 80054ee:	f023 0820 	bic.w	r8, r3, #32
 80054f2:	bfbc      	itt	lt
 80054f4:	4632      	movlt	r2, r6
 80054f6:	4616      	movlt	r6, r2
 80054f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80054fc:	d005      	beq.n	800550a <__cvt+0x42>
 80054fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005502:	d100      	bne.n	8005506 <__cvt+0x3e>
 8005504:	3401      	adds	r4, #1
 8005506:	2102      	movs	r1, #2
 8005508:	e000      	b.n	800550c <__cvt+0x44>
 800550a:	2103      	movs	r1, #3
 800550c:	ab03      	add	r3, sp, #12
 800550e:	9301      	str	r3, [sp, #4]
 8005510:	ab02      	add	r3, sp, #8
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	ec47 6b10 	vmov	d0, r6, r7
 8005518:	4653      	mov	r3, sl
 800551a:	4622      	mov	r2, r4
 800551c:	f001 f894 	bl	8006648 <_dtoa_r>
 8005520:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005524:	4605      	mov	r5, r0
 8005526:	d119      	bne.n	800555c <__cvt+0x94>
 8005528:	f019 0f01 	tst.w	r9, #1
 800552c:	d00e      	beq.n	800554c <__cvt+0x84>
 800552e:	eb00 0904 	add.w	r9, r0, r4
 8005532:	2200      	movs	r2, #0
 8005534:	2300      	movs	r3, #0
 8005536:	4630      	mov	r0, r6
 8005538:	4639      	mov	r1, r7
 800553a:	f7fb fac5 	bl	8000ac8 <__aeabi_dcmpeq>
 800553e:	b108      	cbz	r0, 8005544 <__cvt+0x7c>
 8005540:	f8cd 900c 	str.w	r9, [sp, #12]
 8005544:	2230      	movs	r2, #48	@ 0x30
 8005546:	9b03      	ldr	r3, [sp, #12]
 8005548:	454b      	cmp	r3, r9
 800554a:	d31e      	bcc.n	800558a <__cvt+0xc2>
 800554c:	9b03      	ldr	r3, [sp, #12]
 800554e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005550:	1b5b      	subs	r3, r3, r5
 8005552:	4628      	mov	r0, r5
 8005554:	6013      	str	r3, [r2, #0]
 8005556:	b004      	add	sp, #16
 8005558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800555c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005560:	eb00 0904 	add.w	r9, r0, r4
 8005564:	d1e5      	bne.n	8005532 <__cvt+0x6a>
 8005566:	7803      	ldrb	r3, [r0, #0]
 8005568:	2b30      	cmp	r3, #48	@ 0x30
 800556a:	d10a      	bne.n	8005582 <__cvt+0xba>
 800556c:	2200      	movs	r2, #0
 800556e:	2300      	movs	r3, #0
 8005570:	4630      	mov	r0, r6
 8005572:	4639      	mov	r1, r7
 8005574:	f7fb faa8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005578:	b918      	cbnz	r0, 8005582 <__cvt+0xba>
 800557a:	f1c4 0401 	rsb	r4, r4, #1
 800557e:	f8ca 4000 	str.w	r4, [sl]
 8005582:	f8da 3000 	ldr.w	r3, [sl]
 8005586:	4499      	add	r9, r3
 8005588:	e7d3      	b.n	8005532 <__cvt+0x6a>
 800558a:	1c59      	adds	r1, r3, #1
 800558c:	9103      	str	r1, [sp, #12]
 800558e:	701a      	strb	r2, [r3, #0]
 8005590:	e7d9      	b.n	8005546 <__cvt+0x7e>

08005592 <__exponent>:
 8005592:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005594:	2900      	cmp	r1, #0
 8005596:	bfba      	itte	lt
 8005598:	4249      	neglt	r1, r1
 800559a:	232d      	movlt	r3, #45	@ 0x2d
 800559c:	232b      	movge	r3, #43	@ 0x2b
 800559e:	2909      	cmp	r1, #9
 80055a0:	7002      	strb	r2, [r0, #0]
 80055a2:	7043      	strb	r3, [r0, #1]
 80055a4:	dd29      	ble.n	80055fa <__exponent+0x68>
 80055a6:	f10d 0307 	add.w	r3, sp, #7
 80055aa:	461d      	mov	r5, r3
 80055ac:	270a      	movs	r7, #10
 80055ae:	461a      	mov	r2, r3
 80055b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80055b4:	fb07 1416 	mls	r4, r7, r6, r1
 80055b8:	3430      	adds	r4, #48	@ 0x30
 80055ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80055be:	460c      	mov	r4, r1
 80055c0:	2c63      	cmp	r4, #99	@ 0x63
 80055c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80055c6:	4631      	mov	r1, r6
 80055c8:	dcf1      	bgt.n	80055ae <__exponent+0x1c>
 80055ca:	3130      	adds	r1, #48	@ 0x30
 80055cc:	1e94      	subs	r4, r2, #2
 80055ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80055d2:	1c41      	adds	r1, r0, #1
 80055d4:	4623      	mov	r3, r4
 80055d6:	42ab      	cmp	r3, r5
 80055d8:	d30a      	bcc.n	80055f0 <__exponent+0x5e>
 80055da:	f10d 0309 	add.w	r3, sp, #9
 80055de:	1a9b      	subs	r3, r3, r2
 80055e0:	42ac      	cmp	r4, r5
 80055e2:	bf88      	it	hi
 80055e4:	2300      	movhi	r3, #0
 80055e6:	3302      	adds	r3, #2
 80055e8:	4403      	add	r3, r0
 80055ea:	1a18      	subs	r0, r3, r0
 80055ec:	b003      	add	sp, #12
 80055ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80055f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80055f8:	e7ed      	b.n	80055d6 <__exponent+0x44>
 80055fa:	2330      	movs	r3, #48	@ 0x30
 80055fc:	3130      	adds	r1, #48	@ 0x30
 80055fe:	7083      	strb	r3, [r0, #2]
 8005600:	70c1      	strb	r1, [r0, #3]
 8005602:	1d03      	adds	r3, r0, #4
 8005604:	e7f1      	b.n	80055ea <__exponent+0x58>
	...

08005608 <_printf_float>:
 8005608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560c:	b08d      	sub	sp, #52	@ 0x34
 800560e:	460c      	mov	r4, r1
 8005610:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005614:	4616      	mov	r6, r2
 8005616:	461f      	mov	r7, r3
 8005618:	4605      	mov	r5, r0
 800561a:	f000 feef 	bl	80063fc <_localeconv_r>
 800561e:	6803      	ldr	r3, [r0, #0]
 8005620:	9304      	str	r3, [sp, #16]
 8005622:	4618      	mov	r0, r3
 8005624:	f7fa fe24 	bl	8000270 <strlen>
 8005628:	2300      	movs	r3, #0
 800562a:	930a      	str	r3, [sp, #40]	@ 0x28
 800562c:	f8d8 3000 	ldr.w	r3, [r8]
 8005630:	9005      	str	r0, [sp, #20]
 8005632:	3307      	adds	r3, #7
 8005634:	f023 0307 	bic.w	r3, r3, #7
 8005638:	f103 0208 	add.w	r2, r3, #8
 800563c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005640:	f8d4 b000 	ldr.w	fp, [r4]
 8005644:	f8c8 2000 	str.w	r2, [r8]
 8005648:	e9d3 8900 	ldrd	r8, r9, [r3]
 800564c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005650:	9307      	str	r3, [sp, #28]
 8005652:	f8cd 8018 	str.w	r8, [sp, #24]
 8005656:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800565a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800565e:	4b9c      	ldr	r3, [pc, #624]	@ (80058d0 <_printf_float+0x2c8>)
 8005660:	f04f 32ff 	mov.w	r2, #4294967295
 8005664:	f7fb fa62 	bl	8000b2c <__aeabi_dcmpun>
 8005668:	bb70      	cbnz	r0, 80056c8 <_printf_float+0xc0>
 800566a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800566e:	4b98      	ldr	r3, [pc, #608]	@ (80058d0 <_printf_float+0x2c8>)
 8005670:	f04f 32ff 	mov.w	r2, #4294967295
 8005674:	f7fb fa3c 	bl	8000af0 <__aeabi_dcmple>
 8005678:	bb30      	cbnz	r0, 80056c8 <_printf_float+0xc0>
 800567a:	2200      	movs	r2, #0
 800567c:	2300      	movs	r3, #0
 800567e:	4640      	mov	r0, r8
 8005680:	4649      	mov	r1, r9
 8005682:	f7fb fa2b 	bl	8000adc <__aeabi_dcmplt>
 8005686:	b110      	cbz	r0, 800568e <_printf_float+0x86>
 8005688:	232d      	movs	r3, #45	@ 0x2d
 800568a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800568e:	4a91      	ldr	r2, [pc, #580]	@ (80058d4 <_printf_float+0x2cc>)
 8005690:	4b91      	ldr	r3, [pc, #580]	@ (80058d8 <_printf_float+0x2d0>)
 8005692:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005696:	bf94      	ite	ls
 8005698:	4690      	movls	r8, r2
 800569a:	4698      	movhi	r8, r3
 800569c:	2303      	movs	r3, #3
 800569e:	6123      	str	r3, [r4, #16]
 80056a0:	f02b 0304 	bic.w	r3, fp, #4
 80056a4:	6023      	str	r3, [r4, #0]
 80056a6:	f04f 0900 	mov.w	r9, #0
 80056aa:	9700      	str	r7, [sp, #0]
 80056ac:	4633      	mov	r3, r6
 80056ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80056b0:	4621      	mov	r1, r4
 80056b2:	4628      	mov	r0, r5
 80056b4:	f000 f9d2 	bl	8005a5c <_printf_common>
 80056b8:	3001      	adds	r0, #1
 80056ba:	f040 808d 	bne.w	80057d8 <_printf_float+0x1d0>
 80056be:	f04f 30ff 	mov.w	r0, #4294967295
 80056c2:	b00d      	add	sp, #52	@ 0x34
 80056c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c8:	4642      	mov	r2, r8
 80056ca:	464b      	mov	r3, r9
 80056cc:	4640      	mov	r0, r8
 80056ce:	4649      	mov	r1, r9
 80056d0:	f7fb fa2c 	bl	8000b2c <__aeabi_dcmpun>
 80056d4:	b140      	cbz	r0, 80056e8 <_printf_float+0xe0>
 80056d6:	464b      	mov	r3, r9
 80056d8:	2b00      	cmp	r3, #0
 80056da:	bfbc      	itt	lt
 80056dc:	232d      	movlt	r3, #45	@ 0x2d
 80056de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80056e2:	4a7e      	ldr	r2, [pc, #504]	@ (80058dc <_printf_float+0x2d4>)
 80056e4:	4b7e      	ldr	r3, [pc, #504]	@ (80058e0 <_printf_float+0x2d8>)
 80056e6:	e7d4      	b.n	8005692 <_printf_float+0x8a>
 80056e8:	6863      	ldr	r3, [r4, #4]
 80056ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80056ee:	9206      	str	r2, [sp, #24]
 80056f0:	1c5a      	adds	r2, r3, #1
 80056f2:	d13b      	bne.n	800576c <_printf_float+0x164>
 80056f4:	2306      	movs	r3, #6
 80056f6:	6063      	str	r3, [r4, #4]
 80056f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80056fc:	2300      	movs	r3, #0
 80056fe:	6022      	str	r2, [r4, #0]
 8005700:	9303      	str	r3, [sp, #12]
 8005702:	ab0a      	add	r3, sp, #40	@ 0x28
 8005704:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005708:	ab09      	add	r3, sp, #36	@ 0x24
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	6861      	ldr	r1, [r4, #4]
 800570e:	ec49 8b10 	vmov	d0, r8, r9
 8005712:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005716:	4628      	mov	r0, r5
 8005718:	f7ff fed6 	bl	80054c8 <__cvt>
 800571c:	9b06      	ldr	r3, [sp, #24]
 800571e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005720:	2b47      	cmp	r3, #71	@ 0x47
 8005722:	4680      	mov	r8, r0
 8005724:	d129      	bne.n	800577a <_printf_float+0x172>
 8005726:	1cc8      	adds	r0, r1, #3
 8005728:	db02      	blt.n	8005730 <_printf_float+0x128>
 800572a:	6863      	ldr	r3, [r4, #4]
 800572c:	4299      	cmp	r1, r3
 800572e:	dd41      	ble.n	80057b4 <_printf_float+0x1ac>
 8005730:	f1aa 0a02 	sub.w	sl, sl, #2
 8005734:	fa5f fa8a 	uxtb.w	sl, sl
 8005738:	3901      	subs	r1, #1
 800573a:	4652      	mov	r2, sl
 800573c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005740:	9109      	str	r1, [sp, #36]	@ 0x24
 8005742:	f7ff ff26 	bl	8005592 <__exponent>
 8005746:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005748:	1813      	adds	r3, r2, r0
 800574a:	2a01      	cmp	r2, #1
 800574c:	4681      	mov	r9, r0
 800574e:	6123      	str	r3, [r4, #16]
 8005750:	dc02      	bgt.n	8005758 <_printf_float+0x150>
 8005752:	6822      	ldr	r2, [r4, #0]
 8005754:	07d2      	lsls	r2, r2, #31
 8005756:	d501      	bpl.n	800575c <_printf_float+0x154>
 8005758:	3301      	adds	r3, #1
 800575a:	6123      	str	r3, [r4, #16]
 800575c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0a2      	beq.n	80056aa <_printf_float+0xa2>
 8005764:	232d      	movs	r3, #45	@ 0x2d
 8005766:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800576a:	e79e      	b.n	80056aa <_printf_float+0xa2>
 800576c:	9a06      	ldr	r2, [sp, #24]
 800576e:	2a47      	cmp	r2, #71	@ 0x47
 8005770:	d1c2      	bne.n	80056f8 <_printf_float+0xf0>
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1c0      	bne.n	80056f8 <_printf_float+0xf0>
 8005776:	2301      	movs	r3, #1
 8005778:	e7bd      	b.n	80056f6 <_printf_float+0xee>
 800577a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800577e:	d9db      	bls.n	8005738 <_printf_float+0x130>
 8005780:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005784:	d118      	bne.n	80057b8 <_printf_float+0x1b0>
 8005786:	2900      	cmp	r1, #0
 8005788:	6863      	ldr	r3, [r4, #4]
 800578a:	dd0b      	ble.n	80057a4 <_printf_float+0x19c>
 800578c:	6121      	str	r1, [r4, #16]
 800578e:	b913      	cbnz	r3, 8005796 <_printf_float+0x18e>
 8005790:	6822      	ldr	r2, [r4, #0]
 8005792:	07d0      	lsls	r0, r2, #31
 8005794:	d502      	bpl.n	800579c <_printf_float+0x194>
 8005796:	3301      	adds	r3, #1
 8005798:	440b      	add	r3, r1
 800579a:	6123      	str	r3, [r4, #16]
 800579c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800579e:	f04f 0900 	mov.w	r9, #0
 80057a2:	e7db      	b.n	800575c <_printf_float+0x154>
 80057a4:	b913      	cbnz	r3, 80057ac <_printf_float+0x1a4>
 80057a6:	6822      	ldr	r2, [r4, #0]
 80057a8:	07d2      	lsls	r2, r2, #31
 80057aa:	d501      	bpl.n	80057b0 <_printf_float+0x1a8>
 80057ac:	3302      	adds	r3, #2
 80057ae:	e7f4      	b.n	800579a <_printf_float+0x192>
 80057b0:	2301      	movs	r3, #1
 80057b2:	e7f2      	b.n	800579a <_printf_float+0x192>
 80057b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80057b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057ba:	4299      	cmp	r1, r3
 80057bc:	db05      	blt.n	80057ca <_printf_float+0x1c2>
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	6121      	str	r1, [r4, #16]
 80057c2:	07d8      	lsls	r0, r3, #31
 80057c4:	d5ea      	bpl.n	800579c <_printf_float+0x194>
 80057c6:	1c4b      	adds	r3, r1, #1
 80057c8:	e7e7      	b.n	800579a <_printf_float+0x192>
 80057ca:	2900      	cmp	r1, #0
 80057cc:	bfd4      	ite	le
 80057ce:	f1c1 0202 	rsble	r2, r1, #2
 80057d2:	2201      	movgt	r2, #1
 80057d4:	4413      	add	r3, r2
 80057d6:	e7e0      	b.n	800579a <_printf_float+0x192>
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	055a      	lsls	r2, r3, #21
 80057dc:	d407      	bmi.n	80057ee <_printf_float+0x1e6>
 80057de:	6923      	ldr	r3, [r4, #16]
 80057e0:	4642      	mov	r2, r8
 80057e2:	4631      	mov	r1, r6
 80057e4:	4628      	mov	r0, r5
 80057e6:	47b8      	blx	r7
 80057e8:	3001      	adds	r0, #1
 80057ea:	d12b      	bne.n	8005844 <_printf_float+0x23c>
 80057ec:	e767      	b.n	80056be <_printf_float+0xb6>
 80057ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80057f2:	f240 80dd 	bls.w	80059b0 <_printf_float+0x3a8>
 80057f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80057fa:	2200      	movs	r2, #0
 80057fc:	2300      	movs	r3, #0
 80057fe:	f7fb f963 	bl	8000ac8 <__aeabi_dcmpeq>
 8005802:	2800      	cmp	r0, #0
 8005804:	d033      	beq.n	800586e <_printf_float+0x266>
 8005806:	4a37      	ldr	r2, [pc, #220]	@ (80058e4 <_printf_float+0x2dc>)
 8005808:	2301      	movs	r3, #1
 800580a:	4631      	mov	r1, r6
 800580c:	4628      	mov	r0, r5
 800580e:	47b8      	blx	r7
 8005810:	3001      	adds	r0, #1
 8005812:	f43f af54 	beq.w	80056be <_printf_float+0xb6>
 8005816:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800581a:	4543      	cmp	r3, r8
 800581c:	db02      	blt.n	8005824 <_printf_float+0x21c>
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	07d8      	lsls	r0, r3, #31
 8005822:	d50f      	bpl.n	8005844 <_printf_float+0x23c>
 8005824:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005828:	4631      	mov	r1, r6
 800582a:	4628      	mov	r0, r5
 800582c:	47b8      	blx	r7
 800582e:	3001      	adds	r0, #1
 8005830:	f43f af45 	beq.w	80056be <_printf_float+0xb6>
 8005834:	f04f 0900 	mov.w	r9, #0
 8005838:	f108 38ff 	add.w	r8, r8, #4294967295
 800583c:	f104 0a1a 	add.w	sl, r4, #26
 8005840:	45c8      	cmp	r8, r9
 8005842:	dc09      	bgt.n	8005858 <_printf_float+0x250>
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	079b      	lsls	r3, r3, #30
 8005848:	f100 8103 	bmi.w	8005a52 <_printf_float+0x44a>
 800584c:	68e0      	ldr	r0, [r4, #12]
 800584e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005850:	4298      	cmp	r0, r3
 8005852:	bfb8      	it	lt
 8005854:	4618      	movlt	r0, r3
 8005856:	e734      	b.n	80056c2 <_printf_float+0xba>
 8005858:	2301      	movs	r3, #1
 800585a:	4652      	mov	r2, sl
 800585c:	4631      	mov	r1, r6
 800585e:	4628      	mov	r0, r5
 8005860:	47b8      	blx	r7
 8005862:	3001      	adds	r0, #1
 8005864:	f43f af2b 	beq.w	80056be <_printf_float+0xb6>
 8005868:	f109 0901 	add.w	r9, r9, #1
 800586c:	e7e8      	b.n	8005840 <_printf_float+0x238>
 800586e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005870:	2b00      	cmp	r3, #0
 8005872:	dc39      	bgt.n	80058e8 <_printf_float+0x2e0>
 8005874:	4a1b      	ldr	r2, [pc, #108]	@ (80058e4 <_printf_float+0x2dc>)
 8005876:	2301      	movs	r3, #1
 8005878:	4631      	mov	r1, r6
 800587a:	4628      	mov	r0, r5
 800587c:	47b8      	blx	r7
 800587e:	3001      	adds	r0, #1
 8005880:	f43f af1d 	beq.w	80056be <_printf_float+0xb6>
 8005884:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005888:	ea59 0303 	orrs.w	r3, r9, r3
 800588c:	d102      	bne.n	8005894 <_printf_float+0x28c>
 800588e:	6823      	ldr	r3, [r4, #0]
 8005890:	07d9      	lsls	r1, r3, #31
 8005892:	d5d7      	bpl.n	8005844 <_printf_float+0x23c>
 8005894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005898:	4631      	mov	r1, r6
 800589a:	4628      	mov	r0, r5
 800589c:	47b8      	blx	r7
 800589e:	3001      	adds	r0, #1
 80058a0:	f43f af0d 	beq.w	80056be <_printf_float+0xb6>
 80058a4:	f04f 0a00 	mov.w	sl, #0
 80058a8:	f104 0b1a 	add.w	fp, r4, #26
 80058ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ae:	425b      	negs	r3, r3
 80058b0:	4553      	cmp	r3, sl
 80058b2:	dc01      	bgt.n	80058b8 <_printf_float+0x2b0>
 80058b4:	464b      	mov	r3, r9
 80058b6:	e793      	b.n	80057e0 <_printf_float+0x1d8>
 80058b8:	2301      	movs	r3, #1
 80058ba:	465a      	mov	r2, fp
 80058bc:	4631      	mov	r1, r6
 80058be:	4628      	mov	r0, r5
 80058c0:	47b8      	blx	r7
 80058c2:	3001      	adds	r0, #1
 80058c4:	f43f aefb 	beq.w	80056be <_printf_float+0xb6>
 80058c8:	f10a 0a01 	add.w	sl, sl, #1
 80058cc:	e7ee      	b.n	80058ac <_printf_float+0x2a4>
 80058ce:	bf00      	nop
 80058d0:	7fefffff 	.word	0x7fefffff
 80058d4:	08009c7b 	.word	0x08009c7b
 80058d8:	08009c7f 	.word	0x08009c7f
 80058dc:	08009c83 	.word	0x08009c83
 80058e0:	08009c87 	.word	0x08009c87
 80058e4:	08009c8b 	.word	0x08009c8b
 80058e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80058ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80058ee:	4553      	cmp	r3, sl
 80058f0:	bfa8      	it	ge
 80058f2:	4653      	movge	r3, sl
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	4699      	mov	r9, r3
 80058f8:	dc36      	bgt.n	8005968 <_printf_float+0x360>
 80058fa:	f04f 0b00 	mov.w	fp, #0
 80058fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005902:	f104 021a 	add.w	r2, r4, #26
 8005906:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005908:	9306      	str	r3, [sp, #24]
 800590a:	eba3 0309 	sub.w	r3, r3, r9
 800590e:	455b      	cmp	r3, fp
 8005910:	dc31      	bgt.n	8005976 <_printf_float+0x36e>
 8005912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005914:	459a      	cmp	sl, r3
 8005916:	dc3a      	bgt.n	800598e <_printf_float+0x386>
 8005918:	6823      	ldr	r3, [r4, #0]
 800591a:	07da      	lsls	r2, r3, #31
 800591c:	d437      	bmi.n	800598e <_printf_float+0x386>
 800591e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005920:	ebaa 0903 	sub.w	r9, sl, r3
 8005924:	9b06      	ldr	r3, [sp, #24]
 8005926:	ebaa 0303 	sub.w	r3, sl, r3
 800592a:	4599      	cmp	r9, r3
 800592c:	bfa8      	it	ge
 800592e:	4699      	movge	r9, r3
 8005930:	f1b9 0f00 	cmp.w	r9, #0
 8005934:	dc33      	bgt.n	800599e <_printf_float+0x396>
 8005936:	f04f 0800 	mov.w	r8, #0
 800593a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800593e:	f104 0b1a 	add.w	fp, r4, #26
 8005942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005944:	ebaa 0303 	sub.w	r3, sl, r3
 8005948:	eba3 0309 	sub.w	r3, r3, r9
 800594c:	4543      	cmp	r3, r8
 800594e:	f77f af79 	ble.w	8005844 <_printf_float+0x23c>
 8005952:	2301      	movs	r3, #1
 8005954:	465a      	mov	r2, fp
 8005956:	4631      	mov	r1, r6
 8005958:	4628      	mov	r0, r5
 800595a:	47b8      	blx	r7
 800595c:	3001      	adds	r0, #1
 800595e:	f43f aeae 	beq.w	80056be <_printf_float+0xb6>
 8005962:	f108 0801 	add.w	r8, r8, #1
 8005966:	e7ec      	b.n	8005942 <_printf_float+0x33a>
 8005968:	4642      	mov	r2, r8
 800596a:	4631      	mov	r1, r6
 800596c:	4628      	mov	r0, r5
 800596e:	47b8      	blx	r7
 8005970:	3001      	adds	r0, #1
 8005972:	d1c2      	bne.n	80058fa <_printf_float+0x2f2>
 8005974:	e6a3      	b.n	80056be <_printf_float+0xb6>
 8005976:	2301      	movs	r3, #1
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	9206      	str	r2, [sp, #24]
 800597e:	47b8      	blx	r7
 8005980:	3001      	adds	r0, #1
 8005982:	f43f ae9c 	beq.w	80056be <_printf_float+0xb6>
 8005986:	9a06      	ldr	r2, [sp, #24]
 8005988:	f10b 0b01 	add.w	fp, fp, #1
 800598c:	e7bb      	b.n	8005906 <_printf_float+0x2fe>
 800598e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005992:	4631      	mov	r1, r6
 8005994:	4628      	mov	r0, r5
 8005996:	47b8      	blx	r7
 8005998:	3001      	adds	r0, #1
 800599a:	d1c0      	bne.n	800591e <_printf_float+0x316>
 800599c:	e68f      	b.n	80056be <_printf_float+0xb6>
 800599e:	9a06      	ldr	r2, [sp, #24]
 80059a0:	464b      	mov	r3, r9
 80059a2:	4442      	add	r2, r8
 80059a4:	4631      	mov	r1, r6
 80059a6:	4628      	mov	r0, r5
 80059a8:	47b8      	blx	r7
 80059aa:	3001      	adds	r0, #1
 80059ac:	d1c3      	bne.n	8005936 <_printf_float+0x32e>
 80059ae:	e686      	b.n	80056be <_printf_float+0xb6>
 80059b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80059b4:	f1ba 0f01 	cmp.w	sl, #1
 80059b8:	dc01      	bgt.n	80059be <_printf_float+0x3b6>
 80059ba:	07db      	lsls	r3, r3, #31
 80059bc:	d536      	bpl.n	8005a2c <_printf_float+0x424>
 80059be:	2301      	movs	r3, #1
 80059c0:	4642      	mov	r2, r8
 80059c2:	4631      	mov	r1, r6
 80059c4:	4628      	mov	r0, r5
 80059c6:	47b8      	blx	r7
 80059c8:	3001      	adds	r0, #1
 80059ca:	f43f ae78 	beq.w	80056be <_printf_float+0xb6>
 80059ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059d2:	4631      	mov	r1, r6
 80059d4:	4628      	mov	r0, r5
 80059d6:	47b8      	blx	r7
 80059d8:	3001      	adds	r0, #1
 80059da:	f43f ae70 	beq.w	80056be <_printf_float+0xb6>
 80059de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059e2:	2200      	movs	r2, #0
 80059e4:	2300      	movs	r3, #0
 80059e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059ea:	f7fb f86d 	bl	8000ac8 <__aeabi_dcmpeq>
 80059ee:	b9c0      	cbnz	r0, 8005a22 <_printf_float+0x41a>
 80059f0:	4653      	mov	r3, sl
 80059f2:	f108 0201 	add.w	r2, r8, #1
 80059f6:	4631      	mov	r1, r6
 80059f8:	4628      	mov	r0, r5
 80059fa:	47b8      	blx	r7
 80059fc:	3001      	adds	r0, #1
 80059fe:	d10c      	bne.n	8005a1a <_printf_float+0x412>
 8005a00:	e65d      	b.n	80056be <_printf_float+0xb6>
 8005a02:	2301      	movs	r3, #1
 8005a04:	465a      	mov	r2, fp
 8005a06:	4631      	mov	r1, r6
 8005a08:	4628      	mov	r0, r5
 8005a0a:	47b8      	blx	r7
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	f43f ae56 	beq.w	80056be <_printf_float+0xb6>
 8005a12:	f108 0801 	add.w	r8, r8, #1
 8005a16:	45d0      	cmp	r8, sl
 8005a18:	dbf3      	blt.n	8005a02 <_printf_float+0x3fa>
 8005a1a:	464b      	mov	r3, r9
 8005a1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005a20:	e6df      	b.n	80057e2 <_printf_float+0x1da>
 8005a22:	f04f 0800 	mov.w	r8, #0
 8005a26:	f104 0b1a 	add.w	fp, r4, #26
 8005a2a:	e7f4      	b.n	8005a16 <_printf_float+0x40e>
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	4642      	mov	r2, r8
 8005a30:	e7e1      	b.n	80059f6 <_printf_float+0x3ee>
 8005a32:	2301      	movs	r3, #1
 8005a34:	464a      	mov	r2, r9
 8005a36:	4631      	mov	r1, r6
 8005a38:	4628      	mov	r0, r5
 8005a3a:	47b8      	blx	r7
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	f43f ae3e 	beq.w	80056be <_printf_float+0xb6>
 8005a42:	f108 0801 	add.w	r8, r8, #1
 8005a46:	68e3      	ldr	r3, [r4, #12]
 8005a48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a4a:	1a5b      	subs	r3, r3, r1
 8005a4c:	4543      	cmp	r3, r8
 8005a4e:	dcf0      	bgt.n	8005a32 <_printf_float+0x42a>
 8005a50:	e6fc      	b.n	800584c <_printf_float+0x244>
 8005a52:	f04f 0800 	mov.w	r8, #0
 8005a56:	f104 0919 	add.w	r9, r4, #25
 8005a5a:	e7f4      	b.n	8005a46 <_printf_float+0x43e>

08005a5c <_printf_common>:
 8005a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a60:	4616      	mov	r6, r2
 8005a62:	4698      	mov	r8, r3
 8005a64:	688a      	ldr	r2, [r1, #8]
 8005a66:	690b      	ldr	r3, [r1, #16]
 8005a68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	bfb8      	it	lt
 8005a70:	4613      	movlt	r3, r2
 8005a72:	6033      	str	r3, [r6, #0]
 8005a74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a78:	4607      	mov	r7, r0
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	b10a      	cbz	r2, 8005a82 <_printf_common+0x26>
 8005a7e:	3301      	adds	r3, #1
 8005a80:	6033      	str	r3, [r6, #0]
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	0699      	lsls	r1, r3, #26
 8005a86:	bf42      	ittt	mi
 8005a88:	6833      	ldrmi	r3, [r6, #0]
 8005a8a:	3302      	addmi	r3, #2
 8005a8c:	6033      	strmi	r3, [r6, #0]
 8005a8e:	6825      	ldr	r5, [r4, #0]
 8005a90:	f015 0506 	ands.w	r5, r5, #6
 8005a94:	d106      	bne.n	8005aa4 <_printf_common+0x48>
 8005a96:	f104 0a19 	add.w	sl, r4, #25
 8005a9a:	68e3      	ldr	r3, [r4, #12]
 8005a9c:	6832      	ldr	r2, [r6, #0]
 8005a9e:	1a9b      	subs	r3, r3, r2
 8005aa0:	42ab      	cmp	r3, r5
 8005aa2:	dc26      	bgt.n	8005af2 <_printf_common+0x96>
 8005aa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005aa8:	6822      	ldr	r2, [r4, #0]
 8005aaa:	3b00      	subs	r3, #0
 8005aac:	bf18      	it	ne
 8005aae:	2301      	movne	r3, #1
 8005ab0:	0692      	lsls	r2, r2, #26
 8005ab2:	d42b      	bmi.n	8005b0c <_printf_common+0xb0>
 8005ab4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ab8:	4641      	mov	r1, r8
 8005aba:	4638      	mov	r0, r7
 8005abc:	47c8      	blx	r9
 8005abe:	3001      	adds	r0, #1
 8005ac0:	d01e      	beq.n	8005b00 <_printf_common+0xa4>
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	6922      	ldr	r2, [r4, #16]
 8005ac6:	f003 0306 	and.w	r3, r3, #6
 8005aca:	2b04      	cmp	r3, #4
 8005acc:	bf02      	ittt	eq
 8005ace:	68e5      	ldreq	r5, [r4, #12]
 8005ad0:	6833      	ldreq	r3, [r6, #0]
 8005ad2:	1aed      	subeq	r5, r5, r3
 8005ad4:	68a3      	ldr	r3, [r4, #8]
 8005ad6:	bf0c      	ite	eq
 8005ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005adc:	2500      	movne	r5, #0
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	bfc4      	itt	gt
 8005ae2:	1a9b      	subgt	r3, r3, r2
 8005ae4:	18ed      	addgt	r5, r5, r3
 8005ae6:	2600      	movs	r6, #0
 8005ae8:	341a      	adds	r4, #26
 8005aea:	42b5      	cmp	r5, r6
 8005aec:	d11a      	bne.n	8005b24 <_printf_common+0xc8>
 8005aee:	2000      	movs	r0, #0
 8005af0:	e008      	b.n	8005b04 <_printf_common+0xa8>
 8005af2:	2301      	movs	r3, #1
 8005af4:	4652      	mov	r2, sl
 8005af6:	4641      	mov	r1, r8
 8005af8:	4638      	mov	r0, r7
 8005afa:	47c8      	blx	r9
 8005afc:	3001      	adds	r0, #1
 8005afe:	d103      	bne.n	8005b08 <_printf_common+0xac>
 8005b00:	f04f 30ff 	mov.w	r0, #4294967295
 8005b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b08:	3501      	adds	r5, #1
 8005b0a:	e7c6      	b.n	8005a9a <_printf_common+0x3e>
 8005b0c:	18e1      	adds	r1, r4, r3
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	2030      	movs	r0, #48	@ 0x30
 8005b12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b16:	4422      	add	r2, r4
 8005b18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b20:	3302      	adds	r3, #2
 8005b22:	e7c7      	b.n	8005ab4 <_printf_common+0x58>
 8005b24:	2301      	movs	r3, #1
 8005b26:	4622      	mov	r2, r4
 8005b28:	4641      	mov	r1, r8
 8005b2a:	4638      	mov	r0, r7
 8005b2c:	47c8      	blx	r9
 8005b2e:	3001      	adds	r0, #1
 8005b30:	d0e6      	beq.n	8005b00 <_printf_common+0xa4>
 8005b32:	3601      	adds	r6, #1
 8005b34:	e7d9      	b.n	8005aea <_printf_common+0x8e>
	...

08005b38 <_printf_i>:
 8005b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b3c:	7e0f      	ldrb	r7, [r1, #24]
 8005b3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b40:	2f78      	cmp	r7, #120	@ 0x78
 8005b42:	4691      	mov	r9, r2
 8005b44:	4680      	mov	r8, r0
 8005b46:	460c      	mov	r4, r1
 8005b48:	469a      	mov	sl, r3
 8005b4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b4e:	d807      	bhi.n	8005b60 <_printf_i+0x28>
 8005b50:	2f62      	cmp	r7, #98	@ 0x62
 8005b52:	d80a      	bhi.n	8005b6a <_printf_i+0x32>
 8005b54:	2f00      	cmp	r7, #0
 8005b56:	f000 80d2 	beq.w	8005cfe <_printf_i+0x1c6>
 8005b5a:	2f58      	cmp	r7, #88	@ 0x58
 8005b5c:	f000 80b9 	beq.w	8005cd2 <_printf_i+0x19a>
 8005b60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b68:	e03a      	b.n	8005be0 <_printf_i+0xa8>
 8005b6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b6e:	2b15      	cmp	r3, #21
 8005b70:	d8f6      	bhi.n	8005b60 <_printf_i+0x28>
 8005b72:	a101      	add	r1, pc, #4	@ (adr r1, 8005b78 <_printf_i+0x40>)
 8005b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b78:	08005bd1 	.word	0x08005bd1
 8005b7c:	08005be5 	.word	0x08005be5
 8005b80:	08005b61 	.word	0x08005b61
 8005b84:	08005b61 	.word	0x08005b61
 8005b88:	08005b61 	.word	0x08005b61
 8005b8c:	08005b61 	.word	0x08005b61
 8005b90:	08005be5 	.word	0x08005be5
 8005b94:	08005b61 	.word	0x08005b61
 8005b98:	08005b61 	.word	0x08005b61
 8005b9c:	08005b61 	.word	0x08005b61
 8005ba0:	08005b61 	.word	0x08005b61
 8005ba4:	08005ce5 	.word	0x08005ce5
 8005ba8:	08005c0f 	.word	0x08005c0f
 8005bac:	08005c9f 	.word	0x08005c9f
 8005bb0:	08005b61 	.word	0x08005b61
 8005bb4:	08005b61 	.word	0x08005b61
 8005bb8:	08005d07 	.word	0x08005d07
 8005bbc:	08005b61 	.word	0x08005b61
 8005bc0:	08005c0f 	.word	0x08005c0f
 8005bc4:	08005b61 	.word	0x08005b61
 8005bc8:	08005b61 	.word	0x08005b61
 8005bcc:	08005ca7 	.word	0x08005ca7
 8005bd0:	6833      	ldr	r3, [r6, #0]
 8005bd2:	1d1a      	adds	r2, r3, #4
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6032      	str	r2, [r6, #0]
 8005bd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005be0:	2301      	movs	r3, #1
 8005be2:	e09d      	b.n	8005d20 <_printf_i+0x1e8>
 8005be4:	6833      	ldr	r3, [r6, #0]
 8005be6:	6820      	ldr	r0, [r4, #0]
 8005be8:	1d19      	adds	r1, r3, #4
 8005bea:	6031      	str	r1, [r6, #0]
 8005bec:	0606      	lsls	r6, r0, #24
 8005bee:	d501      	bpl.n	8005bf4 <_printf_i+0xbc>
 8005bf0:	681d      	ldr	r5, [r3, #0]
 8005bf2:	e003      	b.n	8005bfc <_printf_i+0xc4>
 8005bf4:	0645      	lsls	r5, r0, #25
 8005bf6:	d5fb      	bpl.n	8005bf0 <_printf_i+0xb8>
 8005bf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005bfc:	2d00      	cmp	r5, #0
 8005bfe:	da03      	bge.n	8005c08 <_printf_i+0xd0>
 8005c00:	232d      	movs	r3, #45	@ 0x2d
 8005c02:	426d      	negs	r5, r5
 8005c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c08:	4859      	ldr	r0, [pc, #356]	@ (8005d70 <_printf_i+0x238>)
 8005c0a:	230a      	movs	r3, #10
 8005c0c:	e011      	b.n	8005c32 <_printf_i+0xfa>
 8005c0e:	6821      	ldr	r1, [r4, #0]
 8005c10:	6833      	ldr	r3, [r6, #0]
 8005c12:	0608      	lsls	r0, r1, #24
 8005c14:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c18:	d402      	bmi.n	8005c20 <_printf_i+0xe8>
 8005c1a:	0649      	lsls	r1, r1, #25
 8005c1c:	bf48      	it	mi
 8005c1e:	b2ad      	uxthmi	r5, r5
 8005c20:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c22:	4853      	ldr	r0, [pc, #332]	@ (8005d70 <_printf_i+0x238>)
 8005c24:	6033      	str	r3, [r6, #0]
 8005c26:	bf14      	ite	ne
 8005c28:	230a      	movne	r3, #10
 8005c2a:	2308      	moveq	r3, #8
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c32:	6866      	ldr	r6, [r4, #4]
 8005c34:	60a6      	str	r6, [r4, #8]
 8005c36:	2e00      	cmp	r6, #0
 8005c38:	bfa2      	ittt	ge
 8005c3a:	6821      	ldrge	r1, [r4, #0]
 8005c3c:	f021 0104 	bicge.w	r1, r1, #4
 8005c40:	6021      	strge	r1, [r4, #0]
 8005c42:	b90d      	cbnz	r5, 8005c48 <_printf_i+0x110>
 8005c44:	2e00      	cmp	r6, #0
 8005c46:	d04b      	beq.n	8005ce0 <_printf_i+0x1a8>
 8005c48:	4616      	mov	r6, r2
 8005c4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c4e:	fb03 5711 	mls	r7, r3, r1, r5
 8005c52:	5dc7      	ldrb	r7, [r0, r7]
 8005c54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c58:	462f      	mov	r7, r5
 8005c5a:	42bb      	cmp	r3, r7
 8005c5c:	460d      	mov	r5, r1
 8005c5e:	d9f4      	bls.n	8005c4a <_printf_i+0x112>
 8005c60:	2b08      	cmp	r3, #8
 8005c62:	d10b      	bne.n	8005c7c <_printf_i+0x144>
 8005c64:	6823      	ldr	r3, [r4, #0]
 8005c66:	07df      	lsls	r7, r3, #31
 8005c68:	d508      	bpl.n	8005c7c <_printf_i+0x144>
 8005c6a:	6923      	ldr	r3, [r4, #16]
 8005c6c:	6861      	ldr	r1, [r4, #4]
 8005c6e:	4299      	cmp	r1, r3
 8005c70:	bfde      	ittt	le
 8005c72:	2330      	movle	r3, #48	@ 0x30
 8005c74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c7c:	1b92      	subs	r2, r2, r6
 8005c7e:	6122      	str	r2, [r4, #16]
 8005c80:	f8cd a000 	str.w	sl, [sp]
 8005c84:	464b      	mov	r3, r9
 8005c86:	aa03      	add	r2, sp, #12
 8005c88:	4621      	mov	r1, r4
 8005c8a:	4640      	mov	r0, r8
 8005c8c:	f7ff fee6 	bl	8005a5c <_printf_common>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d14a      	bne.n	8005d2a <_printf_i+0x1f2>
 8005c94:	f04f 30ff 	mov.w	r0, #4294967295
 8005c98:	b004      	add	sp, #16
 8005c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	f043 0320 	orr.w	r3, r3, #32
 8005ca4:	6023      	str	r3, [r4, #0]
 8005ca6:	4833      	ldr	r0, [pc, #204]	@ (8005d74 <_printf_i+0x23c>)
 8005ca8:	2778      	movs	r7, #120	@ 0x78
 8005caa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cae:	6823      	ldr	r3, [r4, #0]
 8005cb0:	6831      	ldr	r1, [r6, #0]
 8005cb2:	061f      	lsls	r7, r3, #24
 8005cb4:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cb8:	d402      	bmi.n	8005cc0 <_printf_i+0x188>
 8005cba:	065f      	lsls	r7, r3, #25
 8005cbc:	bf48      	it	mi
 8005cbe:	b2ad      	uxthmi	r5, r5
 8005cc0:	6031      	str	r1, [r6, #0]
 8005cc2:	07d9      	lsls	r1, r3, #31
 8005cc4:	bf44      	itt	mi
 8005cc6:	f043 0320 	orrmi.w	r3, r3, #32
 8005cca:	6023      	strmi	r3, [r4, #0]
 8005ccc:	b11d      	cbz	r5, 8005cd6 <_printf_i+0x19e>
 8005cce:	2310      	movs	r3, #16
 8005cd0:	e7ac      	b.n	8005c2c <_printf_i+0xf4>
 8005cd2:	4827      	ldr	r0, [pc, #156]	@ (8005d70 <_printf_i+0x238>)
 8005cd4:	e7e9      	b.n	8005caa <_printf_i+0x172>
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	f023 0320 	bic.w	r3, r3, #32
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	e7f6      	b.n	8005cce <_printf_i+0x196>
 8005ce0:	4616      	mov	r6, r2
 8005ce2:	e7bd      	b.n	8005c60 <_printf_i+0x128>
 8005ce4:	6833      	ldr	r3, [r6, #0]
 8005ce6:	6825      	ldr	r5, [r4, #0]
 8005ce8:	6961      	ldr	r1, [r4, #20]
 8005cea:	1d18      	adds	r0, r3, #4
 8005cec:	6030      	str	r0, [r6, #0]
 8005cee:	062e      	lsls	r6, r5, #24
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	d501      	bpl.n	8005cf8 <_printf_i+0x1c0>
 8005cf4:	6019      	str	r1, [r3, #0]
 8005cf6:	e002      	b.n	8005cfe <_printf_i+0x1c6>
 8005cf8:	0668      	lsls	r0, r5, #25
 8005cfa:	d5fb      	bpl.n	8005cf4 <_printf_i+0x1bc>
 8005cfc:	8019      	strh	r1, [r3, #0]
 8005cfe:	2300      	movs	r3, #0
 8005d00:	6123      	str	r3, [r4, #16]
 8005d02:	4616      	mov	r6, r2
 8005d04:	e7bc      	b.n	8005c80 <_printf_i+0x148>
 8005d06:	6833      	ldr	r3, [r6, #0]
 8005d08:	1d1a      	adds	r2, r3, #4
 8005d0a:	6032      	str	r2, [r6, #0]
 8005d0c:	681e      	ldr	r6, [r3, #0]
 8005d0e:	6862      	ldr	r2, [r4, #4]
 8005d10:	2100      	movs	r1, #0
 8005d12:	4630      	mov	r0, r6
 8005d14:	f7fa fa5c 	bl	80001d0 <memchr>
 8005d18:	b108      	cbz	r0, 8005d1e <_printf_i+0x1e6>
 8005d1a:	1b80      	subs	r0, r0, r6
 8005d1c:	6060      	str	r0, [r4, #4]
 8005d1e:	6863      	ldr	r3, [r4, #4]
 8005d20:	6123      	str	r3, [r4, #16]
 8005d22:	2300      	movs	r3, #0
 8005d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d28:	e7aa      	b.n	8005c80 <_printf_i+0x148>
 8005d2a:	6923      	ldr	r3, [r4, #16]
 8005d2c:	4632      	mov	r2, r6
 8005d2e:	4649      	mov	r1, r9
 8005d30:	4640      	mov	r0, r8
 8005d32:	47d0      	blx	sl
 8005d34:	3001      	adds	r0, #1
 8005d36:	d0ad      	beq.n	8005c94 <_printf_i+0x15c>
 8005d38:	6823      	ldr	r3, [r4, #0]
 8005d3a:	079b      	lsls	r3, r3, #30
 8005d3c:	d413      	bmi.n	8005d66 <_printf_i+0x22e>
 8005d3e:	68e0      	ldr	r0, [r4, #12]
 8005d40:	9b03      	ldr	r3, [sp, #12]
 8005d42:	4298      	cmp	r0, r3
 8005d44:	bfb8      	it	lt
 8005d46:	4618      	movlt	r0, r3
 8005d48:	e7a6      	b.n	8005c98 <_printf_i+0x160>
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	4632      	mov	r2, r6
 8005d4e:	4649      	mov	r1, r9
 8005d50:	4640      	mov	r0, r8
 8005d52:	47d0      	blx	sl
 8005d54:	3001      	adds	r0, #1
 8005d56:	d09d      	beq.n	8005c94 <_printf_i+0x15c>
 8005d58:	3501      	adds	r5, #1
 8005d5a:	68e3      	ldr	r3, [r4, #12]
 8005d5c:	9903      	ldr	r1, [sp, #12]
 8005d5e:	1a5b      	subs	r3, r3, r1
 8005d60:	42ab      	cmp	r3, r5
 8005d62:	dcf2      	bgt.n	8005d4a <_printf_i+0x212>
 8005d64:	e7eb      	b.n	8005d3e <_printf_i+0x206>
 8005d66:	2500      	movs	r5, #0
 8005d68:	f104 0619 	add.w	r6, r4, #25
 8005d6c:	e7f5      	b.n	8005d5a <_printf_i+0x222>
 8005d6e:	bf00      	nop
 8005d70:	08009c8d 	.word	0x08009c8d
 8005d74:	08009c9e 	.word	0x08009c9e

08005d78 <_scanf_float>:
 8005d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d7c:	b087      	sub	sp, #28
 8005d7e:	4617      	mov	r7, r2
 8005d80:	9303      	str	r3, [sp, #12]
 8005d82:	688b      	ldr	r3, [r1, #8]
 8005d84:	1e5a      	subs	r2, r3, #1
 8005d86:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005d8a:	bf81      	itttt	hi
 8005d8c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005d90:	eb03 0b05 	addhi.w	fp, r3, r5
 8005d94:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005d98:	608b      	strhi	r3, [r1, #8]
 8005d9a:	680b      	ldr	r3, [r1, #0]
 8005d9c:	460a      	mov	r2, r1
 8005d9e:	f04f 0500 	mov.w	r5, #0
 8005da2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005da6:	f842 3b1c 	str.w	r3, [r2], #28
 8005daa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005dae:	4680      	mov	r8, r0
 8005db0:	460c      	mov	r4, r1
 8005db2:	bf98      	it	ls
 8005db4:	f04f 0b00 	movls.w	fp, #0
 8005db8:	9201      	str	r2, [sp, #4]
 8005dba:	4616      	mov	r6, r2
 8005dbc:	46aa      	mov	sl, r5
 8005dbe:	46a9      	mov	r9, r5
 8005dc0:	9502      	str	r5, [sp, #8]
 8005dc2:	68a2      	ldr	r2, [r4, #8]
 8005dc4:	b152      	cbz	r2, 8005ddc <_scanf_float+0x64>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	2b4e      	cmp	r3, #78	@ 0x4e
 8005dcc:	d864      	bhi.n	8005e98 <_scanf_float+0x120>
 8005dce:	2b40      	cmp	r3, #64	@ 0x40
 8005dd0:	d83c      	bhi.n	8005e4c <_scanf_float+0xd4>
 8005dd2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005dd6:	b2c8      	uxtb	r0, r1
 8005dd8:	280e      	cmp	r0, #14
 8005dda:	d93a      	bls.n	8005e52 <_scanf_float+0xda>
 8005ddc:	f1b9 0f00 	cmp.w	r9, #0
 8005de0:	d003      	beq.n	8005dea <_scanf_float+0x72>
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005de8:	6023      	str	r3, [r4, #0]
 8005dea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005dee:	f1ba 0f01 	cmp.w	sl, #1
 8005df2:	f200 8117 	bhi.w	8006024 <_scanf_float+0x2ac>
 8005df6:	9b01      	ldr	r3, [sp, #4]
 8005df8:	429e      	cmp	r6, r3
 8005dfa:	f200 8108 	bhi.w	800600e <_scanf_float+0x296>
 8005dfe:	2001      	movs	r0, #1
 8005e00:	b007      	add	sp, #28
 8005e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e06:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005e0a:	2a0d      	cmp	r2, #13
 8005e0c:	d8e6      	bhi.n	8005ddc <_scanf_float+0x64>
 8005e0e:	a101      	add	r1, pc, #4	@ (adr r1, 8005e14 <_scanf_float+0x9c>)
 8005e10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005e14:	08005f5b 	.word	0x08005f5b
 8005e18:	08005ddd 	.word	0x08005ddd
 8005e1c:	08005ddd 	.word	0x08005ddd
 8005e20:	08005ddd 	.word	0x08005ddd
 8005e24:	08005fbb 	.word	0x08005fbb
 8005e28:	08005f93 	.word	0x08005f93
 8005e2c:	08005ddd 	.word	0x08005ddd
 8005e30:	08005ddd 	.word	0x08005ddd
 8005e34:	08005f69 	.word	0x08005f69
 8005e38:	08005ddd 	.word	0x08005ddd
 8005e3c:	08005ddd 	.word	0x08005ddd
 8005e40:	08005ddd 	.word	0x08005ddd
 8005e44:	08005ddd 	.word	0x08005ddd
 8005e48:	08005f21 	.word	0x08005f21
 8005e4c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005e50:	e7db      	b.n	8005e0a <_scanf_float+0x92>
 8005e52:	290e      	cmp	r1, #14
 8005e54:	d8c2      	bhi.n	8005ddc <_scanf_float+0x64>
 8005e56:	a001      	add	r0, pc, #4	@ (adr r0, 8005e5c <_scanf_float+0xe4>)
 8005e58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005e5c:	08005f11 	.word	0x08005f11
 8005e60:	08005ddd 	.word	0x08005ddd
 8005e64:	08005f11 	.word	0x08005f11
 8005e68:	08005fa7 	.word	0x08005fa7
 8005e6c:	08005ddd 	.word	0x08005ddd
 8005e70:	08005eb9 	.word	0x08005eb9
 8005e74:	08005ef7 	.word	0x08005ef7
 8005e78:	08005ef7 	.word	0x08005ef7
 8005e7c:	08005ef7 	.word	0x08005ef7
 8005e80:	08005ef7 	.word	0x08005ef7
 8005e84:	08005ef7 	.word	0x08005ef7
 8005e88:	08005ef7 	.word	0x08005ef7
 8005e8c:	08005ef7 	.word	0x08005ef7
 8005e90:	08005ef7 	.word	0x08005ef7
 8005e94:	08005ef7 	.word	0x08005ef7
 8005e98:	2b6e      	cmp	r3, #110	@ 0x6e
 8005e9a:	d809      	bhi.n	8005eb0 <_scanf_float+0x138>
 8005e9c:	2b60      	cmp	r3, #96	@ 0x60
 8005e9e:	d8b2      	bhi.n	8005e06 <_scanf_float+0x8e>
 8005ea0:	2b54      	cmp	r3, #84	@ 0x54
 8005ea2:	d07b      	beq.n	8005f9c <_scanf_float+0x224>
 8005ea4:	2b59      	cmp	r3, #89	@ 0x59
 8005ea6:	d199      	bne.n	8005ddc <_scanf_float+0x64>
 8005ea8:	2d07      	cmp	r5, #7
 8005eaa:	d197      	bne.n	8005ddc <_scanf_float+0x64>
 8005eac:	2508      	movs	r5, #8
 8005eae:	e02c      	b.n	8005f0a <_scanf_float+0x192>
 8005eb0:	2b74      	cmp	r3, #116	@ 0x74
 8005eb2:	d073      	beq.n	8005f9c <_scanf_float+0x224>
 8005eb4:	2b79      	cmp	r3, #121	@ 0x79
 8005eb6:	e7f6      	b.n	8005ea6 <_scanf_float+0x12e>
 8005eb8:	6821      	ldr	r1, [r4, #0]
 8005eba:	05c8      	lsls	r0, r1, #23
 8005ebc:	d51b      	bpl.n	8005ef6 <_scanf_float+0x17e>
 8005ebe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005ec2:	6021      	str	r1, [r4, #0]
 8005ec4:	f109 0901 	add.w	r9, r9, #1
 8005ec8:	f1bb 0f00 	cmp.w	fp, #0
 8005ecc:	d003      	beq.n	8005ed6 <_scanf_float+0x15e>
 8005ece:	3201      	adds	r2, #1
 8005ed0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ed4:	60a2      	str	r2, [r4, #8]
 8005ed6:	68a3      	ldr	r3, [r4, #8]
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	60a3      	str	r3, [r4, #8]
 8005edc:	6923      	ldr	r3, [r4, #16]
 8005ede:	3301      	adds	r3, #1
 8005ee0:	6123      	str	r3, [r4, #16]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	607b      	str	r3, [r7, #4]
 8005eea:	f340 8087 	ble.w	8005ffc <_scanf_float+0x284>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	603b      	str	r3, [r7, #0]
 8005ef4:	e765      	b.n	8005dc2 <_scanf_float+0x4a>
 8005ef6:	eb1a 0105 	adds.w	r1, sl, r5
 8005efa:	f47f af6f 	bne.w	8005ddc <_scanf_float+0x64>
 8005efe:	6822      	ldr	r2, [r4, #0]
 8005f00:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005f04:	6022      	str	r2, [r4, #0]
 8005f06:	460d      	mov	r5, r1
 8005f08:	468a      	mov	sl, r1
 8005f0a:	f806 3b01 	strb.w	r3, [r6], #1
 8005f0e:	e7e2      	b.n	8005ed6 <_scanf_float+0x15e>
 8005f10:	6822      	ldr	r2, [r4, #0]
 8005f12:	0610      	lsls	r0, r2, #24
 8005f14:	f57f af62 	bpl.w	8005ddc <_scanf_float+0x64>
 8005f18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f1c:	6022      	str	r2, [r4, #0]
 8005f1e:	e7f4      	b.n	8005f0a <_scanf_float+0x192>
 8005f20:	f1ba 0f00 	cmp.w	sl, #0
 8005f24:	d10e      	bne.n	8005f44 <_scanf_float+0x1cc>
 8005f26:	f1b9 0f00 	cmp.w	r9, #0
 8005f2a:	d10e      	bne.n	8005f4a <_scanf_float+0x1d2>
 8005f2c:	6822      	ldr	r2, [r4, #0]
 8005f2e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005f32:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005f36:	d108      	bne.n	8005f4a <_scanf_float+0x1d2>
 8005f38:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005f3c:	6022      	str	r2, [r4, #0]
 8005f3e:	f04f 0a01 	mov.w	sl, #1
 8005f42:	e7e2      	b.n	8005f0a <_scanf_float+0x192>
 8005f44:	f1ba 0f02 	cmp.w	sl, #2
 8005f48:	d055      	beq.n	8005ff6 <_scanf_float+0x27e>
 8005f4a:	2d01      	cmp	r5, #1
 8005f4c:	d002      	beq.n	8005f54 <_scanf_float+0x1dc>
 8005f4e:	2d04      	cmp	r5, #4
 8005f50:	f47f af44 	bne.w	8005ddc <_scanf_float+0x64>
 8005f54:	3501      	adds	r5, #1
 8005f56:	b2ed      	uxtb	r5, r5
 8005f58:	e7d7      	b.n	8005f0a <_scanf_float+0x192>
 8005f5a:	f1ba 0f01 	cmp.w	sl, #1
 8005f5e:	f47f af3d 	bne.w	8005ddc <_scanf_float+0x64>
 8005f62:	f04f 0a02 	mov.w	sl, #2
 8005f66:	e7d0      	b.n	8005f0a <_scanf_float+0x192>
 8005f68:	b97d      	cbnz	r5, 8005f8a <_scanf_float+0x212>
 8005f6a:	f1b9 0f00 	cmp.w	r9, #0
 8005f6e:	f47f af38 	bne.w	8005de2 <_scanf_float+0x6a>
 8005f72:	6822      	ldr	r2, [r4, #0]
 8005f74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005f78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005f7c:	f040 8108 	bne.w	8006190 <_scanf_float+0x418>
 8005f80:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005f84:	6022      	str	r2, [r4, #0]
 8005f86:	2501      	movs	r5, #1
 8005f88:	e7bf      	b.n	8005f0a <_scanf_float+0x192>
 8005f8a:	2d03      	cmp	r5, #3
 8005f8c:	d0e2      	beq.n	8005f54 <_scanf_float+0x1dc>
 8005f8e:	2d05      	cmp	r5, #5
 8005f90:	e7de      	b.n	8005f50 <_scanf_float+0x1d8>
 8005f92:	2d02      	cmp	r5, #2
 8005f94:	f47f af22 	bne.w	8005ddc <_scanf_float+0x64>
 8005f98:	2503      	movs	r5, #3
 8005f9a:	e7b6      	b.n	8005f0a <_scanf_float+0x192>
 8005f9c:	2d06      	cmp	r5, #6
 8005f9e:	f47f af1d 	bne.w	8005ddc <_scanf_float+0x64>
 8005fa2:	2507      	movs	r5, #7
 8005fa4:	e7b1      	b.n	8005f0a <_scanf_float+0x192>
 8005fa6:	6822      	ldr	r2, [r4, #0]
 8005fa8:	0591      	lsls	r1, r2, #22
 8005faa:	f57f af17 	bpl.w	8005ddc <_scanf_float+0x64>
 8005fae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005fb2:	6022      	str	r2, [r4, #0]
 8005fb4:	f8cd 9008 	str.w	r9, [sp, #8]
 8005fb8:	e7a7      	b.n	8005f0a <_scanf_float+0x192>
 8005fba:	6822      	ldr	r2, [r4, #0]
 8005fbc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005fc0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005fc4:	d006      	beq.n	8005fd4 <_scanf_float+0x25c>
 8005fc6:	0550      	lsls	r0, r2, #21
 8005fc8:	f57f af08 	bpl.w	8005ddc <_scanf_float+0x64>
 8005fcc:	f1b9 0f00 	cmp.w	r9, #0
 8005fd0:	f000 80de 	beq.w	8006190 <_scanf_float+0x418>
 8005fd4:	0591      	lsls	r1, r2, #22
 8005fd6:	bf58      	it	pl
 8005fd8:	9902      	ldrpl	r1, [sp, #8]
 8005fda:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005fde:	bf58      	it	pl
 8005fe0:	eba9 0101 	subpl.w	r1, r9, r1
 8005fe4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005fe8:	bf58      	it	pl
 8005fea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005fee:	6022      	str	r2, [r4, #0]
 8005ff0:	f04f 0900 	mov.w	r9, #0
 8005ff4:	e789      	b.n	8005f0a <_scanf_float+0x192>
 8005ff6:	f04f 0a03 	mov.w	sl, #3
 8005ffa:	e786      	b.n	8005f0a <_scanf_float+0x192>
 8005ffc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006000:	4639      	mov	r1, r7
 8006002:	4640      	mov	r0, r8
 8006004:	4798      	blx	r3
 8006006:	2800      	cmp	r0, #0
 8006008:	f43f aedb 	beq.w	8005dc2 <_scanf_float+0x4a>
 800600c:	e6e6      	b.n	8005ddc <_scanf_float+0x64>
 800600e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006012:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006016:	463a      	mov	r2, r7
 8006018:	4640      	mov	r0, r8
 800601a:	4798      	blx	r3
 800601c:	6923      	ldr	r3, [r4, #16]
 800601e:	3b01      	subs	r3, #1
 8006020:	6123      	str	r3, [r4, #16]
 8006022:	e6e8      	b.n	8005df6 <_scanf_float+0x7e>
 8006024:	1e6b      	subs	r3, r5, #1
 8006026:	2b06      	cmp	r3, #6
 8006028:	d824      	bhi.n	8006074 <_scanf_float+0x2fc>
 800602a:	2d02      	cmp	r5, #2
 800602c:	d836      	bhi.n	800609c <_scanf_float+0x324>
 800602e:	9b01      	ldr	r3, [sp, #4]
 8006030:	429e      	cmp	r6, r3
 8006032:	f67f aee4 	bls.w	8005dfe <_scanf_float+0x86>
 8006036:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800603a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800603e:	463a      	mov	r2, r7
 8006040:	4640      	mov	r0, r8
 8006042:	4798      	blx	r3
 8006044:	6923      	ldr	r3, [r4, #16]
 8006046:	3b01      	subs	r3, #1
 8006048:	6123      	str	r3, [r4, #16]
 800604a:	e7f0      	b.n	800602e <_scanf_float+0x2b6>
 800604c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006050:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006054:	463a      	mov	r2, r7
 8006056:	4640      	mov	r0, r8
 8006058:	4798      	blx	r3
 800605a:	6923      	ldr	r3, [r4, #16]
 800605c:	3b01      	subs	r3, #1
 800605e:	6123      	str	r3, [r4, #16]
 8006060:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006064:	fa5f fa8a 	uxtb.w	sl, sl
 8006068:	f1ba 0f02 	cmp.w	sl, #2
 800606c:	d1ee      	bne.n	800604c <_scanf_float+0x2d4>
 800606e:	3d03      	subs	r5, #3
 8006070:	b2ed      	uxtb	r5, r5
 8006072:	1b76      	subs	r6, r6, r5
 8006074:	6823      	ldr	r3, [r4, #0]
 8006076:	05da      	lsls	r2, r3, #23
 8006078:	d530      	bpl.n	80060dc <_scanf_float+0x364>
 800607a:	055b      	lsls	r3, r3, #21
 800607c:	d511      	bpl.n	80060a2 <_scanf_float+0x32a>
 800607e:	9b01      	ldr	r3, [sp, #4]
 8006080:	429e      	cmp	r6, r3
 8006082:	f67f aebc 	bls.w	8005dfe <_scanf_float+0x86>
 8006086:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800608a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800608e:	463a      	mov	r2, r7
 8006090:	4640      	mov	r0, r8
 8006092:	4798      	blx	r3
 8006094:	6923      	ldr	r3, [r4, #16]
 8006096:	3b01      	subs	r3, #1
 8006098:	6123      	str	r3, [r4, #16]
 800609a:	e7f0      	b.n	800607e <_scanf_float+0x306>
 800609c:	46aa      	mov	sl, r5
 800609e:	46b3      	mov	fp, r6
 80060a0:	e7de      	b.n	8006060 <_scanf_float+0x2e8>
 80060a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80060a6:	6923      	ldr	r3, [r4, #16]
 80060a8:	2965      	cmp	r1, #101	@ 0x65
 80060aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80060ae:	f106 35ff 	add.w	r5, r6, #4294967295
 80060b2:	6123      	str	r3, [r4, #16]
 80060b4:	d00c      	beq.n	80060d0 <_scanf_float+0x358>
 80060b6:	2945      	cmp	r1, #69	@ 0x45
 80060b8:	d00a      	beq.n	80060d0 <_scanf_float+0x358>
 80060ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80060be:	463a      	mov	r2, r7
 80060c0:	4640      	mov	r0, r8
 80060c2:	4798      	blx	r3
 80060c4:	6923      	ldr	r3, [r4, #16]
 80060c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80060ca:	3b01      	subs	r3, #1
 80060cc:	1eb5      	subs	r5, r6, #2
 80060ce:	6123      	str	r3, [r4, #16]
 80060d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80060d4:	463a      	mov	r2, r7
 80060d6:	4640      	mov	r0, r8
 80060d8:	4798      	blx	r3
 80060da:	462e      	mov	r6, r5
 80060dc:	6822      	ldr	r2, [r4, #0]
 80060de:	f012 0210 	ands.w	r2, r2, #16
 80060e2:	d001      	beq.n	80060e8 <_scanf_float+0x370>
 80060e4:	2000      	movs	r0, #0
 80060e6:	e68b      	b.n	8005e00 <_scanf_float+0x88>
 80060e8:	7032      	strb	r2, [r6, #0]
 80060ea:	6823      	ldr	r3, [r4, #0]
 80060ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80060f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f4:	d11c      	bne.n	8006130 <_scanf_float+0x3b8>
 80060f6:	9b02      	ldr	r3, [sp, #8]
 80060f8:	454b      	cmp	r3, r9
 80060fa:	eba3 0209 	sub.w	r2, r3, r9
 80060fe:	d123      	bne.n	8006148 <_scanf_float+0x3d0>
 8006100:	9901      	ldr	r1, [sp, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	4640      	mov	r0, r8
 8006106:	f002 fc17 	bl	8008938 <_strtod_r>
 800610a:	9b03      	ldr	r3, [sp, #12]
 800610c:	6821      	ldr	r1, [r4, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f011 0f02 	tst.w	r1, #2
 8006114:	ec57 6b10 	vmov	r6, r7, d0
 8006118:	f103 0204 	add.w	r2, r3, #4
 800611c:	d01f      	beq.n	800615e <_scanf_float+0x3e6>
 800611e:	9903      	ldr	r1, [sp, #12]
 8006120:	600a      	str	r2, [r1, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	e9c3 6700 	strd	r6, r7, [r3]
 8006128:	68e3      	ldr	r3, [r4, #12]
 800612a:	3301      	adds	r3, #1
 800612c:	60e3      	str	r3, [r4, #12]
 800612e:	e7d9      	b.n	80060e4 <_scanf_float+0x36c>
 8006130:	9b04      	ldr	r3, [sp, #16]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0e4      	beq.n	8006100 <_scanf_float+0x388>
 8006136:	9905      	ldr	r1, [sp, #20]
 8006138:	230a      	movs	r3, #10
 800613a:	3101      	adds	r1, #1
 800613c:	4640      	mov	r0, r8
 800613e:	f002 fc7b 	bl	8008a38 <_strtol_r>
 8006142:	9b04      	ldr	r3, [sp, #16]
 8006144:	9e05      	ldr	r6, [sp, #20]
 8006146:	1ac2      	subs	r2, r0, r3
 8006148:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800614c:	429e      	cmp	r6, r3
 800614e:	bf28      	it	cs
 8006150:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006154:	4910      	ldr	r1, [pc, #64]	@ (8006198 <_scanf_float+0x420>)
 8006156:	4630      	mov	r0, r6
 8006158:	f000 f8e4 	bl	8006324 <siprintf>
 800615c:	e7d0      	b.n	8006100 <_scanf_float+0x388>
 800615e:	f011 0f04 	tst.w	r1, #4
 8006162:	9903      	ldr	r1, [sp, #12]
 8006164:	600a      	str	r2, [r1, #0]
 8006166:	d1dc      	bne.n	8006122 <_scanf_float+0x3aa>
 8006168:	681d      	ldr	r5, [r3, #0]
 800616a:	4632      	mov	r2, r6
 800616c:	463b      	mov	r3, r7
 800616e:	4630      	mov	r0, r6
 8006170:	4639      	mov	r1, r7
 8006172:	f7fa fcdb 	bl	8000b2c <__aeabi_dcmpun>
 8006176:	b128      	cbz	r0, 8006184 <_scanf_float+0x40c>
 8006178:	4808      	ldr	r0, [pc, #32]	@ (800619c <_scanf_float+0x424>)
 800617a:	f000 f9b7 	bl	80064ec <nanf>
 800617e:	ed85 0a00 	vstr	s0, [r5]
 8006182:	e7d1      	b.n	8006128 <_scanf_float+0x3b0>
 8006184:	4630      	mov	r0, r6
 8006186:	4639      	mov	r1, r7
 8006188:	f7fa fd2e 	bl	8000be8 <__aeabi_d2f>
 800618c:	6028      	str	r0, [r5, #0]
 800618e:	e7cb      	b.n	8006128 <_scanf_float+0x3b0>
 8006190:	f04f 0900 	mov.w	r9, #0
 8006194:	e629      	b.n	8005dea <_scanf_float+0x72>
 8006196:	bf00      	nop
 8006198:	08009caf 	.word	0x08009caf
 800619c:	08009cef 	.word	0x08009cef

080061a0 <std>:
 80061a0:	2300      	movs	r3, #0
 80061a2:	b510      	push	{r4, lr}
 80061a4:	4604      	mov	r4, r0
 80061a6:	e9c0 3300 	strd	r3, r3, [r0]
 80061aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061ae:	6083      	str	r3, [r0, #8]
 80061b0:	8181      	strh	r1, [r0, #12]
 80061b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80061b4:	81c2      	strh	r2, [r0, #14]
 80061b6:	6183      	str	r3, [r0, #24]
 80061b8:	4619      	mov	r1, r3
 80061ba:	2208      	movs	r2, #8
 80061bc:	305c      	adds	r0, #92	@ 0x5c
 80061be:	f000 f914 	bl	80063ea <memset>
 80061c2:	4b0d      	ldr	r3, [pc, #52]	@ (80061f8 <std+0x58>)
 80061c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80061c6:	4b0d      	ldr	r3, [pc, #52]	@ (80061fc <std+0x5c>)
 80061c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80061ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006200 <std+0x60>)
 80061cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80061ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006204 <std+0x64>)
 80061d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80061d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006208 <std+0x68>)
 80061d4:	6224      	str	r4, [r4, #32]
 80061d6:	429c      	cmp	r4, r3
 80061d8:	d006      	beq.n	80061e8 <std+0x48>
 80061da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80061de:	4294      	cmp	r4, r2
 80061e0:	d002      	beq.n	80061e8 <std+0x48>
 80061e2:	33d0      	adds	r3, #208	@ 0xd0
 80061e4:	429c      	cmp	r4, r3
 80061e6:	d105      	bne.n	80061f4 <std+0x54>
 80061e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80061ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061f0:	f000 b978 	b.w	80064e4 <__retarget_lock_init_recursive>
 80061f4:	bd10      	pop	{r4, pc}
 80061f6:	bf00      	nop
 80061f8:	08006365 	.word	0x08006365
 80061fc:	08006387 	.word	0x08006387
 8006200:	080063bf 	.word	0x080063bf
 8006204:	080063e3 	.word	0x080063e3
 8006208:	20000398 	.word	0x20000398

0800620c <stdio_exit_handler>:
 800620c:	4a02      	ldr	r2, [pc, #8]	@ (8006218 <stdio_exit_handler+0xc>)
 800620e:	4903      	ldr	r1, [pc, #12]	@ (800621c <stdio_exit_handler+0x10>)
 8006210:	4803      	ldr	r0, [pc, #12]	@ (8006220 <stdio_exit_handler+0x14>)
 8006212:	f000 b869 	b.w	80062e8 <_fwalk_sglue>
 8006216:	bf00      	nop
 8006218:	2000001c 	.word	0x2000001c
 800621c:	08008df5 	.word	0x08008df5
 8006220:	2000002c 	.word	0x2000002c

08006224 <cleanup_stdio>:
 8006224:	6841      	ldr	r1, [r0, #4]
 8006226:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <cleanup_stdio+0x34>)
 8006228:	4299      	cmp	r1, r3
 800622a:	b510      	push	{r4, lr}
 800622c:	4604      	mov	r4, r0
 800622e:	d001      	beq.n	8006234 <cleanup_stdio+0x10>
 8006230:	f002 fde0 	bl	8008df4 <_fflush_r>
 8006234:	68a1      	ldr	r1, [r4, #8]
 8006236:	4b09      	ldr	r3, [pc, #36]	@ (800625c <cleanup_stdio+0x38>)
 8006238:	4299      	cmp	r1, r3
 800623a:	d002      	beq.n	8006242 <cleanup_stdio+0x1e>
 800623c:	4620      	mov	r0, r4
 800623e:	f002 fdd9 	bl	8008df4 <_fflush_r>
 8006242:	68e1      	ldr	r1, [r4, #12]
 8006244:	4b06      	ldr	r3, [pc, #24]	@ (8006260 <cleanup_stdio+0x3c>)
 8006246:	4299      	cmp	r1, r3
 8006248:	d004      	beq.n	8006254 <cleanup_stdio+0x30>
 800624a:	4620      	mov	r0, r4
 800624c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006250:	f002 bdd0 	b.w	8008df4 <_fflush_r>
 8006254:	bd10      	pop	{r4, pc}
 8006256:	bf00      	nop
 8006258:	20000398 	.word	0x20000398
 800625c:	20000400 	.word	0x20000400
 8006260:	20000468 	.word	0x20000468

08006264 <global_stdio_init.part.0>:
 8006264:	b510      	push	{r4, lr}
 8006266:	4b0b      	ldr	r3, [pc, #44]	@ (8006294 <global_stdio_init.part.0+0x30>)
 8006268:	4c0b      	ldr	r4, [pc, #44]	@ (8006298 <global_stdio_init.part.0+0x34>)
 800626a:	4a0c      	ldr	r2, [pc, #48]	@ (800629c <global_stdio_init.part.0+0x38>)
 800626c:	601a      	str	r2, [r3, #0]
 800626e:	4620      	mov	r0, r4
 8006270:	2200      	movs	r2, #0
 8006272:	2104      	movs	r1, #4
 8006274:	f7ff ff94 	bl	80061a0 <std>
 8006278:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800627c:	2201      	movs	r2, #1
 800627e:	2109      	movs	r1, #9
 8006280:	f7ff ff8e 	bl	80061a0 <std>
 8006284:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006288:	2202      	movs	r2, #2
 800628a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800628e:	2112      	movs	r1, #18
 8006290:	f7ff bf86 	b.w	80061a0 <std>
 8006294:	200004d0 	.word	0x200004d0
 8006298:	20000398 	.word	0x20000398
 800629c:	0800620d 	.word	0x0800620d

080062a0 <__sfp_lock_acquire>:
 80062a0:	4801      	ldr	r0, [pc, #4]	@ (80062a8 <__sfp_lock_acquire+0x8>)
 80062a2:	f000 b920 	b.w	80064e6 <__retarget_lock_acquire_recursive>
 80062a6:	bf00      	nop
 80062a8:	200004d9 	.word	0x200004d9

080062ac <__sfp_lock_release>:
 80062ac:	4801      	ldr	r0, [pc, #4]	@ (80062b4 <__sfp_lock_release+0x8>)
 80062ae:	f000 b91b 	b.w	80064e8 <__retarget_lock_release_recursive>
 80062b2:	bf00      	nop
 80062b4:	200004d9 	.word	0x200004d9

080062b8 <__sinit>:
 80062b8:	b510      	push	{r4, lr}
 80062ba:	4604      	mov	r4, r0
 80062bc:	f7ff fff0 	bl	80062a0 <__sfp_lock_acquire>
 80062c0:	6a23      	ldr	r3, [r4, #32]
 80062c2:	b11b      	cbz	r3, 80062cc <__sinit+0x14>
 80062c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062c8:	f7ff bff0 	b.w	80062ac <__sfp_lock_release>
 80062cc:	4b04      	ldr	r3, [pc, #16]	@ (80062e0 <__sinit+0x28>)
 80062ce:	6223      	str	r3, [r4, #32]
 80062d0:	4b04      	ldr	r3, [pc, #16]	@ (80062e4 <__sinit+0x2c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1f5      	bne.n	80062c4 <__sinit+0xc>
 80062d8:	f7ff ffc4 	bl	8006264 <global_stdio_init.part.0>
 80062dc:	e7f2      	b.n	80062c4 <__sinit+0xc>
 80062de:	bf00      	nop
 80062e0:	08006225 	.word	0x08006225
 80062e4:	200004d0 	.word	0x200004d0

080062e8 <_fwalk_sglue>:
 80062e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062ec:	4607      	mov	r7, r0
 80062ee:	4688      	mov	r8, r1
 80062f0:	4614      	mov	r4, r2
 80062f2:	2600      	movs	r6, #0
 80062f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062f8:	f1b9 0901 	subs.w	r9, r9, #1
 80062fc:	d505      	bpl.n	800630a <_fwalk_sglue+0x22>
 80062fe:	6824      	ldr	r4, [r4, #0]
 8006300:	2c00      	cmp	r4, #0
 8006302:	d1f7      	bne.n	80062f4 <_fwalk_sglue+0xc>
 8006304:	4630      	mov	r0, r6
 8006306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800630a:	89ab      	ldrh	r3, [r5, #12]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d907      	bls.n	8006320 <_fwalk_sglue+0x38>
 8006310:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006314:	3301      	adds	r3, #1
 8006316:	d003      	beq.n	8006320 <_fwalk_sglue+0x38>
 8006318:	4629      	mov	r1, r5
 800631a:	4638      	mov	r0, r7
 800631c:	47c0      	blx	r8
 800631e:	4306      	orrs	r6, r0
 8006320:	3568      	adds	r5, #104	@ 0x68
 8006322:	e7e9      	b.n	80062f8 <_fwalk_sglue+0x10>

08006324 <siprintf>:
 8006324:	b40e      	push	{r1, r2, r3}
 8006326:	b500      	push	{lr}
 8006328:	b09c      	sub	sp, #112	@ 0x70
 800632a:	ab1d      	add	r3, sp, #116	@ 0x74
 800632c:	9002      	str	r0, [sp, #8]
 800632e:	9006      	str	r0, [sp, #24]
 8006330:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006334:	4809      	ldr	r0, [pc, #36]	@ (800635c <siprintf+0x38>)
 8006336:	9107      	str	r1, [sp, #28]
 8006338:	9104      	str	r1, [sp, #16]
 800633a:	4909      	ldr	r1, [pc, #36]	@ (8006360 <siprintf+0x3c>)
 800633c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006340:	9105      	str	r1, [sp, #20]
 8006342:	6800      	ldr	r0, [r0, #0]
 8006344:	9301      	str	r3, [sp, #4]
 8006346:	a902      	add	r1, sp, #8
 8006348:	f002 fbd4 	bl	8008af4 <_svfiprintf_r>
 800634c:	9b02      	ldr	r3, [sp, #8]
 800634e:	2200      	movs	r2, #0
 8006350:	701a      	strb	r2, [r3, #0]
 8006352:	b01c      	add	sp, #112	@ 0x70
 8006354:	f85d eb04 	ldr.w	lr, [sp], #4
 8006358:	b003      	add	sp, #12
 800635a:	4770      	bx	lr
 800635c:	20000028 	.word	0x20000028
 8006360:	ffff0208 	.word	0xffff0208

08006364 <__sread>:
 8006364:	b510      	push	{r4, lr}
 8006366:	460c      	mov	r4, r1
 8006368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800636c:	f000 f86c 	bl	8006448 <_read_r>
 8006370:	2800      	cmp	r0, #0
 8006372:	bfab      	itete	ge
 8006374:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006376:	89a3      	ldrhlt	r3, [r4, #12]
 8006378:	181b      	addge	r3, r3, r0
 800637a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800637e:	bfac      	ite	ge
 8006380:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006382:	81a3      	strhlt	r3, [r4, #12]
 8006384:	bd10      	pop	{r4, pc}

08006386 <__swrite>:
 8006386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800638a:	461f      	mov	r7, r3
 800638c:	898b      	ldrh	r3, [r1, #12]
 800638e:	05db      	lsls	r3, r3, #23
 8006390:	4605      	mov	r5, r0
 8006392:	460c      	mov	r4, r1
 8006394:	4616      	mov	r6, r2
 8006396:	d505      	bpl.n	80063a4 <__swrite+0x1e>
 8006398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800639c:	2302      	movs	r3, #2
 800639e:	2200      	movs	r2, #0
 80063a0:	f000 f840 	bl	8006424 <_lseek_r>
 80063a4:	89a3      	ldrh	r3, [r4, #12]
 80063a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063ae:	81a3      	strh	r3, [r4, #12]
 80063b0:	4632      	mov	r2, r6
 80063b2:	463b      	mov	r3, r7
 80063b4:	4628      	mov	r0, r5
 80063b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063ba:	f000 b857 	b.w	800646c <_write_r>

080063be <__sseek>:
 80063be:	b510      	push	{r4, lr}
 80063c0:	460c      	mov	r4, r1
 80063c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c6:	f000 f82d 	bl	8006424 <_lseek_r>
 80063ca:	1c43      	adds	r3, r0, #1
 80063cc:	89a3      	ldrh	r3, [r4, #12]
 80063ce:	bf15      	itete	ne
 80063d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80063d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80063da:	81a3      	strheq	r3, [r4, #12]
 80063dc:	bf18      	it	ne
 80063de:	81a3      	strhne	r3, [r4, #12]
 80063e0:	bd10      	pop	{r4, pc}

080063e2 <__sclose>:
 80063e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e6:	f000 b80d 	b.w	8006404 <_close_r>

080063ea <memset>:
 80063ea:	4402      	add	r2, r0
 80063ec:	4603      	mov	r3, r0
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d100      	bne.n	80063f4 <memset+0xa>
 80063f2:	4770      	bx	lr
 80063f4:	f803 1b01 	strb.w	r1, [r3], #1
 80063f8:	e7f9      	b.n	80063ee <memset+0x4>
	...

080063fc <_localeconv_r>:
 80063fc:	4800      	ldr	r0, [pc, #0]	@ (8006400 <_localeconv_r+0x4>)
 80063fe:	4770      	bx	lr
 8006400:	20000168 	.word	0x20000168

08006404 <_close_r>:
 8006404:	b538      	push	{r3, r4, r5, lr}
 8006406:	4d06      	ldr	r5, [pc, #24]	@ (8006420 <_close_r+0x1c>)
 8006408:	2300      	movs	r3, #0
 800640a:	4604      	mov	r4, r0
 800640c:	4608      	mov	r0, r1
 800640e:	602b      	str	r3, [r5, #0]
 8006410:	f7fb fada 	bl	80019c8 <_close>
 8006414:	1c43      	adds	r3, r0, #1
 8006416:	d102      	bne.n	800641e <_close_r+0x1a>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	b103      	cbz	r3, 800641e <_close_r+0x1a>
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	bd38      	pop	{r3, r4, r5, pc}
 8006420:	200004d4 	.word	0x200004d4

08006424 <_lseek_r>:
 8006424:	b538      	push	{r3, r4, r5, lr}
 8006426:	4d07      	ldr	r5, [pc, #28]	@ (8006444 <_lseek_r+0x20>)
 8006428:	4604      	mov	r4, r0
 800642a:	4608      	mov	r0, r1
 800642c:	4611      	mov	r1, r2
 800642e:	2200      	movs	r2, #0
 8006430:	602a      	str	r2, [r5, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	f7fb faef 	bl	8001a16 <_lseek>
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	d102      	bne.n	8006442 <_lseek_r+0x1e>
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	b103      	cbz	r3, 8006442 <_lseek_r+0x1e>
 8006440:	6023      	str	r3, [r4, #0]
 8006442:	bd38      	pop	{r3, r4, r5, pc}
 8006444:	200004d4 	.word	0x200004d4

08006448 <_read_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	4d07      	ldr	r5, [pc, #28]	@ (8006468 <_read_r+0x20>)
 800644c:	4604      	mov	r4, r0
 800644e:	4608      	mov	r0, r1
 8006450:	4611      	mov	r1, r2
 8006452:	2200      	movs	r2, #0
 8006454:	602a      	str	r2, [r5, #0]
 8006456:	461a      	mov	r2, r3
 8006458:	f7fb fa7d 	bl	8001956 <_read>
 800645c:	1c43      	adds	r3, r0, #1
 800645e:	d102      	bne.n	8006466 <_read_r+0x1e>
 8006460:	682b      	ldr	r3, [r5, #0]
 8006462:	b103      	cbz	r3, 8006466 <_read_r+0x1e>
 8006464:	6023      	str	r3, [r4, #0]
 8006466:	bd38      	pop	{r3, r4, r5, pc}
 8006468:	200004d4 	.word	0x200004d4

0800646c <_write_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4d07      	ldr	r5, [pc, #28]	@ (800648c <_write_r+0x20>)
 8006470:	4604      	mov	r4, r0
 8006472:	4608      	mov	r0, r1
 8006474:	4611      	mov	r1, r2
 8006476:	2200      	movs	r2, #0
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fb fa88 	bl	8001990 <_write>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_write_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_write_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	200004d4 	.word	0x200004d4

08006490 <__errno>:
 8006490:	4b01      	ldr	r3, [pc, #4]	@ (8006498 <__errno+0x8>)
 8006492:	6818      	ldr	r0, [r3, #0]
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	20000028 	.word	0x20000028

0800649c <__libc_init_array>:
 800649c:	b570      	push	{r4, r5, r6, lr}
 800649e:	4d0d      	ldr	r5, [pc, #52]	@ (80064d4 <__libc_init_array+0x38>)
 80064a0:	4c0d      	ldr	r4, [pc, #52]	@ (80064d8 <__libc_init_array+0x3c>)
 80064a2:	1b64      	subs	r4, r4, r5
 80064a4:	10a4      	asrs	r4, r4, #2
 80064a6:	2600      	movs	r6, #0
 80064a8:	42a6      	cmp	r6, r4
 80064aa:	d109      	bne.n	80064c0 <__libc_init_array+0x24>
 80064ac:	4d0b      	ldr	r5, [pc, #44]	@ (80064dc <__libc_init_array+0x40>)
 80064ae:	4c0c      	ldr	r4, [pc, #48]	@ (80064e0 <__libc_init_array+0x44>)
 80064b0:	f003 fb74 	bl	8009b9c <_init>
 80064b4:	1b64      	subs	r4, r4, r5
 80064b6:	10a4      	asrs	r4, r4, #2
 80064b8:	2600      	movs	r6, #0
 80064ba:	42a6      	cmp	r6, r4
 80064bc:	d105      	bne.n	80064ca <__libc_init_array+0x2e>
 80064be:	bd70      	pop	{r4, r5, r6, pc}
 80064c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80064c4:	4798      	blx	r3
 80064c6:	3601      	adds	r6, #1
 80064c8:	e7ee      	b.n	80064a8 <__libc_init_array+0xc>
 80064ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ce:	4798      	blx	r3
 80064d0:	3601      	adds	r6, #1
 80064d2:	e7f2      	b.n	80064ba <__libc_init_array+0x1e>
 80064d4:	0800a09c 	.word	0x0800a09c
 80064d8:	0800a09c 	.word	0x0800a09c
 80064dc:	0800a09c 	.word	0x0800a09c
 80064e0:	0800a0a0 	.word	0x0800a0a0

080064e4 <__retarget_lock_init_recursive>:
 80064e4:	4770      	bx	lr

080064e6 <__retarget_lock_acquire_recursive>:
 80064e6:	4770      	bx	lr

080064e8 <__retarget_lock_release_recursive>:
 80064e8:	4770      	bx	lr
	...

080064ec <nanf>:
 80064ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80064f4 <nanf+0x8>
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	7fc00000 	.word	0x7fc00000

080064f8 <__assert_func>:
 80064f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064fa:	4614      	mov	r4, r2
 80064fc:	461a      	mov	r2, r3
 80064fe:	4b09      	ldr	r3, [pc, #36]	@ (8006524 <__assert_func+0x2c>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4605      	mov	r5, r0
 8006504:	68d8      	ldr	r0, [r3, #12]
 8006506:	b954      	cbnz	r4, 800651e <__assert_func+0x26>
 8006508:	4b07      	ldr	r3, [pc, #28]	@ (8006528 <__assert_func+0x30>)
 800650a:	461c      	mov	r4, r3
 800650c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006510:	9100      	str	r1, [sp, #0]
 8006512:	462b      	mov	r3, r5
 8006514:	4905      	ldr	r1, [pc, #20]	@ (800652c <__assert_func+0x34>)
 8006516:	f002 fc95 	bl	8008e44 <fiprintf>
 800651a:	f002 fcf9 	bl	8008f10 <abort>
 800651e:	4b04      	ldr	r3, [pc, #16]	@ (8006530 <__assert_func+0x38>)
 8006520:	e7f4      	b.n	800650c <__assert_func+0x14>
 8006522:	bf00      	nop
 8006524:	20000028 	.word	0x20000028
 8006528:	08009cef 	.word	0x08009cef
 800652c:	08009cc1 	.word	0x08009cc1
 8006530:	08009cb4 	.word	0x08009cb4

08006534 <quorem>:
 8006534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006538:	6903      	ldr	r3, [r0, #16]
 800653a:	690c      	ldr	r4, [r1, #16]
 800653c:	42a3      	cmp	r3, r4
 800653e:	4607      	mov	r7, r0
 8006540:	db7e      	blt.n	8006640 <quorem+0x10c>
 8006542:	3c01      	subs	r4, #1
 8006544:	f101 0814 	add.w	r8, r1, #20
 8006548:	00a3      	lsls	r3, r4, #2
 800654a:	f100 0514 	add.w	r5, r0, #20
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006554:	9301      	str	r3, [sp, #4]
 8006556:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800655a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800655e:	3301      	adds	r3, #1
 8006560:	429a      	cmp	r2, r3
 8006562:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006566:	fbb2 f6f3 	udiv	r6, r2, r3
 800656a:	d32e      	bcc.n	80065ca <quorem+0x96>
 800656c:	f04f 0a00 	mov.w	sl, #0
 8006570:	46c4      	mov	ip, r8
 8006572:	46ae      	mov	lr, r5
 8006574:	46d3      	mov	fp, sl
 8006576:	f85c 3b04 	ldr.w	r3, [ip], #4
 800657a:	b298      	uxth	r0, r3
 800657c:	fb06 a000 	mla	r0, r6, r0, sl
 8006580:	0c02      	lsrs	r2, r0, #16
 8006582:	0c1b      	lsrs	r3, r3, #16
 8006584:	fb06 2303 	mla	r3, r6, r3, r2
 8006588:	f8de 2000 	ldr.w	r2, [lr]
 800658c:	b280      	uxth	r0, r0
 800658e:	b292      	uxth	r2, r2
 8006590:	1a12      	subs	r2, r2, r0
 8006592:	445a      	add	r2, fp
 8006594:	f8de 0000 	ldr.w	r0, [lr]
 8006598:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800659c:	b29b      	uxth	r3, r3
 800659e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80065a2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80065a6:	b292      	uxth	r2, r2
 80065a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80065ac:	45e1      	cmp	r9, ip
 80065ae:	f84e 2b04 	str.w	r2, [lr], #4
 80065b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80065b6:	d2de      	bcs.n	8006576 <quorem+0x42>
 80065b8:	9b00      	ldr	r3, [sp, #0]
 80065ba:	58eb      	ldr	r3, [r5, r3]
 80065bc:	b92b      	cbnz	r3, 80065ca <quorem+0x96>
 80065be:	9b01      	ldr	r3, [sp, #4]
 80065c0:	3b04      	subs	r3, #4
 80065c2:	429d      	cmp	r5, r3
 80065c4:	461a      	mov	r2, r3
 80065c6:	d32f      	bcc.n	8006628 <quorem+0xf4>
 80065c8:	613c      	str	r4, [r7, #16]
 80065ca:	4638      	mov	r0, r7
 80065cc:	f001 f9c4 	bl	8007958 <__mcmp>
 80065d0:	2800      	cmp	r0, #0
 80065d2:	db25      	blt.n	8006620 <quorem+0xec>
 80065d4:	4629      	mov	r1, r5
 80065d6:	2000      	movs	r0, #0
 80065d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80065dc:	f8d1 c000 	ldr.w	ip, [r1]
 80065e0:	fa1f fe82 	uxth.w	lr, r2
 80065e4:	fa1f f38c 	uxth.w	r3, ip
 80065e8:	eba3 030e 	sub.w	r3, r3, lr
 80065ec:	4403      	add	r3, r0
 80065ee:	0c12      	lsrs	r2, r2, #16
 80065f0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80065f4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065fe:	45c1      	cmp	r9, r8
 8006600:	f841 3b04 	str.w	r3, [r1], #4
 8006604:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006608:	d2e6      	bcs.n	80065d8 <quorem+0xa4>
 800660a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800660e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006612:	b922      	cbnz	r2, 800661e <quorem+0xea>
 8006614:	3b04      	subs	r3, #4
 8006616:	429d      	cmp	r5, r3
 8006618:	461a      	mov	r2, r3
 800661a:	d30b      	bcc.n	8006634 <quorem+0x100>
 800661c:	613c      	str	r4, [r7, #16]
 800661e:	3601      	adds	r6, #1
 8006620:	4630      	mov	r0, r6
 8006622:	b003      	add	sp, #12
 8006624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006628:	6812      	ldr	r2, [r2, #0]
 800662a:	3b04      	subs	r3, #4
 800662c:	2a00      	cmp	r2, #0
 800662e:	d1cb      	bne.n	80065c8 <quorem+0x94>
 8006630:	3c01      	subs	r4, #1
 8006632:	e7c6      	b.n	80065c2 <quorem+0x8e>
 8006634:	6812      	ldr	r2, [r2, #0]
 8006636:	3b04      	subs	r3, #4
 8006638:	2a00      	cmp	r2, #0
 800663a:	d1ef      	bne.n	800661c <quorem+0xe8>
 800663c:	3c01      	subs	r4, #1
 800663e:	e7ea      	b.n	8006616 <quorem+0xe2>
 8006640:	2000      	movs	r0, #0
 8006642:	e7ee      	b.n	8006622 <quorem+0xee>
 8006644:	0000      	movs	r0, r0
	...

08006648 <_dtoa_r>:
 8006648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800664c:	69c7      	ldr	r7, [r0, #28]
 800664e:	b099      	sub	sp, #100	@ 0x64
 8006650:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006654:	ec55 4b10 	vmov	r4, r5, d0
 8006658:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800665a:	9109      	str	r1, [sp, #36]	@ 0x24
 800665c:	4683      	mov	fp, r0
 800665e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006660:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006662:	b97f      	cbnz	r7, 8006684 <_dtoa_r+0x3c>
 8006664:	2010      	movs	r0, #16
 8006666:	f000 fdfd 	bl	8007264 <malloc>
 800666a:	4602      	mov	r2, r0
 800666c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006670:	b920      	cbnz	r0, 800667c <_dtoa_r+0x34>
 8006672:	4ba7      	ldr	r3, [pc, #668]	@ (8006910 <_dtoa_r+0x2c8>)
 8006674:	21ef      	movs	r1, #239	@ 0xef
 8006676:	48a7      	ldr	r0, [pc, #668]	@ (8006914 <_dtoa_r+0x2cc>)
 8006678:	f7ff ff3e 	bl	80064f8 <__assert_func>
 800667c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006680:	6007      	str	r7, [r0, #0]
 8006682:	60c7      	str	r7, [r0, #12]
 8006684:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006688:	6819      	ldr	r1, [r3, #0]
 800668a:	b159      	cbz	r1, 80066a4 <_dtoa_r+0x5c>
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	604a      	str	r2, [r1, #4]
 8006690:	2301      	movs	r3, #1
 8006692:	4093      	lsls	r3, r2
 8006694:	608b      	str	r3, [r1, #8]
 8006696:	4658      	mov	r0, fp
 8006698:	f000 feda 	bl	8007450 <_Bfree>
 800669c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80066a0:	2200      	movs	r2, #0
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	1e2b      	subs	r3, r5, #0
 80066a6:	bfb9      	ittee	lt
 80066a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80066ac:	9303      	strlt	r3, [sp, #12]
 80066ae:	2300      	movge	r3, #0
 80066b0:	6033      	strge	r3, [r6, #0]
 80066b2:	9f03      	ldr	r7, [sp, #12]
 80066b4:	4b98      	ldr	r3, [pc, #608]	@ (8006918 <_dtoa_r+0x2d0>)
 80066b6:	bfbc      	itt	lt
 80066b8:	2201      	movlt	r2, #1
 80066ba:	6032      	strlt	r2, [r6, #0]
 80066bc:	43bb      	bics	r3, r7
 80066be:	d112      	bne.n	80066e6 <_dtoa_r+0x9e>
 80066c0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80066c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80066c6:	6013      	str	r3, [r2, #0]
 80066c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80066cc:	4323      	orrs	r3, r4
 80066ce:	f000 854d 	beq.w	800716c <_dtoa_r+0xb24>
 80066d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80066d4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800692c <_dtoa_r+0x2e4>
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f000 854f 	beq.w	800717c <_dtoa_r+0xb34>
 80066de:	f10a 0303 	add.w	r3, sl, #3
 80066e2:	f000 bd49 	b.w	8007178 <_dtoa_r+0xb30>
 80066e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066ea:	2200      	movs	r2, #0
 80066ec:	ec51 0b17 	vmov	r0, r1, d7
 80066f0:	2300      	movs	r3, #0
 80066f2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80066f6:	f7fa f9e7 	bl	8000ac8 <__aeabi_dcmpeq>
 80066fa:	4680      	mov	r8, r0
 80066fc:	b158      	cbz	r0, 8006716 <_dtoa_r+0xce>
 80066fe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006700:	2301      	movs	r3, #1
 8006702:	6013      	str	r3, [r2, #0]
 8006704:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006706:	b113      	cbz	r3, 800670e <_dtoa_r+0xc6>
 8006708:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800670a:	4b84      	ldr	r3, [pc, #528]	@ (800691c <_dtoa_r+0x2d4>)
 800670c:	6013      	str	r3, [r2, #0]
 800670e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006930 <_dtoa_r+0x2e8>
 8006712:	f000 bd33 	b.w	800717c <_dtoa_r+0xb34>
 8006716:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800671a:	aa16      	add	r2, sp, #88	@ 0x58
 800671c:	a917      	add	r1, sp, #92	@ 0x5c
 800671e:	4658      	mov	r0, fp
 8006720:	f001 fa3a 	bl	8007b98 <__d2b>
 8006724:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006728:	4681      	mov	r9, r0
 800672a:	2e00      	cmp	r6, #0
 800672c:	d077      	beq.n	800681e <_dtoa_r+0x1d6>
 800672e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006730:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800673c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006740:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006744:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006748:	4619      	mov	r1, r3
 800674a:	2200      	movs	r2, #0
 800674c:	4b74      	ldr	r3, [pc, #464]	@ (8006920 <_dtoa_r+0x2d8>)
 800674e:	f7f9 fd9b 	bl	8000288 <__aeabi_dsub>
 8006752:	a369      	add	r3, pc, #420	@ (adr r3, 80068f8 <_dtoa_r+0x2b0>)
 8006754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006758:	f7f9 ff4e 	bl	80005f8 <__aeabi_dmul>
 800675c:	a368      	add	r3, pc, #416	@ (adr r3, 8006900 <_dtoa_r+0x2b8>)
 800675e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006762:	f7f9 fd93 	bl	800028c <__adddf3>
 8006766:	4604      	mov	r4, r0
 8006768:	4630      	mov	r0, r6
 800676a:	460d      	mov	r5, r1
 800676c:	f7f9 feda 	bl	8000524 <__aeabi_i2d>
 8006770:	a365      	add	r3, pc, #404	@ (adr r3, 8006908 <_dtoa_r+0x2c0>)
 8006772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006776:	f7f9 ff3f 	bl	80005f8 <__aeabi_dmul>
 800677a:	4602      	mov	r2, r0
 800677c:	460b      	mov	r3, r1
 800677e:	4620      	mov	r0, r4
 8006780:	4629      	mov	r1, r5
 8006782:	f7f9 fd83 	bl	800028c <__adddf3>
 8006786:	4604      	mov	r4, r0
 8006788:	460d      	mov	r5, r1
 800678a:	f7fa f9e5 	bl	8000b58 <__aeabi_d2iz>
 800678e:	2200      	movs	r2, #0
 8006790:	4607      	mov	r7, r0
 8006792:	2300      	movs	r3, #0
 8006794:	4620      	mov	r0, r4
 8006796:	4629      	mov	r1, r5
 8006798:	f7fa f9a0 	bl	8000adc <__aeabi_dcmplt>
 800679c:	b140      	cbz	r0, 80067b0 <_dtoa_r+0x168>
 800679e:	4638      	mov	r0, r7
 80067a0:	f7f9 fec0 	bl	8000524 <__aeabi_i2d>
 80067a4:	4622      	mov	r2, r4
 80067a6:	462b      	mov	r3, r5
 80067a8:	f7fa f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80067ac:	b900      	cbnz	r0, 80067b0 <_dtoa_r+0x168>
 80067ae:	3f01      	subs	r7, #1
 80067b0:	2f16      	cmp	r7, #22
 80067b2:	d851      	bhi.n	8006858 <_dtoa_r+0x210>
 80067b4:	4b5b      	ldr	r3, [pc, #364]	@ (8006924 <_dtoa_r+0x2dc>)
 80067b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067c2:	f7fa f98b 	bl	8000adc <__aeabi_dcmplt>
 80067c6:	2800      	cmp	r0, #0
 80067c8:	d048      	beq.n	800685c <_dtoa_r+0x214>
 80067ca:	3f01      	subs	r7, #1
 80067cc:	2300      	movs	r3, #0
 80067ce:	9312      	str	r3, [sp, #72]	@ 0x48
 80067d0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80067d2:	1b9b      	subs	r3, r3, r6
 80067d4:	1e5a      	subs	r2, r3, #1
 80067d6:	bf44      	itt	mi
 80067d8:	f1c3 0801 	rsbmi	r8, r3, #1
 80067dc:	2300      	movmi	r3, #0
 80067de:	9208      	str	r2, [sp, #32]
 80067e0:	bf54      	ite	pl
 80067e2:	f04f 0800 	movpl.w	r8, #0
 80067e6:	9308      	strmi	r3, [sp, #32]
 80067e8:	2f00      	cmp	r7, #0
 80067ea:	db39      	blt.n	8006860 <_dtoa_r+0x218>
 80067ec:	9b08      	ldr	r3, [sp, #32]
 80067ee:	970f      	str	r7, [sp, #60]	@ 0x3c
 80067f0:	443b      	add	r3, r7
 80067f2:	9308      	str	r3, [sp, #32]
 80067f4:	2300      	movs	r3, #0
 80067f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80067f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067fa:	2b09      	cmp	r3, #9
 80067fc:	d864      	bhi.n	80068c8 <_dtoa_r+0x280>
 80067fe:	2b05      	cmp	r3, #5
 8006800:	bfc4      	itt	gt
 8006802:	3b04      	subgt	r3, #4
 8006804:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006808:	f1a3 0302 	sub.w	r3, r3, #2
 800680c:	bfcc      	ite	gt
 800680e:	2400      	movgt	r4, #0
 8006810:	2401      	movle	r4, #1
 8006812:	2b03      	cmp	r3, #3
 8006814:	d863      	bhi.n	80068de <_dtoa_r+0x296>
 8006816:	e8df f003 	tbb	[pc, r3]
 800681a:	372a      	.short	0x372a
 800681c:	5535      	.short	0x5535
 800681e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006822:	441e      	add	r6, r3
 8006824:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006828:	2b20      	cmp	r3, #32
 800682a:	bfc1      	itttt	gt
 800682c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006830:	409f      	lslgt	r7, r3
 8006832:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006836:	fa24 f303 	lsrgt.w	r3, r4, r3
 800683a:	bfd6      	itet	le
 800683c:	f1c3 0320 	rsble	r3, r3, #32
 8006840:	ea47 0003 	orrgt.w	r0, r7, r3
 8006844:	fa04 f003 	lslle.w	r0, r4, r3
 8006848:	f7f9 fe5c 	bl	8000504 <__aeabi_ui2d>
 800684c:	2201      	movs	r2, #1
 800684e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006852:	3e01      	subs	r6, #1
 8006854:	9214      	str	r2, [sp, #80]	@ 0x50
 8006856:	e777      	b.n	8006748 <_dtoa_r+0x100>
 8006858:	2301      	movs	r3, #1
 800685a:	e7b8      	b.n	80067ce <_dtoa_r+0x186>
 800685c:	9012      	str	r0, [sp, #72]	@ 0x48
 800685e:	e7b7      	b.n	80067d0 <_dtoa_r+0x188>
 8006860:	427b      	negs	r3, r7
 8006862:	930a      	str	r3, [sp, #40]	@ 0x28
 8006864:	2300      	movs	r3, #0
 8006866:	eba8 0807 	sub.w	r8, r8, r7
 800686a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800686c:	e7c4      	b.n	80067f8 <_dtoa_r+0x1b0>
 800686e:	2300      	movs	r3, #0
 8006870:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006872:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006874:	2b00      	cmp	r3, #0
 8006876:	dc35      	bgt.n	80068e4 <_dtoa_r+0x29c>
 8006878:	2301      	movs	r3, #1
 800687a:	9300      	str	r3, [sp, #0]
 800687c:	9307      	str	r3, [sp, #28]
 800687e:	461a      	mov	r2, r3
 8006880:	920e      	str	r2, [sp, #56]	@ 0x38
 8006882:	e00b      	b.n	800689c <_dtoa_r+0x254>
 8006884:	2301      	movs	r3, #1
 8006886:	e7f3      	b.n	8006870 <_dtoa_r+0x228>
 8006888:	2300      	movs	r3, #0
 800688a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800688c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800688e:	18fb      	adds	r3, r7, r3
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	3301      	adds	r3, #1
 8006894:	2b01      	cmp	r3, #1
 8006896:	9307      	str	r3, [sp, #28]
 8006898:	bfb8      	it	lt
 800689a:	2301      	movlt	r3, #1
 800689c:	f8db 001c 	ldr.w	r0, [fp, #28]
 80068a0:	2100      	movs	r1, #0
 80068a2:	2204      	movs	r2, #4
 80068a4:	f102 0514 	add.w	r5, r2, #20
 80068a8:	429d      	cmp	r5, r3
 80068aa:	d91f      	bls.n	80068ec <_dtoa_r+0x2a4>
 80068ac:	6041      	str	r1, [r0, #4]
 80068ae:	4658      	mov	r0, fp
 80068b0:	f000 fd8e 	bl	80073d0 <_Balloc>
 80068b4:	4682      	mov	sl, r0
 80068b6:	2800      	cmp	r0, #0
 80068b8:	d13c      	bne.n	8006934 <_dtoa_r+0x2ec>
 80068ba:	4b1b      	ldr	r3, [pc, #108]	@ (8006928 <_dtoa_r+0x2e0>)
 80068bc:	4602      	mov	r2, r0
 80068be:	f240 11af 	movw	r1, #431	@ 0x1af
 80068c2:	e6d8      	b.n	8006676 <_dtoa_r+0x2e>
 80068c4:	2301      	movs	r3, #1
 80068c6:	e7e0      	b.n	800688a <_dtoa_r+0x242>
 80068c8:	2401      	movs	r4, #1
 80068ca:	2300      	movs	r3, #0
 80068cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80068ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 80068d0:	f04f 33ff 	mov.w	r3, #4294967295
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	9307      	str	r3, [sp, #28]
 80068d8:	2200      	movs	r2, #0
 80068da:	2312      	movs	r3, #18
 80068dc:	e7d0      	b.n	8006880 <_dtoa_r+0x238>
 80068de:	2301      	movs	r3, #1
 80068e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068e2:	e7f5      	b.n	80068d0 <_dtoa_r+0x288>
 80068e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068e6:	9300      	str	r3, [sp, #0]
 80068e8:	9307      	str	r3, [sp, #28]
 80068ea:	e7d7      	b.n	800689c <_dtoa_r+0x254>
 80068ec:	3101      	adds	r1, #1
 80068ee:	0052      	lsls	r2, r2, #1
 80068f0:	e7d8      	b.n	80068a4 <_dtoa_r+0x25c>
 80068f2:	bf00      	nop
 80068f4:	f3af 8000 	nop.w
 80068f8:	636f4361 	.word	0x636f4361
 80068fc:	3fd287a7 	.word	0x3fd287a7
 8006900:	8b60c8b3 	.word	0x8b60c8b3
 8006904:	3fc68a28 	.word	0x3fc68a28
 8006908:	509f79fb 	.word	0x509f79fb
 800690c:	3fd34413 	.word	0x3fd34413
 8006910:	08009c0c 	.word	0x08009c0c
 8006914:	08009cfd 	.word	0x08009cfd
 8006918:	7ff00000 	.word	0x7ff00000
 800691c:	08009c8c 	.word	0x08009c8c
 8006920:	3ff80000 	.word	0x3ff80000
 8006924:	08009df8 	.word	0x08009df8
 8006928:	08009d55 	.word	0x08009d55
 800692c:	08009cf9 	.word	0x08009cf9
 8006930:	08009c8b 	.word	0x08009c8b
 8006934:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006938:	6018      	str	r0, [r3, #0]
 800693a:	9b07      	ldr	r3, [sp, #28]
 800693c:	2b0e      	cmp	r3, #14
 800693e:	f200 80a4 	bhi.w	8006a8a <_dtoa_r+0x442>
 8006942:	2c00      	cmp	r4, #0
 8006944:	f000 80a1 	beq.w	8006a8a <_dtoa_r+0x442>
 8006948:	2f00      	cmp	r7, #0
 800694a:	dd33      	ble.n	80069b4 <_dtoa_r+0x36c>
 800694c:	4bad      	ldr	r3, [pc, #692]	@ (8006c04 <_dtoa_r+0x5bc>)
 800694e:	f007 020f 	and.w	r2, r7, #15
 8006952:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006956:	ed93 7b00 	vldr	d7, [r3]
 800695a:	05f8      	lsls	r0, r7, #23
 800695c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006960:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006964:	d516      	bpl.n	8006994 <_dtoa_r+0x34c>
 8006966:	4ba8      	ldr	r3, [pc, #672]	@ (8006c08 <_dtoa_r+0x5c0>)
 8006968:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800696c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006970:	f7f9 ff6c 	bl	800084c <__aeabi_ddiv>
 8006974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006978:	f004 040f 	and.w	r4, r4, #15
 800697c:	2603      	movs	r6, #3
 800697e:	4da2      	ldr	r5, [pc, #648]	@ (8006c08 <_dtoa_r+0x5c0>)
 8006980:	b954      	cbnz	r4, 8006998 <_dtoa_r+0x350>
 8006982:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006986:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800698a:	f7f9 ff5f 	bl	800084c <__aeabi_ddiv>
 800698e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006992:	e028      	b.n	80069e6 <_dtoa_r+0x39e>
 8006994:	2602      	movs	r6, #2
 8006996:	e7f2      	b.n	800697e <_dtoa_r+0x336>
 8006998:	07e1      	lsls	r1, r4, #31
 800699a:	d508      	bpl.n	80069ae <_dtoa_r+0x366>
 800699c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069a4:	f7f9 fe28 	bl	80005f8 <__aeabi_dmul>
 80069a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069ac:	3601      	adds	r6, #1
 80069ae:	1064      	asrs	r4, r4, #1
 80069b0:	3508      	adds	r5, #8
 80069b2:	e7e5      	b.n	8006980 <_dtoa_r+0x338>
 80069b4:	f000 80d2 	beq.w	8006b5c <_dtoa_r+0x514>
 80069b8:	427c      	negs	r4, r7
 80069ba:	4b92      	ldr	r3, [pc, #584]	@ (8006c04 <_dtoa_r+0x5bc>)
 80069bc:	4d92      	ldr	r5, [pc, #584]	@ (8006c08 <_dtoa_r+0x5c0>)
 80069be:	f004 020f 	and.w	r2, r4, #15
 80069c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069ce:	f7f9 fe13 	bl	80005f8 <__aeabi_dmul>
 80069d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069d6:	1124      	asrs	r4, r4, #4
 80069d8:	2300      	movs	r3, #0
 80069da:	2602      	movs	r6, #2
 80069dc:	2c00      	cmp	r4, #0
 80069de:	f040 80b2 	bne.w	8006b46 <_dtoa_r+0x4fe>
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1d3      	bne.n	800698e <_dtoa_r+0x346>
 80069e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80069e8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 80b7 	beq.w	8006b60 <_dtoa_r+0x518>
 80069f2:	4b86      	ldr	r3, [pc, #536]	@ (8006c0c <_dtoa_r+0x5c4>)
 80069f4:	2200      	movs	r2, #0
 80069f6:	4620      	mov	r0, r4
 80069f8:	4629      	mov	r1, r5
 80069fa:	f7fa f86f 	bl	8000adc <__aeabi_dcmplt>
 80069fe:	2800      	cmp	r0, #0
 8006a00:	f000 80ae 	beq.w	8006b60 <_dtoa_r+0x518>
 8006a04:	9b07      	ldr	r3, [sp, #28]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f000 80aa 	beq.w	8006b60 <_dtoa_r+0x518>
 8006a0c:	9b00      	ldr	r3, [sp, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	dd37      	ble.n	8006a82 <_dtoa_r+0x43a>
 8006a12:	1e7b      	subs	r3, r7, #1
 8006a14:	9304      	str	r3, [sp, #16]
 8006a16:	4620      	mov	r0, r4
 8006a18:	4b7d      	ldr	r3, [pc, #500]	@ (8006c10 <_dtoa_r+0x5c8>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	4629      	mov	r1, r5
 8006a1e:	f7f9 fdeb 	bl	80005f8 <__aeabi_dmul>
 8006a22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a26:	9c00      	ldr	r4, [sp, #0]
 8006a28:	3601      	adds	r6, #1
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	f7f9 fd7a 	bl	8000524 <__aeabi_i2d>
 8006a30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a34:	f7f9 fde0 	bl	80005f8 <__aeabi_dmul>
 8006a38:	4b76      	ldr	r3, [pc, #472]	@ (8006c14 <_dtoa_r+0x5cc>)
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f7f9 fc26 	bl	800028c <__adddf3>
 8006a40:	4605      	mov	r5, r0
 8006a42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006a46:	2c00      	cmp	r4, #0
 8006a48:	f040 808d 	bne.w	8006b66 <_dtoa_r+0x51e>
 8006a4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a50:	4b71      	ldr	r3, [pc, #452]	@ (8006c18 <_dtoa_r+0x5d0>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	f7f9 fc18 	bl	8000288 <__aeabi_dsub>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a60:	462a      	mov	r2, r5
 8006a62:	4633      	mov	r3, r6
 8006a64:	f7fa f858 	bl	8000b18 <__aeabi_dcmpgt>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	f040 828b 	bne.w	8006f84 <_dtoa_r+0x93c>
 8006a6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a72:	462a      	mov	r2, r5
 8006a74:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006a78:	f7fa f830 	bl	8000adc <__aeabi_dcmplt>
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	f040 8128 	bne.w	8006cd2 <_dtoa_r+0x68a>
 8006a82:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006a86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006a8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f2c0 815a 	blt.w	8006d46 <_dtoa_r+0x6fe>
 8006a92:	2f0e      	cmp	r7, #14
 8006a94:	f300 8157 	bgt.w	8006d46 <_dtoa_r+0x6fe>
 8006a98:	4b5a      	ldr	r3, [pc, #360]	@ (8006c04 <_dtoa_r+0x5bc>)
 8006a9a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a9e:	ed93 7b00 	vldr	d7, [r3]
 8006aa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	ed8d 7b00 	vstr	d7, [sp]
 8006aaa:	da03      	bge.n	8006ab4 <_dtoa_r+0x46c>
 8006aac:	9b07      	ldr	r3, [sp, #28]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f340 8101 	ble.w	8006cb6 <_dtoa_r+0x66e>
 8006ab4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ab8:	4656      	mov	r6, sl
 8006aba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006abe:	4620      	mov	r0, r4
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	f7f9 fec3 	bl	800084c <__aeabi_ddiv>
 8006ac6:	f7fa f847 	bl	8000b58 <__aeabi_d2iz>
 8006aca:	4680      	mov	r8, r0
 8006acc:	f7f9 fd2a 	bl	8000524 <__aeabi_i2d>
 8006ad0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ad4:	f7f9 fd90 	bl	80005f8 <__aeabi_dmul>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	4620      	mov	r0, r4
 8006ade:	4629      	mov	r1, r5
 8006ae0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006ae4:	f7f9 fbd0 	bl	8000288 <__aeabi_dsub>
 8006ae8:	f806 4b01 	strb.w	r4, [r6], #1
 8006aec:	9d07      	ldr	r5, [sp, #28]
 8006aee:	eba6 040a 	sub.w	r4, r6, sl
 8006af2:	42a5      	cmp	r5, r4
 8006af4:	4602      	mov	r2, r0
 8006af6:	460b      	mov	r3, r1
 8006af8:	f040 8117 	bne.w	8006d2a <_dtoa_r+0x6e2>
 8006afc:	f7f9 fbc6 	bl	800028c <__adddf3>
 8006b00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b04:	4604      	mov	r4, r0
 8006b06:	460d      	mov	r5, r1
 8006b08:	f7fa f806 	bl	8000b18 <__aeabi_dcmpgt>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	f040 80f9 	bne.w	8006d04 <_dtoa_r+0x6bc>
 8006b12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b16:	4620      	mov	r0, r4
 8006b18:	4629      	mov	r1, r5
 8006b1a:	f7f9 ffd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b1e:	b118      	cbz	r0, 8006b28 <_dtoa_r+0x4e0>
 8006b20:	f018 0f01 	tst.w	r8, #1
 8006b24:	f040 80ee 	bne.w	8006d04 <_dtoa_r+0x6bc>
 8006b28:	4649      	mov	r1, r9
 8006b2a:	4658      	mov	r0, fp
 8006b2c:	f000 fc90 	bl	8007450 <_Bfree>
 8006b30:	2300      	movs	r3, #0
 8006b32:	7033      	strb	r3, [r6, #0]
 8006b34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006b36:	3701      	adds	r7, #1
 8006b38:	601f      	str	r7, [r3, #0]
 8006b3a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f000 831d 	beq.w	800717c <_dtoa_r+0xb34>
 8006b42:	601e      	str	r6, [r3, #0]
 8006b44:	e31a      	b.n	800717c <_dtoa_r+0xb34>
 8006b46:	07e2      	lsls	r2, r4, #31
 8006b48:	d505      	bpl.n	8006b56 <_dtoa_r+0x50e>
 8006b4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b4e:	f7f9 fd53 	bl	80005f8 <__aeabi_dmul>
 8006b52:	3601      	adds	r6, #1
 8006b54:	2301      	movs	r3, #1
 8006b56:	1064      	asrs	r4, r4, #1
 8006b58:	3508      	adds	r5, #8
 8006b5a:	e73f      	b.n	80069dc <_dtoa_r+0x394>
 8006b5c:	2602      	movs	r6, #2
 8006b5e:	e742      	b.n	80069e6 <_dtoa_r+0x39e>
 8006b60:	9c07      	ldr	r4, [sp, #28]
 8006b62:	9704      	str	r7, [sp, #16]
 8006b64:	e761      	b.n	8006a2a <_dtoa_r+0x3e2>
 8006b66:	4b27      	ldr	r3, [pc, #156]	@ (8006c04 <_dtoa_r+0x5bc>)
 8006b68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b6e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b72:	4454      	add	r4, sl
 8006b74:	2900      	cmp	r1, #0
 8006b76:	d053      	beq.n	8006c20 <_dtoa_r+0x5d8>
 8006b78:	4928      	ldr	r1, [pc, #160]	@ (8006c1c <_dtoa_r+0x5d4>)
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	f7f9 fe66 	bl	800084c <__aeabi_ddiv>
 8006b80:	4633      	mov	r3, r6
 8006b82:	462a      	mov	r2, r5
 8006b84:	f7f9 fb80 	bl	8000288 <__aeabi_dsub>
 8006b88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006b8c:	4656      	mov	r6, sl
 8006b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b92:	f7f9 ffe1 	bl	8000b58 <__aeabi_d2iz>
 8006b96:	4605      	mov	r5, r0
 8006b98:	f7f9 fcc4 	bl	8000524 <__aeabi_i2d>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ba4:	f7f9 fb70 	bl	8000288 <__aeabi_dsub>
 8006ba8:	3530      	adds	r5, #48	@ 0x30
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006bb2:	f806 5b01 	strb.w	r5, [r6], #1
 8006bb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006bba:	f7f9 ff8f 	bl	8000adc <__aeabi_dcmplt>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	d171      	bne.n	8006ca6 <_dtoa_r+0x65e>
 8006bc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006bc6:	4911      	ldr	r1, [pc, #68]	@ (8006c0c <_dtoa_r+0x5c4>)
 8006bc8:	2000      	movs	r0, #0
 8006bca:	f7f9 fb5d 	bl	8000288 <__aeabi_dsub>
 8006bce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006bd2:	f7f9 ff83 	bl	8000adc <__aeabi_dcmplt>
 8006bd6:	2800      	cmp	r0, #0
 8006bd8:	f040 8095 	bne.w	8006d06 <_dtoa_r+0x6be>
 8006bdc:	42a6      	cmp	r6, r4
 8006bde:	f43f af50 	beq.w	8006a82 <_dtoa_r+0x43a>
 8006be2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006be6:	4b0a      	ldr	r3, [pc, #40]	@ (8006c10 <_dtoa_r+0x5c8>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	f7f9 fd05 	bl	80005f8 <__aeabi_dmul>
 8006bee:	4b08      	ldr	r3, [pc, #32]	@ (8006c10 <_dtoa_r+0x5c8>)
 8006bf0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bfa:	f7f9 fcfd 	bl	80005f8 <__aeabi_dmul>
 8006bfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c02:	e7c4      	b.n	8006b8e <_dtoa_r+0x546>
 8006c04:	08009df8 	.word	0x08009df8
 8006c08:	08009dd0 	.word	0x08009dd0
 8006c0c:	3ff00000 	.word	0x3ff00000
 8006c10:	40240000 	.word	0x40240000
 8006c14:	401c0000 	.word	0x401c0000
 8006c18:	40140000 	.word	0x40140000
 8006c1c:	3fe00000 	.word	0x3fe00000
 8006c20:	4631      	mov	r1, r6
 8006c22:	4628      	mov	r0, r5
 8006c24:	f7f9 fce8 	bl	80005f8 <__aeabi_dmul>
 8006c28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006c2c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006c2e:	4656      	mov	r6, sl
 8006c30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c34:	f7f9 ff90 	bl	8000b58 <__aeabi_d2iz>
 8006c38:	4605      	mov	r5, r0
 8006c3a:	f7f9 fc73 	bl	8000524 <__aeabi_i2d>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c46:	f7f9 fb1f 	bl	8000288 <__aeabi_dsub>
 8006c4a:	3530      	adds	r5, #48	@ 0x30
 8006c4c:	f806 5b01 	strb.w	r5, [r6], #1
 8006c50:	4602      	mov	r2, r0
 8006c52:	460b      	mov	r3, r1
 8006c54:	42a6      	cmp	r6, r4
 8006c56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c5a:	f04f 0200 	mov.w	r2, #0
 8006c5e:	d124      	bne.n	8006caa <_dtoa_r+0x662>
 8006c60:	4bac      	ldr	r3, [pc, #688]	@ (8006f14 <_dtoa_r+0x8cc>)
 8006c62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006c66:	f7f9 fb11 	bl	800028c <__adddf3>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c72:	f7f9 ff51 	bl	8000b18 <__aeabi_dcmpgt>
 8006c76:	2800      	cmp	r0, #0
 8006c78:	d145      	bne.n	8006d06 <_dtoa_r+0x6be>
 8006c7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006c7e:	49a5      	ldr	r1, [pc, #660]	@ (8006f14 <_dtoa_r+0x8cc>)
 8006c80:	2000      	movs	r0, #0
 8006c82:	f7f9 fb01 	bl	8000288 <__aeabi_dsub>
 8006c86:	4602      	mov	r2, r0
 8006c88:	460b      	mov	r3, r1
 8006c8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c8e:	f7f9 ff25 	bl	8000adc <__aeabi_dcmplt>
 8006c92:	2800      	cmp	r0, #0
 8006c94:	f43f aef5 	beq.w	8006a82 <_dtoa_r+0x43a>
 8006c98:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006c9a:	1e73      	subs	r3, r6, #1
 8006c9c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006c9e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006ca2:	2b30      	cmp	r3, #48	@ 0x30
 8006ca4:	d0f8      	beq.n	8006c98 <_dtoa_r+0x650>
 8006ca6:	9f04      	ldr	r7, [sp, #16]
 8006ca8:	e73e      	b.n	8006b28 <_dtoa_r+0x4e0>
 8006caa:	4b9b      	ldr	r3, [pc, #620]	@ (8006f18 <_dtoa_r+0x8d0>)
 8006cac:	f7f9 fca4 	bl	80005f8 <__aeabi_dmul>
 8006cb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cb4:	e7bc      	b.n	8006c30 <_dtoa_r+0x5e8>
 8006cb6:	d10c      	bne.n	8006cd2 <_dtoa_r+0x68a>
 8006cb8:	4b98      	ldr	r3, [pc, #608]	@ (8006f1c <_dtoa_r+0x8d4>)
 8006cba:	2200      	movs	r2, #0
 8006cbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cc0:	f7f9 fc9a 	bl	80005f8 <__aeabi_dmul>
 8006cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cc8:	f7f9 ff1c 	bl	8000b04 <__aeabi_dcmpge>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	f000 8157 	beq.w	8006f80 <_dtoa_r+0x938>
 8006cd2:	2400      	movs	r4, #0
 8006cd4:	4625      	mov	r5, r4
 8006cd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cd8:	43db      	mvns	r3, r3
 8006cda:	9304      	str	r3, [sp, #16]
 8006cdc:	4656      	mov	r6, sl
 8006cde:	2700      	movs	r7, #0
 8006ce0:	4621      	mov	r1, r4
 8006ce2:	4658      	mov	r0, fp
 8006ce4:	f000 fbb4 	bl	8007450 <_Bfree>
 8006ce8:	2d00      	cmp	r5, #0
 8006cea:	d0dc      	beq.n	8006ca6 <_dtoa_r+0x65e>
 8006cec:	b12f      	cbz	r7, 8006cfa <_dtoa_r+0x6b2>
 8006cee:	42af      	cmp	r7, r5
 8006cf0:	d003      	beq.n	8006cfa <_dtoa_r+0x6b2>
 8006cf2:	4639      	mov	r1, r7
 8006cf4:	4658      	mov	r0, fp
 8006cf6:	f000 fbab 	bl	8007450 <_Bfree>
 8006cfa:	4629      	mov	r1, r5
 8006cfc:	4658      	mov	r0, fp
 8006cfe:	f000 fba7 	bl	8007450 <_Bfree>
 8006d02:	e7d0      	b.n	8006ca6 <_dtoa_r+0x65e>
 8006d04:	9704      	str	r7, [sp, #16]
 8006d06:	4633      	mov	r3, r6
 8006d08:	461e      	mov	r6, r3
 8006d0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d0e:	2a39      	cmp	r2, #57	@ 0x39
 8006d10:	d107      	bne.n	8006d22 <_dtoa_r+0x6da>
 8006d12:	459a      	cmp	sl, r3
 8006d14:	d1f8      	bne.n	8006d08 <_dtoa_r+0x6c0>
 8006d16:	9a04      	ldr	r2, [sp, #16]
 8006d18:	3201      	adds	r2, #1
 8006d1a:	9204      	str	r2, [sp, #16]
 8006d1c:	2230      	movs	r2, #48	@ 0x30
 8006d1e:	f88a 2000 	strb.w	r2, [sl]
 8006d22:	781a      	ldrb	r2, [r3, #0]
 8006d24:	3201      	adds	r2, #1
 8006d26:	701a      	strb	r2, [r3, #0]
 8006d28:	e7bd      	b.n	8006ca6 <_dtoa_r+0x65e>
 8006d2a:	4b7b      	ldr	r3, [pc, #492]	@ (8006f18 <_dtoa_r+0x8d0>)
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f7f9 fc63 	bl	80005f8 <__aeabi_dmul>
 8006d32:	2200      	movs	r2, #0
 8006d34:	2300      	movs	r3, #0
 8006d36:	4604      	mov	r4, r0
 8006d38:	460d      	mov	r5, r1
 8006d3a:	f7f9 fec5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	f43f aebb 	beq.w	8006aba <_dtoa_r+0x472>
 8006d44:	e6f0      	b.n	8006b28 <_dtoa_r+0x4e0>
 8006d46:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006d48:	2a00      	cmp	r2, #0
 8006d4a:	f000 80db 	beq.w	8006f04 <_dtoa_r+0x8bc>
 8006d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d50:	2a01      	cmp	r2, #1
 8006d52:	f300 80bf 	bgt.w	8006ed4 <_dtoa_r+0x88c>
 8006d56:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006d58:	2a00      	cmp	r2, #0
 8006d5a:	f000 80b7 	beq.w	8006ecc <_dtoa_r+0x884>
 8006d5e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006d62:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d64:	4646      	mov	r6, r8
 8006d66:	9a08      	ldr	r2, [sp, #32]
 8006d68:	2101      	movs	r1, #1
 8006d6a:	441a      	add	r2, r3
 8006d6c:	4658      	mov	r0, fp
 8006d6e:	4498      	add	r8, r3
 8006d70:	9208      	str	r2, [sp, #32]
 8006d72:	f000 fc6b 	bl	800764c <__i2b>
 8006d76:	4605      	mov	r5, r0
 8006d78:	b15e      	cbz	r6, 8006d92 <_dtoa_r+0x74a>
 8006d7a:	9b08      	ldr	r3, [sp, #32]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	dd08      	ble.n	8006d92 <_dtoa_r+0x74a>
 8006d80:	42b3      	cmp	r3, r6
 8006d82:	9a08      	ldr	r2, [sp, #32]
 8006d84:	bfa8      	it	ge
 8006d86:	4633      	movge	r3, r6
 8006d88:	eba8 0803 	sub.w	r8, r8, r3
 8006d8c:	1af6      	subs	r6, r6, r3
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	9308      	str	r3, [sp, #32]
 8006d92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d94:	b1f3      	cbz	r3, 8006dd4 <_dtoa_r+0x78c>
 8006d96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 80b7 	beq.w	8006f0c <_dtoa_r+0x8c4>
 8006d9e:	b18c      	cbz	r4, 8006dc4 <_dtoa_r+0x77c>
 8006da0:	4629      	mov	r1, r5
 8006da2:	4622      	mov	r2, r4
 8006da4:	4658      	mov	r0, fp
 8006da6:	f000 fd11 	bl	80077cc <__pow5mult>
 8006daa:	464a      	mov	r2, r9
 8006dac:	4601      	mov	r1, r0
 8006dae:	4605      	mov	r5, r0
 8006db0:	4658      	mov	r0, fp
 8006db2:	f000 fc61 	bl	8007678 <__multiply>
 8006db6:	4649      	mov	r1, r9
 8006db8:	9004      	str	r0, [sp, #16]
 8006dba:	4658      	mov	r0, fp
 8006dbc:	f000 fb48 	bl	8007450 <_Bfree>
 8006dc0:	9b04      	ldr	r3, [sp, #16]
 8006dc2:	4699      	mov	r9, r3
 8006dc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dc6:	1b1a      	subs	r2, r3, r4
 8006dc8:	d004      	beq.n	8006dd4 <_dtoa_r+0x78c>
 8006dca:	4649      	mov	r1, r9
 8006dcc:	4658      	mov	r0, fp
 8006dce:	f000 fcfd 	bl	80077cc <__pow5mult>
 8006dd2:	4681      	mov	r9, r0
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	4658      	mov	r0, fp
 8006dd8:	f000 fc38 	bl	800764c <__i2b>
 8006ddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dde:	4604      	mov	r4, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 81cf 	beq.w	8007184 <_dtoa_r+0xb3c>
 8006de6:	461a      	mov	r2, r3
 8006de8:	4601      	mov	r1, r0
 8006dea:	4658      	mov	r0, fp
 8006dec:	f000 fcee 	bl	80077cc <__pow5mult>
 8006df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	4604      	mov	r4, r0
 8006df6:	f300 8095 	bgt.w	8006f24 <_dtoa_r+0x8dc>
 8006dfa:	9b02      	ldr	r3, [sp, #8]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f040 8087 	bne.w	8006f10 <_dtoa_r+0x8c8>
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f040 8089 	bne.w	8006f20 <_dtoa_r+0x8d8>
 8006e0e:	9b03      	ldr	r3, [sp, #12]
 8006e10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e14:	0d1b      	lsrs	r3, r3, #20
 8006e16:	051b      	lsls	r3, r3, #20
 8006e18:	b12b      	cbz	r3, 8006e26 <_dtoa_r+0x7de>
 8006e1a:	9b08      	ldr	r3, [sp, #32]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	9308      	str	r3, [sp, #32]
 8006e20:	f108 0801 	add.w	r8, r8, #1
 8006e24:	2301      	movs	r3, #1
 8006e26:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	f000 81b0 	beq.w	8007190 <_dtoa_r+0xb48>
 8006e30:	6923      	ldr	r3, [r4, #16]
 8006e32:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e36:	6918      	ldr	r0, [r3, #16]
 8006e38:	f000 fbbc 	bl	80075b4 <__hi0bits>
 8006e3c:	f1c0 0020 	rsb	r0, r0, #32
 8006e40:	9b08      	ldr	r3, [sp, #32]
 8006e42:	4418      	add	r0, r3
 8006e44:	f010 001f 	ands.w	r0, r0, #31
 8006e48:	d077      	beq.n	8006f3a <_dtoa_r+0x8f2>
 8006e4a:	f1c0 0320 	rsb	r3, r0, #32
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	dd6b      	ble.n	8006f2a <_dtoa_r+0x8e2>
 8006e52:	9b08      	ldr	r3, [sp, #32]
 8006e54:	f1c0 001c 	rsb	r0, r0, #28
 8006e58:	4403      	add	r3, r0
 8006e5a:	4480      	add	r8, r0
 8006e5c:	4406      	add	r6, r0
 8006e5e:	9308      	str	r3, [sp, #32]
 8006e60:	f1b8 0f00 	cmp.w	r8, #0
 8006e64:	dd05      	ble.n	8006e72 <_dtoa_r+0x82a>
 8006e66:	4649      	mov	r1, r9
 8006e68:	4642      	mov	r2, r8
 8006e6a:	4658      	mov	r0, fp
 8006e6c:	f000 fd08 	bl	8007880 <__lshift>
 8006e70:	4681      	mov	r9, r0
 8006e72:	9b08      	ldr	r3, [sp, #32]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	dd05      	ble.n	8006e84 <_dtoa_r+0x83c>
 8006e78:	4621      	mov	r1, r4
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	4658      	mov	r0, fp
 8006e7e:	f000 fcff 	bl	8007880 <__lshift>
 8006e82:	4604      	mov	r4, r0
 8006e84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d059      	beq.n	8006f3e <_dtoa_r+0x8f6>
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	4648      	mov	r0, r9
 8006e8e:	f000 fd63 	bl	8007958 <__mcmp>
 8006e92:	2800      	cmp	r0, #0
 8006e94:	da53      	bge.n	8006f3e <_dtoa_r+0x8f6>
 8006e96:	1e7b      	subs	r3, r7, #1
 8006e98:	9304      	str	r3, [sp, #16]
 8006e9a:	4649      	mov	r1, r9
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	220a      	movs	r2, #10
 8006ea0:	4658      	mov	r0, fp
 8006ea2:	f000 faf7 	bl	8007494 <__multadd>
 8006ea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ea8:	4681      	mov	r9, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f000 8172 	beq.w	8007194 <_dtoa_r+0xb4c>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	220a      	movs	r2, #10
 8006eb6:	4658      	mov	r0, fp
 8006eb8:	f000 faec 	bl	8007494 <__multadd>
 8006ebc:	9b00      	ldr	r3, [sp, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	dc67      	bgt.n	8006f94 <_dtoa_r+0x94c>
 8006ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	dc41      	bgt.n	8006f4e <_dtoa_r+0x906>
 8006eca:	e063      	b.n	8006f94 <_dtoa_r+0x94c>
 8006ecc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006ece:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006ed2:	e746      	b.n	8006d62 <_dtoa_r+0x71a>
 8006ed4:	9b07      	ldr	r3, [sp, #28]
 8006ed6:	1e5c      	subs	r4, r3, #1
 8006ed8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eda:	42a3      	cmp	r3, r4
 8006edc:	bfbf      	itttt	lt
 8006ede:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006ee0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006ee2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006ee4:	1ae3      	sublt	r3, r4, r3
 8006ee6:	bfb4      	ite	lt
 8006ee8:	18d2      	addlt	r2, r2, r3
 8006eea:	1b1c      	subge	r4, r3, r4
 8006eec:	9b07      	ldr	r3, [sp, #28]
 8006eee:	bfbc      	itt	lt
 8006ef0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006ef2:	2400      	movlt	r4, #0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	bfb5      	itete	lt
 8006ef8:	eba8 0603 	sublt.w	r6, r8, r3
 8006efc:	9b07      	ldrge	r3, [sp, #28]
 8006efe:	2300      	movlt	r3, #0
 8006f00:	4646      	movge	r6, r8
 8006f02:	e730      	b.n	8006d66 <_dtoa_r+0x71e>
 8006f04:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006f06:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006f08:	4646      	mov	r6, r8
 8006f0a:	e735      	b.n	8006d78 <_dtoa_r+0x730>
 8006f0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f0e:	e75c      	b.n	8006dca <_dtoa_r+0x782>
 8006f10:	2300      	movs	r3, #0
 8006f12:	e788      	b.n	8006e26 <_dtoa_r+0x7de>
 8006f14:	3fe00000 	.word	0x3fe00000
 8006f18:	40240000 	.word	0x40240000
 8006f1c:	40140000 	.word	0x40140000
 8006f20:	9b02      	ldr	r3, [sp, #8]
 8006f22:	e780      	b.n	8006e26 <_dtoa_r+0x7de>
 8006f24:	2300      	movs	r3, #0
 8006f26:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f28:	e782      	b.n	8006e30 <_dtoa_r+0x7e8>
 8006f2a:	d099      	beq.n	8006e60 <_dtoa_r+0x818>
 8006f2c:	9a08      	ldr	r2, [sp, #32]
 8006f2e:	331c      	adds	r3, #28
 8006f30:	441a      	add	r2, r3
 8006f32:	4498      	add	r8, r3
 8006f34:	441e      	add	r6, r3
 8006f36:	9208      	str	r2, [sp, #32]
 8006f38:	e792      	b.n	8006e60 <_dtoa_r+0x818>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	e7f6      	b.n	8006f2c <_dtoa_r+0x8e4>
 8006f3e:	9b07      	ldr	r3, [sp, #28]
 8006f40:	9704      	str	r7, [sp, #16]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	dc20      	bgt.n	8006f88 <_dtoa_r+0x940>
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	dd1e      	ble.n	8006f8c <_dtoa_r+0x944>
 8006f4e:	9b00      	ldr	r3, [sp, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f47f aec0 	bne.w	8006cd6 <_dtoa_r+0x68e>
 8006f56:	4621      	mov	r1, r4
 8006f58:	2205      	movs	r2, #5
 8006f5a:	4658      	mov	r0, fp
 8006f5c:	f000 fa9a 	bl	8007494 <__multadd>
 8006f60:	4601      	mov	r1, r0
 8006f62:	4604      	mov	r4, r0
 8006f64:	4648      	mov	r0, r9
 8006f66:	f000 fcf7 	bl	8007958 <__mcmp>
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	f77f aeb3 	ble.w	8006cd6 <_dtoa_r+0x68e>
 8006f70:	4656      	mov	r6, sl
 8006f72:	2331      	movs	r3, #49	@ 0x31
 8006f74:	f806 3b01 	strb.w	r3, [r6], #1
 8006f78:	9b04      	ldr	r3, [sp, #16]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	9304      	str	r3, [sp, #16]
 8006f7e:	e6ae      	b.n	8006cde <_dtoa_r+0x696>
 8006f80:	9c07      	ldr	r4, [sp, #28]
 8006f82:	9704      	str	r7, [sp, #16]
 8006f84:	4625      	mov	r5, r4
 8006f86:	e7f3      	b.n	8006f70 <_dtoa_r+0x928>
 8006f88:	9b07      	ldr	r3, [sp, #28]
 8006f8a:	9300      	str	r3, [sp, #0]
 8006f8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	f000 8104 	beq.w	800719c <_dtoa_r+0xb54>
 8006f94:	2e00      	cmp	r6, #0
 8006f96:	dd05      	ble.n	8006fa4 <_dtoa_r+0x95c>
 8006f98:	4629      	mov	r1, r5
 8006f9a:	4632      	mov	r2, r6
 8006f9c:	4658      	mov	r0, fp
 8006f9e:	f000 fc6f 	bl	8007880 <__lshift>
 8006fa2:	4605      	mov	r5, r0
 8006fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d05a      	beq.n	8007060 <_dtoa_r+0xa18>
 8006faa:	6869      	ldr	r1, [r5, #4]
 8006fac:	4658      	mov	r0, fp
 8006fae:	f000 fa0f 	bl	80073d0 <_Balloc>
 8006fb2:	4606      	mov	r6, r0
 8006fb4:	b928      	cbnz	r0, 8006fc2 <_dtoa_r+0x97a>
 8006fb6:	4b84      	ldr	r3, [pc, #528]	@ (80071c8 <_dtoa_r+0xb80>)
 8006fb8:	4602      	mov	r2, r0
 8006fba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006fbe:	f7ff bb5a 	b.w	8006676 <_dtoa_r+0x2e>
 8006fc2:	692a      	ldr	r2, [r5, #16]
 8006fc4:	3202      	adds	r2, #2
 8006fc6:	0092      	lsls	r2, r2, #2
 8006fc8:	f105 010c 	add.w	r1, r5, #12
 8006fcc:	300c      	adds	r0, #12
 8006fce:	f001 ff87 	bl	8008ee0 <memcpy>
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	4631      	mov	r1, r6
 8006fd6:	4658      	mov	r0, fp
 8006fd8:	f000 fc52 	bl	8007880 <__lshift>
 8006fdc:	f10a 0301 	add.w	r3, sl, #1
 8006fe0:	9307      	str	r3, [sp, #28]
 8006fe2:	9b00      	ldr	r3, [sp, #0]
 8006fe4:	4453      	add	r3, sl
 8006fe6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006fe8:	9b02      	ldr	r3, [sp, #8]
 8006fea:	f003 0301 	and.w	r3, r3, #1
 8006fee:	462f      	mov	r7, r5
 8006ff0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ff2:	4605      	mov	r5, r0
 8006ff4:	9b07      	ldr	r3, [sp, #28]
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	4648      	mov	r0, r9
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	f7ff fa99 	bl	8006534 <quorem>
 8007002:	4639      	mov	r1, r7
 8007004:	9002      	str	r0, [sp, #8]
 8007006:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800700a:	4648      	mov	r0, r9
 800700c:	f000 fca4 	bl	8007958 <__mcmp>
 8007010:	462a      	mov	r2, r5
 8007012:	9008      	str	r0, [sp, #32]
 8007014:	4621      	mov	r1, r4
 8007016:	4658      	mov	r0, fp
 8007018:	f000 fcba 	bl	8007990 <__mdiff>
 800701c:	68c2      	ldr	r2, [r0, #12]
 800701e:	4606      	mov	r6, r0
 8007020:	bb02      	cbnz	r2, 8007064 <_dtoa_r+0xa1c>
 8007022:	4601      	mov	r1, r0
 8007024:	4648      	mov	r0, r9
 8007026:	f000 fc97 	bl	8007958 <__mcmp>
 800702a:	4602      	mov	r2, r0
 800702c:	4631      	mov	r1, r6
 800702e:	4658      	mov	r0, fp
 8007030:	920e      	str	r2, [sp, #56]	@ 0x38
 8007032:	f000 fa0d 	bl	8007450 <_Bfree>
 8007036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007038:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800703a:	9e07      	ldr	r6, [sp, #28]
 800703c:	ea43 0102 	orr.w	r1, r3, r2
 8007040:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007042:	4319      	orrs	r1, r3
 8007044:	d110      	bne.n	8007068 <_dtoa_r+0xa20>
 8007046:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800704a:	d029      	beq.n	80070a0 <_dtoa_r+0xa58>
 800704c:	9b08      	ldr	r3, [sp, #32]
 800704e:	2b00      	cmp	r3, #0
 8007050:	dd02      	ble.n	8007058 <_dtoa_r+0xa10>
 8007052:	9b02      	ldr	r3, [sp, #8]
 8007054:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007058:	9b00      	ldr	r3, [sp, #0]
 800705a:	f883 8000 	strb.w	r8, [r3]
 800705e:	e63f      	b.n	8006ce0 <_dtoa_r+0x698>
 8007060:	4628      	mov	r0, r5
 8007062:	e7bb      	b.n	8006fdc <_dtoa_r+0x994>
 8007064:	2201      	movs	r2, #1
 8007066:	e7e1      	b.n	800702c <_dtoa_r+0x9e4>
 8007068:	9b08      	ldr	r3, [sp, #32]
 800706a:	2b00      	cmp	r3, #0
 800706c:	db04      	blt.n	8007078 <_dtoa_r+0xa30>
 800706e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007070:	430b      	orrs	r3, r1
 8007072:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007074:	430b      	orrs	r3, r1
 8007076:	d120      	bne.n	80070ba <_dtoa_r+0xa72>
 8007078:	2a00      	cmp	r2, #0
 800707a:	dded      	ble.n	8007058 <_dtoa_r+0xa10>
 800707c:	4649      	mov	r1, r9
 800707e:	2201      	movs	r2, #1
 8007080:	4658      	mov	r0, fp
 8007082:	f000 fbfd 	bl	8007880 <__lshift>
 8007086:	4621      	mov	r1, r4
 8007088:	4681      	mov	r9, r0
 800708a:	f000 fc65 	bl	8007958 <__mcmp>
 800708e:	2800      	cmp	r0, #0
 8007090:	dc03      	bgt.n	800709a <_dtoa_r+0xa52>
 8007092:	d1e1      	bne.n	8007058 <_dtoa_r+0xa10>
 8007094:	f018 0f01 	tst.w	r8, #1
 8007098:	d0de      	beq.n	8007058 <_dtoa_r+0xa10>
 800709a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800709e:	d1d8      	bne.n	8007052 <_dtoa_r+0xa0a>
 80070a0:	9a00      	ldr	r2, [sp, #0]
 80070a2:	2339      	movs	r3, #57	@ 0x39
 80070a4:	7013      	strb	r3, [r2, #0]
 80070a6:	4633      	mov	r3, r6
 80070a8:	461e      	mov	r6, r3
 80070aa:	3b01      	subs	r3, #1
 80070ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80070b0:	2a39      	cmp	r2, #57	@ 0x39
 80070b2:	d052      	beq.n	800715a <_dtoa_r+0xb12>
 80070b4:	3201      	adds	r2, #1
 80070b6:	701a      	strb	r2, [r3, #0]
 80070b8:	e612      	b.n	8006ce0 <_dtoa_r+0x698>
 80070ba:	2a00      	cmp	r2, #0
 80070bc:	dd07      	ble.n	80070ce <_dtoa_r+0xa86>
 80070be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80070c2:	d0ed      	beq.n	80070a0 <_dtoa_r+0xa58>
 80070c4:	9a00      	ldr	r2, [sp, #0]
 80070c6:	f108 0301 	add.w	r3, r8, #1
 80070ca:	7013      	strb	r3, [r2, #0]
 80070cc:	e608      	b.n	8006ce0 <_dtoa_r+0x698>
 80070ce:	9b07      	ldr	r3, [sp, #28]
 80070d0:	9a07      	ldr	r2, [sp, #28]
 80070d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80070d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070d8:	4293      	cmp	r3, r2
 80070da:	d028      	beq.n	800712e <_dtoa_r+0xae6>
 80070dc:	4649      	mov	r1, r9
 80070de:	2300      	movs	r3, #0
 80070e0:	220a      	movs	r2, #10
 80070e2:	4658      	mov	r0, fp
 80070e4:	f000 f9d6 	bl	8007494 <__multadd>
 80070e8:	42af      	cmp	r7, r5
 80070ea:	4681      	mov	r9, r0
 80070ec:	f04f 0300 	mov.w	r3, #0
 80070f0:	f04f 020a 	mov.w	r2, #10
 80070f4:	4639      	mov	r1, r7
 80070f6:	4658      	mov	r0, fp
 80070f8:	d107      	bne.n	800710a <_dtoa_r+0xac2>
 80070fa:	f000 f9cb 	bl	8007494 <__multadd>
 80070fe:	4607      	mov	r7, r0
 8007100:	4605      	mov	r5, r0
 8007102:	9b07      	ldr	r3, [sp, #28]
 8007104:	3301      	adds	r3, #1
 8007106:	9307      	str	r3, [sp, #28]
 8007108:	e774      	b.n	8006ff4 <_dtoa_r+0x9ac>
 800710a:	f000 f9c3 	bl	8007494 <__multadd>
 800710e:	4629      	mov	r1, r5
 8007110:	4607      	mov	r7, r0
 8007112:	2300      	movs	r3, #0
 8007114:	220a      	movs	r2, #10
 8007116:	4658      	mov	r0, fp
 8007118:	f000 f9bc 	bl	8007494 <__multadd>
 800711c:	4605      	mov	r5, r0
 800711e:	e7f0      	b.n	8007102 <_dtoa_r+0xaba>
 8007120:	9b00      	ldr	r3, [sp, #0]
 8007122:	2b00      	cmp	r3, #0
 8007124:	bfcc      	ite	gt
 8007126:	461e      	movgt	r6, r3
 8007128:	2601      	movle	r6, #1
 800712a:	4456      	add	r6, sl
 800712c:	2700      	movs	r7, #0
 800712e:	4649      	mov	r1, r9
 8007130:	2201      	movs	r2, #1
 8007132:	4658      	mov	r0, fp
 8007134:	f000 fba4 	bl	8007880 <__lshift>
 8007138:	4621      	mov	r1, r4
 800713a:	4681      	mov	r9, r0
 800713c:	f000 fc0c 	bl	8007958 <__mcmp>
 8007140:	2800      	cmp	r0, #0
 8007142:	dcb0      	bgt.n	80070a6 <_dtoa_r+0xa5e>
 8007144:	d102      	bne.n	800714c <_dtoa_r+0xb04>
 8007146:	f018 0f01 	tst.w	r8, #1
 800714a:	d1ac      	bne.n	80070a6 <_dtoa_r+0xa5e>
 800714c:	4633      	mov	r3, r6
 800714e:	461e      	mov	r6, r3
 8007150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007154:	2a30      	cmp	r2, #48	@ 0x30
 8007156:	d0fa      	beq.n	800714e <_dtoa_r+0xb06>
 8007158:	e5c2      	b.n	8006ce0 <_dtoa_r+0x698>
 800715a:	459a      	cmp	sl, r3
 800715c:	d1a4      	bne.n	80070a8 <_dtoa_r+0xa60>
 800715e:	9b04      	ldr	r3, [sp, #16]
 8007160:	3301      	adds	r3, #1
 8007162:	9304      	str	r3, [sp, #16]
 8007164:	2331      	movs	r3, #49	@ 0x31
 8007166:	f88a 3000 	strb.w	r3, [sl]
 800716a:	e5b9      	b.n	8006ce0 <_dtoa_r+0x698>
 800716c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800716e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80071cc <_dtoa_r+0xb84>
 8007172:	b11b      	cbz	r3, 800717c <_dtoa_r+0xb34>
 8007174:	f10a 0308 	add.w	r3, sl, #8
 8007178:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800717a:	6013      	str	r3, [r2, #0]
 800717c:	4650      	mov	r0, sl
 800717e:	b019      	add	sp, #100	@ 0x64
 8007180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007184:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007186:	2b01      	cmp	r3, #1
 8007188:	f77f ae37 	ble.w	8006dfa <_dtoa_r+0x7b2>
 800718c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800718e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007190:	2001      	movs	r0, #1
 8007192:	e655      	b.n	8006e40 <_dtoa_r+0x7f8>
 8007194:	9b00      	ldr	r3, [sp, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	f77f aed6 	ble.w	8006f48 <_dtoa_r+0x900>
 800719c:	4656      	mov	r6, sl
 800719e:	4621      	mov	r1, r4
 80071a0:	4648      	mov	r0, r9
 80071a2:	f7ff f9c7 	bl	8006534 <quorem>
 80071a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80071aa:	f806 8b01 	strb.w	r8, [r6], #1
 80071ae:	9b00      	ldr	r3, [sp, #0]
 80071b0:	eba6 020a 	sub.w	r2, r6, sl
 80071b4:	4293      	cmp	r3, r2
 80071b6:	ddb3      	ble.n	8007120 <_dtoa_r+0xad8>
 80071b8:	4649      	mov	r1, r9
 80071ba:	2300      	movs	r3, #0
 80071bc:	220a      	movs	r2, #10
 80071be:	4658      	mov	r0, fp
 80071c0:	f000 f968 	bl	8007494 <__multadd>
 80071c4:	4681      	mov	r9, r0
 80071c6:	e7ea      	b.n	800719e <_dtoa_r+0xb56>
 80071c8:	08009d55 	.word	0x08009d55
 80071cc:	08009cf0 	.word	0x08009cf0

080071d0 <_free_r>:
 80071d0:	b538      	push	{r3, r4, r5, lr}
 80071d2:	4605      	mov	r5, r0
 80071d4:	2900      	cmp	r1, #0
 80071d6:	d041      	beq.n	800725c <_free_r+0x8c>
 80071d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071dc:	1f0c      	subs	r4, r1, #4
 80071de:	2b00      	cmp	r3, #0
 80071e0:	bfb8      	it	lt
 80071e2:	18e4      	addlt	r4, r4, r3
 80071e4:	f000 f8e8 	bl	80073b8 <__malloc_lock>
 80071e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007260 <_free_r+0x90>)
 80071ea:	6813      	ldr	r3, [r2, #0]
 80071ec:	b933      	cbnz	r3, 80071fc <_free_r+0x2c>
 80071ee:	6063      	str	r3, [r4, #4]
 80071f0:	6014      	str	r4, [r2, #0]
 80071f2:	4628      	mov	r0, r5
 80071f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071f8:	f000 b8e4 	b.w	80073c4 <__malloc_unlock>
 80071fc:	42a3      	cmp	r3, r4
 80071fe:	d908      	bls.n	8007212 <_free_r+0x42>
 8007200:	6820      	ldr	r0, [r4, #0]
 8007202:	1821      	adds	r1, r4, r0
 8007204:	428b      	cmp	r3, r1
 8007206:	bf01      	itttt	eq
 8007208:	6819      	ldreq	r1, [r3, #0]
 800720a:	685b      	ldreq	r3, [r3, #4]
 800720c:	1809      	addeq	r1, r1, r0
 800720e:	6021      	streq	r1, [r4, #0]
 8007210:	e7ed      	b.n	80071ee <_free_r+0x1e>
 8007212:	461a      	mov	r2, r3
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	b10b      	cbz	r3, 800721c <_free_r+0x4c>
 8007218:	42a3      	cmp	r3, r4
 800721a:	d9fa      	bls.n	8007212 <_free_r+0x42>
 800721c:	6811      	ldr	r1, [r2, #0]
 800721e:	1850      	adds	r0, r2, r1
 8007220:	42a0      	cmp	r0, r4
 8007222:	d10b      	bne.n	800723c <_free_r+0x6c>
 8007224:	6820      	ldr	r0, [r4, #0]
 8007226:	4401      	add	r1, r0
 8007228:	1850      	adds	r0, r2, r1
 800722a:	4283      	cmp	r3, r0
 800722c:	6011      	str	r1, [r2, #0]
 800722e:	d1e0      	bne.n	80071f2 <_free_r+0x22>
 8007230:	6818      	ldr	r0, [r3, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	6053      	str	r3, [r2, #4]
 8007236:	4408      	add	r0, r1
 8007238:	6010      	str	r0, [r2, #0]
 800723a:	e7da      	b.n	80071f2 <_free_r+0x22>
 800723c:	d902      	bls.n	8007244 <_free_r+0x74>
 800723e:	230c      	movs	r3, #12
 8007240:	602b      	str	r3, [r5, #0]
 8007242:	e7d6      	b.n	80071f2 <_free_r+0x22>
 8007244:	6820      	ldr	r0, [r4, #0]
 8007246:	1821      	adds	r1, r4, r0
 8007248:	428b      	cmp	r3, r1
 800724a:	bf04      	itt	eq
 800724c:	6819      	ldreq	r1, [r3, #0]
 800724e:	685b      	ldreq	r3, [r3, #4]
 8007250:	6063      	str	r3, [r4, #4]
 8007252:	bf04      	itt	eq
 8007254:	1809      	addeq	r1, r1, r0
 8007256:	6021      	streq	r1, [r4, #0]
 8007258:	6054      	str	r4, [r2, #4]
 800725a:	e7ca      	b.n	80071f2 <_free_r+0x22>
 800725c:	bd38      	pop	{r3, r4, r5, pc}
 800725e:	bf00      	nop
 8007260:	200004e0 	.word	0x200004e0

08007264 <malloc>:
 8007264:	4b02      	ldr	r3, [pc, #8]	@ (8007270 <malloc+0xc>)
 8007266:	4601      	mov	r1, r0
 8007268:	6818      	ldr	r0, [r3, #0]
 800726a:	f000 b825 	b.w	80072b8 <_malloc_r>
 800726e:	bf00      	nop
 8007270:	20000028 	.word	0x20000028

08007274 <sbrk_aligned>:
 8007274:	b570      	push	{r4, r5, r6, lr}
 8007276:	4e0f      	ldr	r6, [pc, #60]	@ (80072b4 <sbrk_aligned+0x40>)
 8007278:	460c      	mov	r4, r1
 800727a:	6831      	ldr	r1, [r6, #0]
 800727c:	4605      	mov	r5, r0
 800727e:	b911      	cbnz	r1, 8007286 <sbrk_aligned+0x12>
 8007280:	f001 fe1e 	bl	8008ec0 <_sbrk_r>
 8007284:	6030      	str	r0, [r6, #0]
 8007286:	4621      	mov	r1, r4
 8007288:	4628      	mov	r0, r5
 800728a:	f001 fe19 	bl	8008ec0 <_sbrk_r>
 800728e:	1c43      	adds	r3, r0, #1
 8007290:	d103      	bne.n	800729a <sbrk_aligned+0x26>
 8007292:	f04f 34ff 	mov.w	r4, #4294967295
 8007296:	4620      	mov	r0, r4
 8007298:	bd70      	pop	{r4, r5, r6, pc}
 800729a:	1cc4      	adds	r4, r0, #3
 800729c:	f024 0403 	bic.w	r4, r4, #3
 80072a0:	42a0      	cmp	r0, r4
 80072a2:	d0f8      	beq.n	8007296 <sbrk_aligned+0x22>
 80072a4:	1a21      	subs	r1, r4, r0
 80072a6:	4628      	mov	r0, r5
 80072a8:	f001 fe0a 	bl	8008ec0 <_sbrk_r>
 80072ac:	3001      	adds	r0, #1
 80072ae:	d1f2      	bne.n	8007296 <sbrk_aligned+0x22>
 80072b0:	e7ef      	b.n	8007292 <sbrk_aligned+0x1e>
 80072b2:	bf00      	nop
 80072b4:	200004dc 	.word	0x200004dc

080072b8 <_malloc_r>:
 80072b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072bc:	1ccd      	adds	r5, r1, #3
 80072be:	f025 0503 	bic.w	r5, r5, #3
 80072c2:	3508      	adds	r5, #8
 80072c4:	2d0c      	cmp	r5, #12
 80072c6:	bf38      	it	cc
 80072c8:	250c      	movcc	r5, #12
 80072ca:	2d00      	cmp	r5, #0
 80072cc:	4606      	mov	r6, r0
 80072ce:	db01      	blt.n	80072d4 <_malloc_r+0x1c>
 80072d0:	42a9      	cmp	r1, r5
 80072d2:	d904      	bls.n	80072de <_malloc_r+0x26>
 80072d4:	230c      	movs	r3, #12
 80072d6:	6033      	str	r3, [r6, #0]
 80072d8:	2000      	movs	r0, #0
 80072da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073b4 <_malloc_r+0xfc>
 80072e2:	f000 f869 	bl	80073b8 <__malloc_lock>
 80072e6:	f8d8 3000 	ldr.w	r3, [r8]
 80072ea:	461c      	mov	r4, r3
 80072ec:	bb44      	cbnz	r4, 8007340 <_malloc_r+0x88>
 80072ee:	4629      	mov	r1, r5
 80072f0:	4630      	mov	r0, r6
 80072f2:	f7ff ffbf 	bl	8007274 <sbrk_aligned>
 80072f6:	1c43      	adds	r3, r0, #1
 80072f8:	4604      	mov	r4, r0
 80072fa:	d158      	bne.n	80073ae <_malloc_r+0xf6>
 80072fc:	f8d8 4000 	ldr.w	r4, [r8]
 8007300:	4627      	mov	r7, r4
 8007302:	2f00      	cmp	r7, #0
 8007304:	d143      	bne.n	800738e <_malloc_r+0xd6>
 8007306:	2c00      	cmp	r4, #0
 8007308:	d04b      	beq.n	80073a2 <_malloc_r+0xea>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	4639      	mov	r1, r7
 800730e:	4630      	mov	r0, r6
 8007310:	eb04 0903 	add.w	r9, r4, r3
 8007314:	f001 fdd4 	bl	8008ec0 <_sbrk_r>
 8007318:	4581      	cmp	r9, r0
 800731a:	d142      	bne.n	80073a2 <_malloc_r+0xea>
 800731c:	6821      	ldr	r1, [r4, #0]
 800731e:	1a6d      	subs	r5, r5, r1
 8007320:	4629      	mov	r1, r5
 8007322:	4630      	mov	r0, r6
 8007324:	f7ff ffa6 	bl	8007274 <sbrk_aligned>
 8007328:	3001      	adds	r0, #1
 800732a:	d03a      	beq.n	80073a2 <_malloc_r+0xea>
 800732c:	6823      	ldr	r3, [r4, #0]
 800732e:	442b      	add	r3, r5
 8007330:	6023      	str	r3, [r4, #0]
 8007332:	f8d8 3000 	ldr.w	r3, [r8]
 8007336:	685a      	ldr	r2, [r3, #4]
 8007338:	bb62      	cbnz	r2, 8007394 <_malloc_r+0xdc>
 800733a:	f8c8 7000 	str.w	r7, [r8]
 800733e:	e00f      	b.n	8007360 <_malloc_r+0xa8>
 8007340:	6822      	ldr	r2, [r4, #0]
 8007342:	1b52      	subs	r2, r2, r5
 8007344:	d420      	bmi.n	8007388 <_malloc_r+0xd0>
 8007346:	2a0b      	cmp	r2, #11
 8007348:	d917      	bls.n	800737a <_malloc_r+0xc2>
 800734a:	1961      	adds	r1, r4, r5
 800734c:	42a3      	cmp	r3, r4
 800734e:	6025      	str	r5, [r4, #0]
 8007350:	bf18      	it	ne
 8007352:	6059      	strne	r1, [r3, #4]
 8007354:	6863      	ldr	r3, [r4, #4]
 8007356:	bf08      	it	eq
 8007358:	f8c8 1000 	streq.w	r1, [r8]
 800735c:	5162      	str	r2, [r4, r5]
 800735e:	604b      	str	r3, [r1, #4]
 8007360:	4630      	mov	r0, r6
 8007362:	f000 f82f 	bl	80073c4 <__malloc_unlock>
 8007366:	f104 000b 	add.w	r0, r4, #11
 800736a:	1d23      	adds	r3, r4, #4
 800736c:	f020 0007 	bic.w	r0, r0, #7
 8007370:	1ac2      	subs	r2, r0, r3
 8007372:	bf1c      	itt	ne
 8007374:	1a1b      	subne	r3, r3, r0
 8007376:	50a3      	strne	r3, [r4, r2]
 8007378:	e7af      	b.n	80072da <_malloc_r+0x22>
 800737a:	6862      	ldr	r2, [r4, #4]
 800737c:	42a3      	cmp	r3, r4
 800737e:	bf0c      	ite	eq
 8007380:	f8c8 2000 	streq.w	r2, [r8]
 8007384:	605a      	strne	r2, [r3, #4]
 8007386:	e7eb      	b.n	8007360 <_malloc_r+0xa8>
 8007388:	4623      	mov	r3, r4
 800738a:	6864      	ldr	r4, [r4, #4]
 800738c:	e7ae      	b.n	80072ec <_malloc_r+0x34>
 800738e:	463c      	mov	r4, r7
 8007390:	687f      	ldr	r7, [r7, #4]
 8007392:	e7b6      	b.n	8007302 <_malloc_r+0x4a>
 8007394:	461a      	mov	r2, r3
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	42a3      	cmp	r3, r4
 800739a:	d1fb      	bne.n	8007394 <_malloc_r+0xdc>
 800739c:	2300      	movs	r3, #0
 800739e:	6053      	str	r3, [r2, #4]
 80073a0:	e7de      	b.n	8007360 <_malloc_r+0xa8>
 80073a2:	230c      	movs	r3, #12
 80073a4:	6033      	str	r3, [r6, #0]
 80073a6:	4630      	mov	r0, r6
 80073a8:	f000 f80c 	bl	80073c4 <__malloc_unlock>
 80073ac:	e794      	b.n	80072d8 <_malloc_r+0x20>
 80073ae:	6005      	str	r5, [r0, #0]
 80073b0:	e7d6      	b.n	8007360 <_malloc_r+0xa8>
 80073b2:	bf00      	nop
 80073b4:	200004e0 	.word	0x200004e0

080073b8 <__malloc_lock>:
 80073b8:	4801      	ldr	r0, [pc, #4]	@ (80073c0 <__malloc_lock+0x8>)
 80073ba:	f7ff b894 	b.w	80064e6 <__retarget_lock_acquire_recursive>
 80073be:	bf00      	nop
 80073c0:	200004d8 	.word	0x200004d8

080073c4 <__malloc_unlock>:
 80073c4:	4801      	ldr	r0, [pc, #4]	@ (80073cc <__malloc_unlock+0x8>)
 80073c6:	f7ff b88f 	b.w	80064e8 <__retarget_lock_release_recursive>
 80073ca:	bf00      	nop
 80073cc:	200004d8 	.word	0x200004d8

080073d0 <_Balloc>:
 80073d0:	b570      	push	{r4, r5, r6, lr}
 80073d2:	69c6      	ldr	r6, [r0, #28]
 80073d4:	4604      	mov	r4, r0
 80073d6:	460d      	mov	r5, r1
 80073d8:	b976      	cbnz	r6, 80073f8 <_Balloc+0x28>
 80073da:	2010      	movs	r0, #16
 80073dc:	f7ff ff42 	bl	8007264 <malloc>
 80073e0:	4602      	mov	r2, r0
 80073e2:	61e0      	str	r0, [r4, #28]
 80073e4:	b920      	cbnz	r0, 80073f0 <_Balloc+0x20>
 80073e6:	4b18      	ldr	r3, [pc, #96]	@ (8007448 <_Balloc+0x78>)
 80073e8:	4818      	ldr	r0, [pc, #96]	@ (800744c <_Balloc+0x7c>)
 80073ea:	216b      	movs	r1, #107	@ 0x6b
 80073ec:	f7ff f884 	bl	80064f8 <__assert_func>
 80073f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073f4:	6006      	str	r6, [r0, #0]
 80073f6:	60c6      	str	r6, [r0, #12]
 80073f8:	69e6      	ldr	r6, [r4, #28]
 80073fa:	68f3      	ldr	r3, [r6, #12]
 80073fc:	b183      	cbz	r3, 8007420 <_Balloc+0x50>
 80073fe:	69e3      	ldr	r3, [r4, #28]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007406:	b9b8      	cbnz	r0, 8007438 <_Balloc+0x68>
 8007408:	2101      	movs	r1, #1
 800740a:	fa01 f605 	lsl.w	r6, r1, r5
 800740e:	1d72      	adds	r2, r6, #5
 8007410:	0092      	lsls	r2, r2, #2
 8007412:	4620      	mov	r0, r4
 8007414:	f001 fd83 	bl	8008f1e <_calloc_r>
 8007418:	b160      	cbz	r0, 8007434 <_Balloc+0x64>
 800741a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800741e:	e00e      	b.n	800743e <_Balloc+0x6e>
 8007420:	2221      	movs	r2, #33	@ 0x21
 8007422:	2104      	movs	r1, #4
 8007424:	4620      	mov	r0, r4
 8007426:	f001 fd7a 	bl	8008f1e <_calloc_r>
 800742a:	69e3      	ldr	r3, [r4, #28]
 800742c:	60f0      	str	r0, [r6, #12]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1e4      	bne.n	80073fe <_Balloc+0x2e>
 8007434:	2000      	movs	r0, #0
 8007436:	bd70      	pop	{r4, r5, r6, pc}
 8007438:	6802      	ldr	r2, [r0, #0]
 800743a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800743e:	2300      	movs	r3, #0
 8007440:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007444:	e7f7      	b.n	8007436 <_Balloc+0x66>
 8007446:	bf00      	nop
 8007448:	08009c0c 	.word	0x08009c0c
 800744c:	08009d66 	.word	0x08009d66

08007450 <_Bfree>:
 8007450:	b570      	push	{r4, r5, r6, lr}
 8007452:	69c6      	ldr	r6, [r0, #28]
 8007454:	4605      	mov	r5, r0
 8007456:	460c      	mov	r4, r1
 8007458:	b976      	cbnz	r6, 8007478 <_Bfree+0x28>
 800745a:	2010      	movs	r0, #16
 800745c:	f7ff ff02 	bl	8007264 <malloc>
 8007460:	4602      	mov	r2, r0
 8007462:	61e8      	str	r0, [r5, #28]
 8007464:	b920      	cbnz	r0, 8007470 <_Bfree+0x20>
 8007466:	4b09      	ldr	r3, [pc, #36]	@ (800748c <_Bfree+0x3c>)
 8007468:	4809      	ldr	r0, [pc, #36]	@ (8007490 <_Bfree+0x40>)
 800746a:	218f      	movs	r1, #143	@ 0x8f
 800746c:	f7ff f844 	bl	80064f8 <__assert_func>
 8007470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007474:	6006      	str	r6, [r0, #0]
 8007476:	60c6      	str	r6, [r0, #12]
 8007478:	b13c      	cbz	r4, 800748a <_Bfree+0x3a>
 800747a:	69eb      	ldr	r3, [r5, #28]
 800747c:	6862      	ldr	r2, [r4, #4]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007484:	6021      	str	r1, [r4, #0]
 8007486:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800748a:	bd70      	pop	{r4, r5, r6, pc}
 800748c:	08009c0c 	.word	0x08009c0c
 8007490:	08009d66 	.word	0x08009d66

08007494 <__multadd>:
 8007494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007498:	690d      	ldr	r5, [r1, #16]
 800749a:	4607      	mov	r7, r0
 800749c:	460c      	mov	r4, r1
 800749e:	461e      	mov	r6, r3
 80074a0:	f101 0c14 	add.w	ip, r1, #20
 80074a4:	2000      	movs	r0, #0
 80074a6:	f8dc 3000 	ldr.w	r3, [ip]
 80074aa:	b299      	uxth	r1, r3
 80074ac:	fb02 6101 	mla	r1, r2, r1, r6
 80074b0:	0c1e      	lsrs	r6, r3, #16
 80074b2:	0c0b      	lsrs	r3, r1, #16
 80074b4:	fb02 3306 	mla	r3, r2, r6, r3
 80074b8:	b289      	uxth	r1, r1
 80074ba:	3001      	adds	r0, #1
 80074bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074c0:	4285      	cmp	r5, r0
 80074c2:	f84c 1b04 	str.w	r1, [ip], #4
 80074c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074ca:	dcec      	bgt.n	80074a6 <__multadd+0x12>
 80074cc:	b30e      	cbz	r6, 8007512 <__multadd+0x7e>
 80074ce:	68a3      	ldr	r3, [r4, #8]
 80074d0:	42ab      	cmp	r3, r5
 80074d2:	dc19      	bgt.n	8007508 <__multadd+0x74>
 80074d4:	6861      	ldr	r1, [r4, #4]
 80074d6:	4638      	mov	r0, r7
 80074d8:	3101      	adds	r1, #1
 80074da:	f7ff ff79 	bl	80073d0 <_Balloc>
 80074de:	4680      	mov	r8, r0
 80074e0:	b928      	cbnz	r0, 80074ee <__multadd+0x5a>
 80074e2:	4602      	mov	r2, r0
 80074e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007518 <__multadd+0x84>)
 80074e6:	480d      	ldr	r0, [pc, #52]	@ (800751c <__multadd+0x88>)
 80074e8:	21ba      	movs	r1, #186	@ 0xba
 80074ea:	f7ff f805 	bl	80064f8 <__assert_func>
 80074ee:	6922      	ldr	r2, [r4, #16]
 80074f0:	3202      	adds	r2, #2
 80074f2:	f104 010c 	add.w	r1, r4, #12
 80074f6:	0092      	lsls	r2, r2, #2
 80074f8:	300c      	adds	r0, #12
 80074fa:	f001 fcf1 	bl	8008ee0 <memcpy>
 80074fe:	4621      	mov	r1, r4
 8007500:	4638      	mov	r0, r7
 8007502:	f7ff ffa5 	bl	8007450 <_Bfree>
 8007506:	4644      	mov	r4, r8
 8007508:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800750c:	3501      	adds	r5, #1
 800750e:	615e      	str	r6, [r3, #20]
 8007510:	6125      	str	r5, [r4, #16]
 8007512:	4620      	mov	r0, r4
 8007514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007518:	08009d55 	.word	0x08009d55
 800751c:	08009d66 	.word	0x08009d66

08007520 <__s2b>:
 8007520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007524:	460c      	mov	r4, r1
 8007526:	4615      	mov	r5, r2
 8007528:	461f      	mov	r7, r3
 800752a:	2209      	movs	r2, #9
 800752c:	3308      	adds	r3, #8
 800752e:	4606      	mov	r6, r0
 8007530:	fb93 f3f2 	sdiv	r3, r3, r2
 8007534:	2100      	movs	r1, #0
 8007536:	2201      	movs	r2, #1
 8007538:	429a      	cmp	r2, r3
 800753a:	db09      	blt.n	8007550 <__s2b+0x30>
 800753c:	4630      	mov	r0, r6
 800753e:	f7ff ff47 	bl	80073d0 <_Balloc>
 8007542:	b940      	cbnz	r0, 8007556 <__s2b+0x36>
 8007544:	4602      	mov	r2, r0
 8007546:	4b19      	ldr	r3, [pc, #100]	@ (80075ac <__s2b+0x8c>)
 8007548:	4819      	ldr	r0, [pc, #100]	@ (80075b0 <__s2b+0x90>)
 800754a:	21d3      	movs	r1, #211	@ 0xd3
 800754c:	f7fe ffd4 	bl	80064f8 <__assert_func>
 8007550:	0052      	lsls	r2, r2, #1
 8007552:	3101      	adds	r1, #1
 8007554:	e7f0      	b.n	8007538 <__s2b+0x18>
 8007556:	9b08      	ldr	r3, [sp, #32]
 8007558:	6143      	str	r3, [r0, #20]
 800755a:	2d09      	cmp	r5, #9
 800755c:	f04f 0301 	mov.w	r3, #1
 8007560:	6103      	str	r3, [r0, #16]
 8007562:	dd16      	ble.n	8007592 <__s2b+0x72>
 8007564:	f104 0909 	add.w	r9, r4, #9
 8007568:	46c8      	mov	r8, r9
 800756a:	442c      	add	r4, r5
 800756c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007570:	4601      	mov	r1, r0
 8007572:	3b30      	subs	r3, #48	@ 0x30
 8007574:	220a      	movs	r2, #10
 8007576:	4630      	mov	r0, r6
 8007578:	f7ff ff8c 	bl	8007494 <__multadd>
 800757c:	45a0      	cmp	r8, r4
 800757e:	d1f5      	bne.n	800756c <__s2b+0x4c>
 8007580:	f1a5 0408 	sub.w	r4, r5, #8
 8007584:	444c      	add	r4, r9
 8007586:	1b2d      	subs	r5, r5, r4
 8007588:	1963      	adds	r3, r4, r5
 800758a:	42bb      	cmp	r3, r7
 800758c:	db04      	blt.n	8007598 <__s2b+0x78>
 800758e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007592:	340a      	adds	r4, #10
 8007594:	2509      	movs	r5, #9
 8007596:	e7f6      	b.n	8007586 <__s2b+0x66>
 8007598:	f814 3b01 	ldrb.w	r3, [r4], #1
 800759c:	4601      	mov	r1, r0
 800759e:	3b30      	subs	r3, #48	@ 0x30
 80075a0:	220a      	movs	r2, #10
 80075a2:	4630      	mov	r0, r6
 80075a4:	f7ff ff76 	bl	8007494 <__multadd>
 80075a8:	e7ee      	b.n	8007588 <__s2b+0x68>
 80075aa:	bf00      	nop
 80075ac:	08009d55 	.word	0x08009d55
 80075b0:	08009d66 	.word	0x08009d66

080075b4 <__hi0bits>:
 80075b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80075b8:	4603      	mov	r3, r0
 80075ba:	bf36      	itet	cc
 80075bc:	0403      	lslcc	r3, r0, #16
 80075be:	2000      	movcs	r0, #0
 80075c0:	2010      	movcc	r0, #16
 80075c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075c6:	bf3c      	itt	cc
 80075c8:	021b      	lslcc	r3, r3, #8
 80075ca:	3008      	addcc	r0, #8
 80075cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075d0:	bf3c      	itt	cc
 80075d2:	011b      	lslcc	r3, r3, #4
 80075d4:	3004      	addcc	r0, #4
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075da:	bf3c      	itt	cc
 80075dc:	009b      	lslcc	r3, r3, #2
 80075de:	3002      	addcc	r0, #2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	db05      	blt.n	80075f0 <__hi0bits+0x3c>
 80075e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80075e8:	f100 0001 	add.w	r0, r0, #1
 80075ec:	bf08      	it	eq
 80075ee:	2020      	moveq	r0, #32
 80075f0:	4770      	bx	lr

080075f2 <__lo0bits>:
 80075f2:	6803      	ldr	r3, [r0, #0]
 80075f4:	4602      	mov	r2, r0
 80075f6:	f013 0007 	ands.w	r0, r3, #7
 80075fa:	d00b      	beq.n	8007614 <__lo0bits+0x22>
 80075fc:	07d9      	lsls	r1, r3, #31
 80075fe:	d421      	bmi.n	8007644 <__lo0bits+0x52>
 8007600:	0798      	lsls	r0, r3, #30
 8007602:	bf49      	itett	mi
 8007604:	085b      	lsrmi	r3, r3, #1
 8007606:	089b      	lsrpl	r3, r3, #2
 8007608:	2001      	movmi	r0, #1
 800760a:	6013      	strmi	r3, [r2, #0]
 800760c:	bf5c      	itt	pl
 800760e:	6013      	strpl	r3, [r2, #0]
 8007610:	2002      	movpl	r0, #2
 8007612:	4770      	bx	lr
 8007614:	b299      	uxth	r1, r3
 8007616:	b909      	cbnz	r1, 800761c <__lo0bits+0x2a>
 8007618:	0c1b      	lsrs	r3, r3, #16
 800761a:	2010      	movs	r0, #16
 800761c:	b2d9      	uxtb	r1, r3
 800761e:	b909      	cbnz	r1, 8007624 <__lo0bits+0x32>
 8007620:	3008      	adds	r0, #8
 8007622:	0a1b      	lsrs	r3, r3, #8
 8007624:	0719      	lsls	r1, r3, #28
 8007626:	bf04      	itt	eq
 8007628:	091b      	lsreq	r3, r3, #4
 800762a:	3004      	addeq	r0, #4
 800762c:	0799      	lsls	r1, r3, #30
 800762e:	bf04      	itt	eq
 8007630:	089b      	lsreq	r3, r3, #2
 8007632:	3002      	addeq	r0, #2
 8007634:	07d9      	lsls	r1, r3, #31
 8007636:	d403      	bmi.n	8007640 <__lo0bits+0x4e>
 8007638:	085b      	lsrs	r3, r3, #1
 800763a:	f100 0001 	add.w	r0, r0, #1
 800763e:	d003      	beq.n	8007648 <__lo0bits+0x56>
 8007640:	6013      	str	r3, [r2, #0]
 8007642:	4770      	bx	lr
 8007644:	2000      	movs	r0, #0
 8007646:	4770      	bx	lr
 8007648:	2020      	movs	r0, #32
 800764a:	4770      	bx	lr

0800764c <__i2b>:
 800764c:	b510      	push	{r4, lr}
 800764e:	460c      	mov	r4, r1
 8007650:	2101      	movs	r1, #1
 8007652:	f7ff febd 	bl	80073d0 <_Balloc>
 8007656:	4602      	mov	r2, r0
 8007658:	b928      	cbnz	r0, 8007666 <__i2b+0x1a>
 800765a:	4b05      	ldr	r3, [pc, #20]	@ (8007670 <__i2b+0x24>)
 800765c:	4805      	ldr	r0, [pc, #20]	@ (8007674 <__i2b+0x28>)
 800765e:	f240 1145 	movw	r1, #325	@ 0x145
 8007662:	f7fe ff49 	bl	80064f8 <__assert_func>
 8007666:	2301      	movs	r3, #1
 8007668:	6144      	str	r4, [r0, #20]
 800766a:	6103      	str	r3, [r0, #16]
 800766c:	bd10      	pop	{r4, pc}
 800766e:	bf00      	nop
 8007670:	08009d55 	.word	0x08009d55
 8007674:	08009d66 	.word	0x08009d66

08007678 <__multiply>:
 8007678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767c:	4614      	mov	r4, r2
 800767e:	690a      	ldr	r2, [r1, #16]
 8007680:	6923      	ldr	r3, [r4, #16]
 8007682:	429a      	cmp	r2, r3
 8007684:	bfa8      	it	ge
 8007686:	4623      	movge	r3, r4
 8007688:	460f      	mov	r7, r1
 800768a:	bfa4      	itt	ge
 800768c:	460c      	movge	r4, r1
 800768e:	461f      	movge	r7, r3
 8007690:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007694:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007698:	68a3      	ldr	r3, [r4, #8]
 800769a:	6861      	ldr	r1, [r4, #4]
 800769c:	eb0a 0609 	add.w	r6, sl, r9
 80076a0:	42b3      	cmp	r3, r6
 80076a2:	b085      	sub	sp, #20
 80076a4:	bfb8      	it	lt
 80076a6:	3101      	addlt	r1, #1
 80076a8:	f7ff fe92 	bl	80073d0 <_Balloc>
 80076ac:	b930      	cbnz	r0, 80076bc <__multiply+0x44>
 80076ae:	4602      	mov	r2, r0
 80076b0:	4b44      	ldr	r3, [pc, #272]	@ (80077c4 <__multiply+0x14c>)
 80076b2:	4845      	ldr	r0, [pc, #276]	@ (80077c8 <__multiply+0x150>)
 80076b4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80076b8:	f7fe ff1e 	bl	80064f8 <__assert_func>
 80076bc:	f100 0514 	add.w	r5, r0, #20
 80076c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80076c4:	462b      	mov	r3, r5
 80076c6:	2200      	movs	r2, #0
 80076c8:	4543      	cmp	r3, r8
 80076ca:	d321      	bcc.n	8007710 <__multiply+0x98>
 80076cc:	f107 0114 	add.w	r1, r7, #20
 80076d0:	f104 0214 	add.w	r2, r4, #20
 80076d4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80076d8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80076dc:	9302      	str	r3, [sp, #8]
 80076de:	1b13      	subs	r3, r2, r4
 80076e0:	3b15      	subs	r3, #21
 80076e2:	f023 0303 	bic.w	r3, r3, #3
 80076e6:	3304      	adds	r3, #4
 80076e8:	f104 0715 	add.w	r7, r4, #21
 80076ec:	42ba      	cmp	r2, r7
 80076ee:	bf38      	it	cc
 80076f0:	2304      	movcc	r3, #4
 80076f2:	9301      	str	r3, [sp, #4]
 80076f4:	9b02      	ldr	r3, [sp, #8]
 80076f6:	9103      	str	r1, [sp, #12]
 80076f8:	428b      	cmp	r3, r1
 80076fa:	d80c      	bhi.n	8007716 <__multiply+0x9e>
 80076fc:	2e00      	cmp	r6, #0
 80076fe:	dd03      	ble.n	8007708 <__multiply+0x90>
 8007700:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007704:	2b00      	cmp	r3, #0
 8007706:	d05b      	beq.n	80077c0 <__multiply+0x148>
 8007708:	6106      	str	r6, [r0, #16]
 800770a:	b005      	add	sp, #20
 800770c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007710:	f843 2b04 	str.w	r2, [r3], #4
 8007714:	e7d8      	b.n	80076c8 <__multiply+0x50>
 8007716:	f8b1 a000 	ldrh.w	sl, [r1]
 800771a:	f1ba 0f00 	cmp.w	sl, #0
 800771e:	d024      	beq.n	800776a <__multiply+0xf2>
 8007720:	f104 0e14 	add.w	lr, r4, #20
 8007724:	46a9      	mov	r9, r5
 8007726:	f04f 0c00 	mov.w	ip, #0
 800772a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800772e:	f8d9 3000 	ldr.w	r3, [r9]
 8007732:	fa1f fb87 	uxth.w	fp, r7
 8007736:	b29b      	uxth	r3, r3
 8007738:	fb0a 330b 	mla	r3, sl, fp, r3
 800773c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007740:	f8d9 7000 	ldr.w	r7, [r9]
 8007744:	4463      	add	r3, ip
 8007746:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800774a:	fb0a c70b 	mla	r7, sl, fp, ip
 800774e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007752:	b29b      	uxth	r3, r3
 8007754:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007758:	4572      	cmp	r2, lr
 800775a:	f849 3b04 	str.w	r3, [r9], #4
 800775e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007762:	d8e2      	bhi.n	800772a <__multiply+0xb2>
 8007764:	9b01      	ldr	r3, [sp, #4]
 8007766:	f845 c003 	str.w	ip, [r5, r3]
 800776a:	9b03      	ldr	r3, [sp, #12]
 800776c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007770:	3104      	adds	r1, #4
 8007772:	f1b9 0f00 	cmp.w	r9, #0
 8007776:	d021      	beq.n	80077bc <__multiply+0x144>
 8007778:	682b      	ldr	r3, [r5, #0]
 800777a:	f104 0c14 	add.w	ip, r4, #20
 800777e:	46ae      	mov	lr, r5
 8007780:	f04f 0a00 	mov.w	sl, #0
 8007784:	f8bc b000 	ldrh.w	fp, [ip]
 8007788:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800778c:	fb09 770b 	mla	r7, r9, fp, r7
 8007790:	4457      	add	r7, sl
 8007792:	b29b      	uxth	r3, r3
 8007794:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007798:	f84e 3b04 	str.w	r3, [lr], #4
 800779c:	f85c 3b04 	ldr.w	r3, [ip], #4
 80077a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077a4:	f8be 3000 	ldrh.w	r3, [lr]
 80077a8:	fb09 330a 	mla	r3, r9, sl, r3
 80077ac:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80077b0:	4562      	cmp	r2, ip
 80077b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077b6:	d8e5      	bhi.n	8007784 <__multiply+0x10c>
 80077b8:	9f01      	ldr	r7, [sp, #4]
 80077ba:	51eb      	str	r3, [r5, r7]
 80077bc:	3504      	adds	r5, #4
 80077be:	e799      	b.n	80076f4 <__multiply+0x7c>
 80077c0:	3e01      	subs	r6, #1
 80077c2:	e79b      	b.n	80076fc <__multiply+0x84>
 80077c4:	08009d55 	.word	0x08009d55
 80077c8:	08009d66 	.word	0x08009d66

080077cc <__pow5mult>:
 80077cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077d0:	4615      	mov	r5, r2
 80077d2:	f012 0203 	ands.w	r2, r2, #3
 80077d6:	4607      	mov	r7, r0
 80077d8:	460e      	mov	r6, r1
 80077da:	d007      	beq.n	80077ec <__pow5mult+0x20>
 80077dc:	4c25      	ldr	r4, [pc, #148]	@ (8007874 <__pow5mult+0xa8>)
 80077de:	3a01      	subs	r2, #1
 80077e0:	2300      	movs	r3, #0
 80077e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077e6:	f7ff fe55 	bl	8007494 <__multadd>
 80077ea:	4606      	mov	r6, r0
 80077ec:	10ad      	asrs	r5, r5, #2
 80077ee:	d03d      	beq.n	800786c <__pow5mult+0xa0>
 80077f0:	69fc      	ldr	r4, [r7, #28]
 80077f2:	b97c      	cbnz	r4, 8007814 <__pow5mult+0x48>
 80077f4:	2010      	movs	r0, #16
 80077f6:	f7ff fd35 	bl	8007264 <malloc>
 80077fa:	4602      	mov	r2, r0
 80077fc:	61f8      	str	r0, [r7, #28]
 80077fe:	b928      	cbnz	r0, 800780c <__pow5mult+0x40>
 8007800:	4b1d      	ldr	r3, [pc, #116]	@ (8007878 <__pow5mult+0xac>)
 8007802:	481e      	ldr	r0, [pc, #120]	@ (800787c <__pow5mult+0xb0>)
 8007804:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007808:	f7fe fe76 	bl	80064f8 <__assert_func>
 800780c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007810:	6004      	str	r4, [r0, #0]
 8007812:	60c4      	str	r4, [r0, #12]
 8007814:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007818:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800781c:	b94c      	cbnz	r4, 8007832 <__pow5mult+0x66>
 800781e:	f240 2171 	movw	r1, #625	@ 0x271
 8007822:	4638      	mov	r0, r7
 8007824:	f7ff ff12 	bl	800764c <__i2b>
 8007828:	2300      	movs	r3, #0
 800782a:	f8c8 0008 	str.w	r0, [r8, #8]
 800782e:	4604      	mov	r4, r0
 8007830:	6003      	str	r3, [r0, #0]
 8007832:	f04f 0900 	mov.w	r9, #0
 8007836:	07eb      	lsls	r3, r5, #31
 8007838:	d50a      	bpl.n	8007850 <__pow5mult+0x84>
 800783a:	4631      	mov	r1, r6
 800783c:	4622      	mov	r2, r4
 800783e:	4638      	mov	r0, r7
 8007840:	f7ff ff1a 	bl	8007678 <__multiply>
 8007844:	4631      	mov	r1, r6
 8007846:	4680      	mov	r8, r0
 8007848:	4638      	mov	r0, r7
 800784a:	f7ff fe01 	bl	8007450 <_Bfree>
 800784e:	4646      	mov	r6, r8
 8007850:	106d      	asrs	r5, r5, #1
 8007852:	d00b      	beq.n	800786c <__pow5mult+0xa0>
 8007854:	6820      	ldr	r0, [r4, #0]
 8007856:	b938      	cbnz	r0, 8007868 <__pow5mult+0x9c>
 8007858:	4622      	mov	r2, r4
 800785a:	4621      	mov	r1, r4
 800785c:	4638      	mov	r0, r7
 800785e:	f7ff ff0b 	bl	8007678 <__multiply>
 8007862:	6020      	str	r0, [r4, #0]
 8007864:	f8c0 9000 	str.w	r9, [r0]
 8007868:	4604      	mov	r4, r0
 800786a:	e7e4      	b.n	8007836 <__pow5mult+0x6a>
 800786c:	4630      	mov	r0, r6
 800786e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007872:	bf00      	nop
 8007874:	08009dc0 	.word	0x08009dc0
 8007878:	08009c0c 	.word	0x08009c0c
 800787c:	08009d66 	.word	0x08009d66

08007880 <__lshift>:
 8007880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007884:	460c      	mov	r4, r1
 8007886:	6849      	ldr	r1, [r1, #4]
 8007888:	6923      	ldr	r3, [r4, #16]
 800788a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800788e:	68a3      	ldr	r3, [r4, #8]
 8007890:	4607      	mov	r7, r0
 8007892:	4691      	mov	r9, r2
 8007894:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007898:	f108 0601 	add.w	r6, r8, #1
 800789c:	42b3      	cmp	r3, r6
 800789e:	db0b      	blt.n	80078b8 <__lshift+0x38>
 80078a0:	4638      	mov	r0, r7
 80078a2:	f7ff fd95 	bl	80073d0 <_Balloc>
 80078a6:	4605      	mov	r5, r0
 80078a8:	b948      	cbnz	r0, 80078be <__lshift+0x3e>
 80078aa:	4602      	mov	r2, r0
 80078ac:	4b28      	ldr	r3, [pc, #160]	@ (8007950 <__lshift+0xd0>)
 80078ae:	4829      	ldr	r0, [pc, #164]	@ (8007954 <__lshift+0xd4>)
 80078b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80078b4:	f7fe fe20 	bl	80064f8 <__assert_func>
 80078b8:	3101      	adds	r1, #1
 80078ba:	005b      	lsls	r3, r3, #1
 80078bc:	e7ee      	b.n	800789c <__lshift+0x1c>
 80078be:	2300      	movs	r3, #0
 80078c0:	f100 0114 	add.w	r1, r0, #20
 80078c4:	f100 0210 	add.w	r2, r0, #16
 80078c8:	4618      	mov	r0, r3
 80078ca:	4553      	cmp	r3, sl
 80078cc:	db33      	blt.n	8007936 <__lshift+0xb6>
 80078ce:	6920      	ldr	r0, [r4, #16]
 80078d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078d4:	f104 0314 	add.w	r3, r4, #20
 80078d8:	f019 091f 	ands.w	r9, r9, #31
 80078dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80078e4:	d02b      	beq.n	800793e <__lshift+0xbe>
 80078e6:	f1c9 0e20 	rsb	lr, r9, #32
 80078ea:	468a      	mov	sl, r1
 80078ec:	2200      	movs	r2, #0
 80078ee:	6818      	ldr	r0, [r3, #0]
 80078f0:	fa00 f009 	lsl.w	r0, r0, r9
 80078f4:	4310      	orrs	r0, r2
 80078f6:	f84a 0b04 	str.w	r0, [sl], #4
 80078fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80078fe:	459c      	cmp	ip, r3
 8007900:	fa22 f20e 	lsr.w	r2, r2, lr
 8007904:	d8f3      	bhi.n	80078ee <__lshift+0x6e>
 8007906:	ebac 0304 	sub.w	r3, ip, r4
 800790a:	3b15      	subs	r3, #21
 800790c:	f023 0303 	bic.w	r3, r3, #3
 8007910:	3304      	adds	r3, #4
 8007912:	f104 0015 	add.w	r0, r4, #21
 8007916:	4584      	cmp	ip, r0
 8007918:	bf38      	it	cc
 800791a:	2304      	movcc	r3, #4
 800791c:	50ca      	str	r2, [r1, r3]
 800791e:	b10a      	cbz	r2, 8007924 <__lshift+0xa4>
 8007920:	f108 0602 	add.w	r6, r8, #2
 8007924:	3e01      	subs	r6, #1
 8007926:	4638      	mov	r0, r7
 8007928:	612e      	str	r6, [r5, #16]
 800792a:	4621      	mov	r1, r4
 800792c:	f7ff fd90 	bl	8007450 <_Bfree>
 8007930:	4628      	mov	r0, r5
 8007932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007936:	f842 0f04 	str.w	r0, [r2, #4]!
 800793a:	3301      	adds	r3, #1
 800793c:	e7c5      	b.n	80078ca <__lshift+0x4a>
 800793e:	3904      	subs	r1, #4
 8007940:	f853 2b04 	ldr.w	r2, [r3], #4
 8007944:	f841 2f04 	str.w	r2, [r1, #4]!
 8007948:	459c      	cmp	ip, r3
 800794a:	d8f9      	bhi.n	8007940 <__lshift+0xc0>
 800794c:	e7ea      	b.n	8007924 <__lshift+0xa4>
 800794e:	bf00      	nop
 8007950:	08009d55 	.word	0x08009d55
 8007954:	08009d66 	.word	0x08009d66

08007958 <__mcmp>:
 8007958:	690a      	ldr	r2, [r1, #16]
 800795a:	4603      	mov	r3, r0
 800795c:	6900      	ldr	r0, [r0, #16]
 800795e:	1a80      	subs	r0, r0, r2
 8007960:	b530      	push	{r4, r5, lr}
 8007962:	d10e      	bne.n	8007982 <__mcmp+0x2a>
 8007964:	3314      	adds	r3, #20
 8007966:	3114      	adds	r1, #20
 8007968:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800796c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007970:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007974:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007978:	4295      	cmp	r5, r2
 800797a:	d003      	beq.n	8007984 <__mcmp+0x2c>
 800797c:	d205      	bcs.n	800798a <__mcmp+0x32>
 800797e:	f04f 30ff 	mov.w	r0, #4294967295
 8007982:	bd30      	pop	{r4, r5, pc}
 8007984:	42a3      	cmp	r3, r4
 8007986:	d3f3      	bcc.n	8007970 <__mcmp+0x18>
 8007988:	e7fb      	b.n	8007982 <__mcmp+0x2a>
 800798a:	2001      	movs	r0, #1
 800798c:	e7f9      	b.n	8007982 <__mcmp+0x2a>
	...

08007990 <__mdiff>:
 8007990:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007994:	4689      	mov	r9, r1
 8007996:	4606      	mov	r6, r0
 8007998:	4611      	mov	r1, r2
 800799a:	4648      	mov	r0, r9
 800799c:	4614      	mov	r4, r2
 800799e:	f7ff ffdb 	bl	8007958 <__mcmp>
 80079a2:	1e05      	subs	r5, r0, #0
 80079a4:	d112      	bne.n	80079cc <__mdiff+0x3c>
 80079a6:	4629      	mov	r1, r5
 80079a8:	4630      	mov	r0, r6
 80079aa:	f7ff fd11 	bl	80073d0 <_Balloc>
 80079ae:	4602      	mov	r2, r0
 80079b0:	b928      	cbnz	r0, 80079be <__mdiff+0x2e>
 80079b2:	4b3f      	ldr	r3, [pc, #252]	@ (8007ab0 <__mdiff+0x120>)
 80079b4:	f240 2137 	movw	r1, #567	@ 0x237
 80079b8:	483e      	ldr	r0, [pc, #248]	@ (8007ab4 <__mdiff+0x124>)
 80079ba:	f7fe fd9d 	bl	80064f8 <__assert_func>
 80079be:	2301      	movs	r3, #1
 80079c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80079c4:	4610      	mov	r0, r2
 80079c6:	b003      	add	sp, #12
 80079c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079cc:	bfbc      	itt	lt
 80079ce:	464b      	movlt	r3, r9
 80079d0:	46a1      	movlt	r9, r4
 80079d2:	4630      	mov	r0, r6
 80079d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80079d8:	bfba      	itte	lt
 80079da:	461c      	movlt	r4, r3
 80079dc:	2501      	movlt	r5, #1
 80079de:	2500      	movge	r5, #0
 80079e0:	f7ff fcf6 	bl	80073d0 <_Balloc>
 80079e4:	4602      	mov	r2, r0
 80079e6:	b918      	cbnz	r0, 80079f0 <__mdiff+0x60>
 80079e8:	4b31      	ldr	r3, [pc, #196]	@ (8007ab0 <__mdiff+0x120>)
 80079ea:	f240 2145 	movw	r1, #581	@ 0x245
 80079ee:	e7e3      	b.n	80079b8 <__mdiff+0x28>
 80079f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80079f4:	6926      	ldr	r6, [r4, #16]
 80079f6:	60c5      	str	r5, [r0, #12]
 80079f8:	f109 0310 	add.w	r3, r9, #16
 80079fc:	f109 0514 	add.w	r5, r9, #20
 8007a00:	f104 0e14 	add.w	lr, r4, #20
 8007a04:	f100 0b14 	add.w	fp, r0, #20
 8007a08:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a0c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a10:	9301      	str	r3, [sp, #4]
 8007a12:	46d9      	mov	r9, fp
 8007a14:	f04f 0c00 	mov.w	ip, #0
 8007a18:	9b01      	ldr	r3, [sp, #4]
 8007a1a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a1e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a22:	9301      	str	r3, [sp, #4]
 8007a24:	fa1f f38a 	uxth.w	r3, sl
 8007a28:	4619      	mov	r1, r3
 8007a2a:	b283      	uxth	r3, r0
 8007a2c:	1acb      	subs	r3, r1, r3
 8007a2e:	0c00      	lsrs	r0, r0, #16
 8007a30:	4463      	add	r3, ip
 8007a32:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007a36:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007a40:	4576      	cmp	r6, lr
 8007a42:	f849 3b04 	str.w	r3, [r9], #4
 8007a46:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a4a:	d8e5      	bhi.n	8007a18 <__mdiff+0x88>
 8007a4c:	1b33      	subs	r3, r6, r4
 8007a4e:	3b15      	subs	r3, #21
 8007a50:	f023 0303 	bic.w	r3, r3, #3
 8007a54:	3415      	adds	r4, #21
 8007a56:	3304      	adds	r3, #4
 8007a58:	42a6      	cmp	r6, r4
 8007a5a:	bf38      	it	cc
 8007a5c:	2304      	movcc	r3, #4
 8007a5e:	441d      	add	r5, r3
 8007a60:	445b      	add	r3, fp
 8007a62:	461e      	mov	r6, r3
 8007a64:	462c      	mov	r4, r5
 8007a66:	4544      	cmp	r4, r8
 8007a68:	d30e      	bcc.n	8007a88 <__mdiff+0xf8>
 8007a6a:	f108 0103 	add.w	r1, r8, #3
 8007a6e:	1b49      	subs	r1, r1, r5
 8007a70:	f021 0103 	bic.w	r1, r1, #3
 8007a74:	3d03      	subs	r5, #3
 8007a76:	45a8      	cmp	r8, r5
 8007a78:	bf38      	it	cc
 8007a7a:	2100      	movcc	r1, #0
 8007a7c:	440b      	add	r3, r1
 8007a7e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a82:	b191      	cbz	r1, 8007aaa <__mdiff+0x11a>
 8007a84:	6117      	str	r7, [r2, #16]
 8007a86:	e79d      	b.n	80079c4 <__mdiff+0x34>
 8007a88:	f854 1b04 	ldr.w	r1, [r4], #4
 8007a8c:	46e6      	mov	lr, ip
 8007a8e:	0c08      	lsrs	r0, r1, #16
 8007a90:	fa1c fc81 	uxtah	ip, ip, r1
 8007a94:	4471      	add	r1, lr
 8007a96:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007a9a:	b289      	uxth	r1, r1
 8007a9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007aa0:	f846 1b04 	str.w	r1, [r6], #4
 8007aa4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007aa8:	e7dd      	b.n	8007a66 <__mdiff+0xd6>
 8007aaa:	3f01      	subs	r7, #1
 8007aac:	e7e7      	b.n	8007a7e <__mdiff+0xee>
 8007aae:	bf00      	nop
 8007ab0:	08009d55 	.word	0x08009d55
 8007ab4:	08009d66 	.word	0x08009d66

08007ab8 <__ulp>:
 8007ab8:	b082      	sub	sp, #8
 8007aba:	ed8d 0b00 	vstr	d0, [sp]
 8007abe:	9a01      	ldr	r2, [sp, #4]
 8007ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8007b00 <__ulp+0x48>)
 8007ac2:	4013      	ands	r3, r2
 8007ac4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	dc08      	bgt.n	8007ade <__ulp+0x26>
 8007acc:	425b      	negs	r3, r3
 8007ace:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007ad2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007ad6:	da04      	bge.n	8007ae2 <__ulp+0x2a>
 8007ad8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007adc:	4113      	asrs	r3, r2
 8007ade:	2200      	movs	r2, #0
 8007ae0:	e008      	b.n	8007af4 <__ulp+0x3c>
 8007ae2:	f1a2 0314 	sub.w	r3, r2, #20
 8007ae6:	2b1e      	cmp	r3, #30
 8007ae8:	bfda      	itte	le
 8007aea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007aee:	40da      	lsrle	r2, r3
 8007af0:	2201      	movgt	r2, #1
 8007af2:	2300      	movs	r3, #0
 8007af4:	4619      	mov	r1, r3
 8007af6:	4610      	mov	r0, r2
 8007af8:	ec41 0b10 	vmov	d0, r0, r1
 8007afc:	b002      	add	sp, #8
 8007afe:	4770      	bx	lr
 8007b00:	7ff00000 	.word	0x7ff00000

08007b04 <__b2d>:
 8007b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b08:	6906      	ldr	r6, [r0, #16]
 8007b0a:	f100 0814 	add.w	r8, r0, #20
 8007b0e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007b12:	1f37      	subs	r7, r6, #4
 8007b14:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007b18:	4610      	mov	r0, r2
 8007b1a:	f7ff fd4b 	bl	80075b4 <__hi0bits>
 8007b1e:	f1c0 0320 	rsb	r3, r0, #32
 8007b22:	280a      	cmp	r0, #10
 8007b24:	600b      	str	r3, [r1, #0]
 8007b26:	491b      	ldr	r1, [pc, #108]	@ (8007b94 <__b2d+0x90>)
 8007b28:	dc15      	bgt.n	8007b56 <__b2d+0x52>
 8007b2a:	f1c0 0c0b 	rsb	ip, r0, #11
 8007b2e:	fa22 f30c 	lsr.w	r3, r2, ip
 8007b32:	45b8      	cmp	r8, r7
 8007b34:	ea43 0501 	orr.w	r5, r3, r1
 8007b38:	bf34      	ite	cc
 8007b3a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007b3e:	2300      	movcs	r3, #0
 8007b40:	3015      	adds	r0, #21
 8007b42:	fa02 f000 	lsl.w	r0, r2, r0
 8007b46:	fa23 f30c 	lsr.w	r3, r3, ip
 8007b4a:	4303      	orrs	r3, r0
 8007b4c:	461c      	mov	r4, r3
 8007b4e:	ec45 4b10 	vmov	d0, r4, r5
 8007b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b56:	45b8      	cmp	r8, r7
 8007b58:	bf3a      	itte	cc
 8007b5a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007b5e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007b62:	2300      	movcs	r3, #0
 8007b64:	380b      	subs	r0, #11
 8007b66:	d012      	beq.n	8007b8e <__b2d+0x8a>
 8007b68:	f1c0 0120 	rsb	r1, r0, #32
 8007b6c:	fa23 f401 	lsr.w	r4, r3, r1
 8007b70:	4082      	lsls	r2, r0
 8007b72:	4322      	orrs	r2, r4
 8007b74:	4547      	cmp	r7, r8
 8007b76:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007b7a:	bf8c      	ite	hi
 8007b7c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007b80:	2200      	movls	r2, #0
 8007b82:	4083      	lsls	r3, r0
 8007b84:	40ca      	lsrs	r2, r1
 8007b86:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	e7de      	b.n	8007b4c <__b2d+0x48>
 8007b8e:	ea42 0501 	orr.w	r5, r2, r1
 8007b92:	e7db      	b.n	8007b4c <__b2d+0x48>
 8007b94:	3ff00000 	.word	0x3ff00000

08007b98 <__d2b>:
 8007b98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b9c:	460f      	mov	r7, r1
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	ec59 8b10 	vmov	r8, r9, d0
 8007ba4:	4616      	mov	r6, r2
 8007ba6:	f7ff fc13 	bl	80073d0 <_Balloc>
 8007baa:	4604      	mov	r4, r0
 8007bac:	b930      	cbnz	r0, 8007bbc <__d2b+0x24>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	4b23      	ldr	r3, [pc, #140]	@ (8007c40 <__d2b+0xa8>)
 8007bb2:	4824      	ldr	r0, [pc, #144]	@ (8007c44 <__d2b+0xac>)
 8007bb4:	f240 310f 	movw	r1, #783	@ 0x30f
 8007bb8:	f7fe fc9e 	bl	80064f8 <__assert_func>
 8007bbc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007bc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bc4:	b10d      	cbz	r5, 8007bca <__d2b+0x32>
 8007bc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bca:	9301      	str	r3, [sp, #4]
 8007bcc:	f1b8 0300 	subs.w	r3, r8, #0
 8007bd0:	d023      	beq.n	8007c1a <__d2b+0x82>
 8007bd2:	4668      	mov	r0, sp
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	f7ff fd0c 	bl	80075f2 <__lo0bits>
 8007bda:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007bde:	b1d0      	cbz	r0, 8007c16 <__d2b+0x7e>
 8007be0:	f1c0 0320 	rsb	r3, r0, #32
 8007be4:	fa02 f303 	lsl.w	r3, r2, r3
 8007be8:	430b      	orrs	r3, r1
 8007bea:	40c2      	lsrs	r2, r0
 8007bec:	6163      	str	r3, [r4, #20]
 8007bee:	9201      	str	r2, [sp, #4]
 8007bf0:	9b01      	ldr	r3, [sp, #4]
 8007bf2:	61a3      	str	r3, [r4, #24]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	bf0c      	ite	eq
 8007bf8:	2201      	moveq	r2, #1
 8007bfa:	2202      	movne	r2, #2
 8007bfc:	6122      	str	r2, [r4, #16]
 8007bfe:	b1a5      	cbz	r5, 8007c2a <__d2b+0x92>
 8007c00:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007c04:	4405      	add	r5, r0
 8007c06:	603d      	str	r5, [r7, #0]
 8007c08:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007c0c:	6030      	str	r0, [r6, #0]
 8007c0e:	4620      	mov	r0, r4
 8007c10:	b003      	add	sp, #12
 8007c12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c16:	6161      	str	r1, [r4, #20]
 8007c18:	e7ea      	b.n	8007bf0 <__d2b+0x58>
 8007c1a:	a801      	add	r0, sp, #4
 8007c1c:	f7ff fce9 	bl	80075f2 <__lo0bits>
 8007c20:	9b01      	ldr	r3, [sp, #4]
 8007c22:	6163      	str	r3, [r4, #20]
 8007c24:	3020      	adds	r0, #32
 8007c26:	2201      	movs	r2, #1
 8007c28:	e7e8      	b.n	8007bfc <__d2b+0x64>
 8007c2a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c2e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c32:	6038      	str	r0, [r7, #0]
 8007c34:	6918      	ldr	r0, [r3, #16]
 8007c36:	f7ff fcbd 	bl	80075b4 <__hi0bits>
 8007c3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c3e:	e7e5      	b.n	8007c0c <__d2b+0x74>
 8007c40:	08009d55 	.word	0x08009d55
 8007c44:	08009d66 	.word	0x08009d66

08007c48 <__ratio>:
 8007c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c4c:	b085      	sub	sp, #20
 8007c4e:	e9cd 1000 	strd	r1, r0, [sp]
 8007c52:	a902      	add	r1, sp, #8
 8007c54:	f7ff ff56 	bl	8007b04 <__b2d>
 8007c58:	9800      	ldr	r0, [sp, #0]
 8007c5a:	a903      	add	r1, sp, #12
 8007c5c:	ec55 4b10 	vmov	r4, r5, d0
 8007c60:	f7ff ff50 	bl	8007b04 <__b2d>
 8007c64:	9b01      	ldr	r3, [sp, #4]
 8007c66:	6919      	ldr	r1, [r3, #16]
 8007c68:	9b00      	ldr	r3, [sp, #0]
 8007c6a:	691b      	ldr	r3, [r3, #16]
 8007c6c:	1ac9      	subs	r1, r1, r3
 8007c6e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007c72:	1a9b      	subs	r3, r3, r2
 8007c74:	ec5b ab10 	vmov	sl, fp, d0
 8007c78:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	bfce      	itee	gt
 8007c80:	462a      	movgt	r2, r5
 8007c82:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007c86:	465a      	movle	r2, fp
 8007c88:	462f      	mov	r7, r5
 8007c8a:	46d9      	mov	r9, fp
 8007c8c:	bfcc      	ite	gt
 8007c8e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007c92:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007c96:	464b      	mov	r3, r9
 8007c98:	4652      	mov	r2, sl
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	4639      	mov	r1, r7
 8007c9e:	f7f8 fdd5 	bl	800084c <__aeabi_ddiv>
 8007ca2:	ec41 0b10 	vmov	d0, r0, r1
 8007ca6:	b005      	add	sp, #20
 8007ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007cac <__copybits>:
 8007cac:	3901      	subs	r1, #1
 8007cae:	b570      	push	{r4, r5, r6, lr}
 8007cb0:	1149      	asrs	r1, r1, #5
 8007cb2:	6914      	ldr	r4, [r2, #16]
 8007cb4:	3101      	adds	r1, #1
 8007cb6:	f102 0314 	add.w	r3, r2, #20
 8007cba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007cbe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007cc2:	1f05      	subs	r5, r0, #4
 8007cc4:	42a3      	cmp	r3, r4
 8007cc6:	d30c      	bcc.n	8007ce2 <__copybits+0x36>
 8007cc8:	1aa3      	subs	r3, r4, r2
 8007cca:	3b11      	subs	r3, #17
 8007ccc:	f023 0303 	bic.w	r3, r3, #3
 8007cd0:	3211      	adds	r2, #17
 8007cd2:	42a2      	cmp	r2, r4
 8007cd4:	bf88      	it	hi
 8007cd6:	2300      	movhi	r3, #0
 8007cd8:	4418      	add	r0, r3
 8007cda:	2300      	movs	r3, #0
 8007cdc:	4288      	cmp	r0, r1
 8007cde:	d305      	bcc.n	8007cec <__copybits+0x40>
 8007ce0:	bd70      	pop	{r4, r5, r6, pc}
 8007ce2:	f853 6b04 	ldr.w	r6, [r3], #4
 8007ce6:	f845 6f04 	str.w	r6, [r5, #4]!
 8007cea:	e7eb      	b.n	8007cc4 <__copybits+0x18>
 8007cec:	f840 3b04 	str.w	r3, [r0], #4
 8007cf0:	e7f4      	b.n	8007cdc <__copybits+0x30>

08007cf2 <__any_on>:
 8007cf2:	f100 0214 	add.w	r2, r0, #20
 8007cf6:	6900      	ldr	r0, [r0, #16]
 8007cf8:	114b      	asrs	r3, r1, #5
 8007cfa:	4298      	cmp	r0, r3
 8007cfc:	b510      	push	{r4, lr}
 8007cfe:	db11      	blt.n	8007d24 <__any_on+0x32>
 8007d00:	dd0a      	ble.n	8007d18 <__any_on+0x26>
 8007d02:	f011 011f 	ands.w	r1, r1, #31
 8007d06:	d007      	beq.n	8007d18 <__any_on+0x26>
 8007d08:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007d0c:	fa24 f001 	lsr.w	r0, r4, r1
 8007d10:	fa00 f101 	lsl.w	r1, r0, r1
 8007d14:	428c      	cmp	r4, r1
 8007d16:	d10b      	bne.n	8007d30 <__any_on+0x3e>
 8007d18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d803      	bhi.n	8007d28 <__any_on+0x36>
 8007d20:	2000      	movs	r0, #0
 8007d22:	bd10      	pop	{r4, pc}
 8007d24:	4603      	mov	r3, r0
 8007d26:	e7f7      	b.n	8007d18 <__any_on+0x26>
 8007d28:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d2c:	2900      	cmp	r1, #0
 8007d2e:	d0f5      	beq.n	8007d1c <__any_on+0x2a>
 8007d30:	2001      	movs	r0, #1
 8007d32:	e7f6      	b.n	8007d22 <__any_on+0x30>

08007d34 <sulp>:
 8007d34:	b570      	push	{r4, r5, r6, lr}
 8007d36:	4604      	mov	r4, r0
 8007d38:	460d      	mov	r5, r1
 8007d3a:	ec45 4b10 	vmov	d0, r4, r5
 8007d3e:	4616      	mov	r6, r2
 8007d40:	f7ff feba 	bl	8007ab8 <__ulp>
 8007d44:	ec51 0b10 	vmov	r0, r1, d0
 8007d48:	b17e      	cbz	r6, 8007d6a <sulp+0x36>
 8007d4a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007d4e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	dd09      	ble.n	8007d6a <sulp+0x36>
 8007d56:	051b      	lsls	r3, r3, #20
 8007d58:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007d5c:	2400      	movs	r4, #0
 8007d5e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007d62:	4622      	mov	r2, r4
 8007d64:	462b      	mov	r3, r5
 8007d66:	f7f8 fc47 	bl	80005f8 <__aeabi_dmul>
 8007d6a:	ec41 0b10 	vmov	d0, r0, r1
 8007d6e:	bd70      	pop	{r4, r5, r6, pc}

08007d70 <_strtod_l>:
 8007d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d74:	b09f      	sub	sp, #124	@ 0x7c
 8007d76:	460c      	mov	r4, r1
 8007d78:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	921a      	str	r2, [sp, #104]	@ 0x68
 8007d7e:	9005      	str	r0, [sp, #20]
 8007d80:	f04f 0a00 	mov.w	sl, #0
 8007d84:	f04f 0b00 	mov.w	fp, #0
 8007d88:	460a      	mov	r2, r1
 8007d8a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d8c:	7811      	ldrb	r1, [r2, #0]
 8007d8e:	292b      	cmp	r1, #43	@ 0x2b
 8007d90:	d04a      	beq.n	8007e28 <_strtod_l+0xb8>
 8007d92:	d838      	bhi.n	8007e06 <_strtod_l+0x96>
 8007d94:	290d      	cmp	r1, #13
 8007d96:	d832      	bhi.n	8007dfe <_strtod_l+0x8e>
 8007d98:	2908      	cmp	r1, #8
 8007d9a:	d832      	bhi.n	8007e02 <_strtod_l+0x92>
 8007d9c:	2900      	cmp	r1, #0
 8007d9e:	d03b      	beq.n	8007e18 <_strtod_l+0xa8>
 8007da0:	2200      	movs	r2, #0
 8007da2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007da4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007da6:	782a      	ldrb	r2, [r5, #0]
 8007da8:	2a30      	cmp	r2, #48	@ 0x30
 8007daa:	f040 80b3 	bne.w	8007f14 <_strtod_l+0x1a4>
 8007dae:	786a      	ldrb	r2, [r5, #1]
 8007db0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007db4:	2a58      	cmp	r2, #88	@ 0x58
 8007db6:	d16e      	bne.n	8007e96 <_strtod_l+0x126>
 8007db8:	9302      	str	r3, [sp, #8]
 8007dba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dbc:	9301      	str	r3, [sp, #4]
 8007dbe:	ab1a      	add	r3, sp, #104	@ 0x68
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	4a8e      	ldr	r2, [pc, #568]	@ (8007ffc <_strtod_l+0x28c>)
 8007dc4:	9805      	ldr	r0, [sp, #20]
 8007dc6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007dc8:	a919      	add	r1, sp, #100	@ 0x64
 8007dca:	f001 f923 	bl	8009014 <__gethex>
 8007dce:	f010 060f 	ands.w	r6, r0, #15
 8007dd2:	4604      	mov	r4, r0
 8007dd4:	d005      	beq.n	8007de2 <_strtod_l+0x72>
 8007dd6:	2e06      	cmp	r6, #6
 8007dd8:	d128      	bne.n	8007e2c <_strtod_l+0xbc>
 8007dda:	3501      	adds	r5, #1
 8007ddc:	2300      	movs	r3, #0
 8007dde:	9519      	str	r5, [sp, #100]	@ 0x64
 8007de0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007de2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f040 858e 	bne.w	8008906 <_strtod_l+0xb96>
 8007dea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dec:	b1cb      	cbz	r3, 8007e22 <_strtod_l+0xb2>
 8007dee:	4652      	mov	r2, sl
 8007df0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007df4:	ec43 2b10 	vmov	d0, r2, r3
 8007df8:	b01f      	add	sp, #124	@ 0x7c
 8007dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfe:	2920      	cmp	r1, #32
 8007e00:	d1ce      	bne.n	8007da0 <_strtod_l+0x30>
 8007e02:	3201      	adds	r2, #1
 8007e04:	e7c1      	b.n	8007d8a <_strtod_l+0x1a>
 8007e06:	292d      	cmp	r1, #45	@ 0x2d
 8007e08:	d1ca      	bne.n	8007da0 <_strtod_l+0x30>
 8007e0a:	2101      	movs	r1, #1
 8007e0c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007e0e:	1c51      	adds	r1, r2, #1
 8007e10:	9119      	str	r1, [sp, #100]	@ 0x64
 8007e12:	7852      	ldrb	r2, [r2, #1]
 8007e14:	2a00      	cmp	r2, #0
 8007e16:	d1c5      	bne.n	8007da4 <_strtod_l+0x34>
 8007e18:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007e1a:	9419      	str	r4, [sp, #100]	@ 0x64
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f040 8570 	bne.w	8008902 <_strtod_l+0xb92>
 8007e22:	4652      	mov	r2, sl
 8007e24:	465b      	mov	r3, fp
 8007e26:	e7e5      	b.n	8007df4 <_strtod_l+0x84>
 8007e28:	2100      	movs	r1, #0
 8007e2a:	e7ef      	b.n	8007e0c <_strtod_l+0x9c>
 8007e2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007e2e:	b13a      	cbz	r2, 8007e40 <_strtod_l+0xd0>
 8007e30:	2135      	movs	r1, #53	@ 0x35
 8007e32:	a81c      	add	r0, sp, #112	@ 0x70
 8007e34:	f7ff ff3a 	bl	8007cac <__copybits>
 8007e38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e3a:	9805      	ldr	r0, [sp, #20]
 8007e3c:	f7ff fb08 	bl	8007450 <_Bfree>
 8007e40:	3e01      	subs	r6, #1
 8007e42:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007e44:	2e04      	cmp	r6, #4
 8007e46:	d806      	bhi.n	8007e56 <_strtod_l+0xe6>
 8007e48:	e8df f006 	tbb	[pc, r6]
 8007e4c:	201d0314 	.word	0x201d0314
 8007e50:	14          	.byte	0x14
 8007e51:	00          	.byte	0x00
 8007e52:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007e56:	05e1      	lsls	r1, r4, #23
 8007e58:	bf48      	it	mi
 8007e5a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007e5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e62:	0d1b      	lsrs	r3, r3, #20
 8007e64:	051b      	lsls	r3, r3, #20
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1bb      	bne.n	8007de2 <_strtod_l+0x72>
 8007e6a:	f7fe fb11 	bl	8006490 <__errno>
 8007e6e:	2322      	movs	r3, #34	@ 0x22
 8007e70:	6003      	str	r3, [r0, #0]
 8007e72:	e7b6      	b.n	8007de2 <_strtod_l+0x72>
 8007e74:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007e78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007e7c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e80:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007e84:	e7e7      	b.n	8007e56 <_strtod_l+0xe6>
 8007e86:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008004 <_strtod_l+0x294>
 8007e8a:	e7e4      	b.n	8007e56 <_strtod_l+0xe6>
 8007e8c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007e90:	f04f 3aff 	mov.w	sl, #4294967295
 8007e94:	e7df      	b.n	8007e56 <_strtod_l+0xe6>
 8007e96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e9c:	785b      	ldrb	r3, [r3, #1]
 8007e9e:	2b30      	cmp	r3, #48	@ 0x30
 8007ea0:	d0f9      	beq.n	8007e96 <_strtod_l+0x126>
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d09d      	beq.n	8007de2 <_strtod_l+0x72>
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eaa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007eac:	930c      	str	r3, [sp, #48]	@ 0x30
 8007eae:	2300      	movs	r3, #0
 8007eb0:	9308      	str	r3, [sp, #32]
 8007eb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007eb4:	461f      	mov	r7, r3
 8007eb6:	220a      	movs	r2, #10
 8007eb8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007eba:	7805      	ldrb	r5, [r0, #0]
 8007ebc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007ec0:	b2d9      	uxtb	r1, r3
 8007ec2:	2909      	cmp	r1, #9
 8007ec4:	d928      	bls.n	8007f18 <_strtod_l+0x1a8>
 8007ec6:	494e      	ldr	r1, [pc, #312]	@ (8008000 <_strtod_l+0x290>)
 8007ec8:	2201      	movs	r2, #1
 8007eca:	f000 ffe7 	bl	8008e9c <strncmp>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	d032      	beq.n	8007f38 <_strtod_l+0x1c8>
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	462a      	mov	r2, r5
 8007ed6:	4681      	mov	r9, r0
 8007ed8:	463d      	mov	r5, r7
 8007eda:	4603      	mov	r3, r0
 8007edc:	2a65      	cmp	r2, #101	@ 0x65
 8007ede:	d001      	beq.n	8007ee4 <_strtod_l+0x174>
 8007ee0:	2a45      	cmp	r2, #69	@ 0x45
 8007ee2:	d114      	bne.n	8007f0e <_strtod_l+0x19e>
 8007ee4:	b91d      	cbnz	r5, 8007eee <_strtod_l+0x17e>
 8007ee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ee8:	4302      	orrs	r2, r0
 8007eea:	d095      	beq.n	8007e18 <_strtod_l+0xa8>
 8007eec:	2500      	movs	r5, #0
 8007eee:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007ef0:	1c62      	adds	r2, r4, #1
 8007ef2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ef4:	7862      	ldrb	r2, [r4, #1]
 8007ef6:	2a2b      	cmp	r2, #43	@ 0x2b
 8007ef8:	d077      	beq.n	8007fea <_strtod_l+0x27a>
 8007efa:	2a2d      	cmp	r2, #45	@ 0x2d
 8007efc:	d07b      	beq.n	8007ff6 <_strtod_l+0x286>
 8007efe:	f04f 0c00 	mov.w	ip, #0
 8007f02:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007f06:	2909      	cmp	r1, #9
 8007f08:	f240 8082 	bls.w	8008010 <_strtod_l+0x2a0>
 8007f0c:	9419      	str	r4, [sp, #100]	@ 0x64
 8007f0e:	f04f 0800 	mov.w	r8, #0
 8007f12:	e0a2      	b.n	800805a <_strtod_l+0x2ea>
 8007f14:	2300      	movs	r3, #0
 8007f16:	e7c7      	b.n	8007ea8 <_strtod_l+0x138>
 8007f18:	2f08      	cmp	r7, #8
 8007f1a:	bfd5      	itete	le
 8007f1c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007f1e:	9908      	ldrgt	r1, [sp, #32]
 8007f20:	fb02 3301 	mlale	r3, r2, r1, r3
 8007f24:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007f28:	f100 0001 	add.w	r0, r0, #1
 8007f2c:	bfd4      	ite	le
 8007f2e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007f30:	9308      	strgt	r3, [sp, #32]
 8007f32:	3701      	adds	r7, #1
 8007f34:	9019      	str	r0, [sp, #100]	@ 0x64
 8007f36:	e7bf      	b.n	8007eb8 <_strtod_l+0x148>
 8007f38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f3a:	1c5a      	adds	r2, r3, #1
 8007f3c:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f3e:	785a      	ldrb	r2, [r3, #1]
 8007f40:	b37f      	cbz	r7, 8007fa2 <_strtod_l+0x232>
 8007f42:	4681      	mov	r9, r0
 8007f44:	463d      	mov	r5, r7
 8007f46:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007f4a:	2b09      	cmp	r3, #9
 8007f4c:	d912      	bls.n	8007f74 <_strtod_l+0x204>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e7c4      	b.n	8007edc <_strtod_l+0x16c>
 8007f52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f54:	1c5a      	adds	r2, r3, #1
 8007f56:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f58:	785a      	ldrb	r2, [r3, #1]
 8007f5a:	3001      	adds	r0, #1
 8007f5c:	2a30      	cmp	r2, #48	@ 0x30
 8007f5e:	d0f8      	beq.n	8007f52 <_strtod_l+0x1e2>
 8007f60:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007f64:	2b08      	cmp	r3, #8
 8007f66:	f200 84d3 	bhi.w	8008910 <_strtod_l+0xba0>
 8007f6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f6e:	4681      	mov	r9, r0
 8007f70:	2000      	movs	r0, #0
 8007f72:	4605      	mov	r5, r0
 8007f74:	3a30      	subs	r2, #48	@ 0x30
 8007f76:	f100 0301 	add.w	r3, r0, #1
 8007f7a:	d02a      	beq.n	8007fd2 <_strtod_l+0x262>
 8007f7c:	4499      	add	r9, r3
 8007f7e:	eb00 0c05 	add.w	ip, r0, r5
 8007f82:	462b      	mov	r3, r5
 8007f84:	210a      	movs	r1, #10
 8007f86:	4563      	cmp	r3, ip
 8007f88:	d10d      	bne.n	8007fa6 <_strtod_l+0x236>
 8007f8a:	1c69      	adds	r1, r5, #1
 8007f8c:	4401      	add	r1, r0
 8007f8e:	4428      	add	r0, r5
 8007f90:	2808      	cmp	r0, #8
 8007f92:	dc16      	bgt.n	8007fc2 <_strtod_l+0x252>
 8007f94:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007f96:	230a      	movs	r3, #10
 8007f98:	fb03 2300 	mla	r3, r3, r0, r2
 8007f9c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	e018      	b.n	8007fd4 <_strtod_l+0x264>
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	e7da      	b.n	8007f5c <_strtod_l+0x1ec>
 8007fa6:	2b08      	cmp	r3, #8
 8007fa8:	f103 0301 	add.w	r3, r3, #1
 8007fac:	dc03      	bgt.n	8007fb6 <_strtod_l+0x246>
 8007fae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007fb0:	434e      	muls	r6, r1
 8007fb2:	960a      	str	r6, [sp, #40]	@ 0x28
 8007fb4:	e7e7      	b.n	8007f86 <_strtod_l+0x216>
 8007fb6:	2b10      	cmp	r3, #16
 8007fb8:	bfde      	ittt	le
 8007fba:	9e08      	ldrle	r6, [sp, #32]
 8007fbc:	434e      	mulle	r6, r1
 8007fbe:	9608      	strle	r6, [sp, #32]
 8007fc0:	e7e1      	b.n	8007f86 <_strtod_l+0x216>
 8007fc2:	280f      	cmp	r0, #15
 8007fc4:	dceb      	bgt.n	8007f9e <_strtod_l+0x22e>
 8007fc6:	9808      	ldr	r0, [sp, #32]
 8007fc8:	230a      	movs	r3, #10
 8007fca:	fb03 2300 	mla	r3, r3, r0, r2
 8007fce:	9308      	str	r3, [sp, #32]
 8007fd0:	e7e5      	b.n	8007f9e <_strtod_l+0x22e>
 8007fd2:	4629      	mov	r1, r5
 8007fd4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007fd6:	1c50      	adds	r0, r2, #1
 8007fd8:	9019      	str	r0, [sp, #100]	@ 0x64
 8007fda:	7852      	ldrb	r2, [r2, #1]
 8007fdc:	4618      	mov	r0, r3
 8007fde:	460d      	mov	r5, r1
 8007fe0:	e7b1      	b.n	8007f46 <_strtod_l+0x1d6>
 8007fe2:	f04f 0900 	mov.w	r9, #0
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e77d      	b.n	8007ee6 <_strtod_l+0x176>
 8007fea:	f04f 0c00 	mov.w	ip, #0
 8007fee:	1ca2      	adds	r2, r4, #2
 8007ff0:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ff2:	78a2      	ldrb	r2, [r4, #2]
 8007ff4:	e785      	b.n	8007f02 <_strtod_l+0x192>
 8007ff6:	f04f 0c01 	mov.w	ip, #1
 8007ffa:	e7f8      	b.n	8007fee <_strtod_l+0x27e>
 8007ffc:	08009ed8 	.word	0x08009ed8
 8008000:	08009ec0 	.word	0x08009ec0
 8008004:	7ff00000 	.word	0x7ff00000
 8008008:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800800a:	1c51      	adds	r1, r2, #1
 800800c:	9119      	str	r1, [sp, #100]	@ 0x64
 800800e:	7852      	ldrb	r2, [r2, #1]
 8008010:	2a30      	cmp	r2, #48	@ 0x30
 8008012:	d0f9      	beq.n	8008008 <_strtod_l+0x298>
 8008014:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008018:	2908      	cmp	r1, #8
 800801a:	f63f af78 	bhi.w	8007f0e <_strtod_l+0x19e>
 800801e:	3a30      	subs	r2, #48	@ 0x30
 8008020:	920e      	str	r2, [sp, #56]	@ 0x38
 8008022:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008024:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008026:	f04f 080a 	mov.w	r8, #10
 800802a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800802c:	1c56      	adds	r6, r2, #1
 800802e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008030:	7852      	ldrb	r2, [r2, #1]
 8008032:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008036:	f1be 0f09 	cmp.w	lr, #9
 800803a:	d939      	bls.n	80080b0 <_strtod_l+0x340>
 800803c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800803e:	1a76      	subs	r6, r6, r1
 8008040:	2e08      	cmp	r6, #8
 8008042:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008046:	dc03      	bgt.n	8008050 <_strtod_l+0x2e0>
 8008048:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800804a:	4588      	cmp	r8, r1
 800804c:	bfa8      	it	ge
 800804e:	4688      	movge	r8, r1
 8008050:	f1bc 0f00 	cmp.w	ip, #0
 8008054:	d001      	beq.n	800805a <_strtod_l+0x2ea>
 8008056:	f1c8 0800 	rsb	r8, r8, #0
 800805a:	2d00      	cmp	r5, #0
 800805c:	d14e      	bne.n	80080fc <_strtod_l+0x38c>
 800805e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008060:	4308      	orrs	r0, r1
 8008062:	f47f aebe 	bne.w	8007de2 <_strtod_l+0x72>
 8008066:	2b00      	cmp	r3, #0
 8008068:	f47f aed6 	bne.w	8007e18 <_strtod_l+0xa8>
 800806c:	2a69      	cmp	r2, #105	@ 0x69
 800806e:	d028      	beq.n	80080c2 <_strtod_l+0x352>
 8008070:	dc25      	bgt.n	80080be <_strtod_l+0x34e>
 8008072:	2a49      	cmp	r2, #73	@ 0x49
 8008074:	d025      	beq.n	80080c2 <_strtod_l+0x352>
 8008076:	2a4e      	cmp	r2, #78	@ 0x4e
 8008078:	f47f aece 	bne.w	8007e18 <_strtod_l+0xa8>
 800807c:	499b      	ldr	r1, [pc, #620]	@ (80082ec <_strtod_l+0x57c>)
 800807e:	a819      	add	r0, sp, #100	@ 0x64
 8008080:	f001 f9ea 	bl	8009458 <__match>
 8008084:	2800      	cmp	r0, #0
 8008086:	f43f aec7 	beq.w	8007e18 <_strtod_l+0xa8>
 800808a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	2b28      	cmp	r3, #40	@ 0x28
 8008090:	d12e      	bne.n	80080f0 <_strtod_l+0x380>
 8008092:	4997      	ldr	r1, [pc, #604]	@ (80082f0 <_strtod_l+0x580>)
 8008094:	aa1c      	add	r2, sp, #112	@ 0x70
 8008096:	a819      	add	r0, sp, #100	@ 0x64
 8008098:	f001 f9f2 	bl	8009480 <__hexnan>
 800809c:	2805      	cmp	r0, #5
 800809e:	d127      	bne.n	80080f0 <_strtod_l+0x380>
 80080a0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080a2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80080a6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80080aa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80080ae:	e698      	b.n	8007de2 <_strtod_l+0x72>
 80080b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80080b2:	fb08 2101 	mla	r1, r8, r1, r2
 80080b6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80080ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80080bc:	e7b5      	b.n	800802a <_strtod_l+0x2ba>
 80080be:	2a6e      	cmp	r2, #110	@ 0x6e
 80080c0:	e7da      	b.n	8008078 <_strtod_l+0x308>
 80080c2:	498c      	ldr	r1, [pc, #560]	@ (80082f4 <_strtod_l+0x584>)
 80080c4:	a819      	add	r0, sp, #100	@ 0x64
 80080c6:	f001 f9c7 	bl	8009458 <__match>
 80080ca:	2800      	cmp	r0, #0
 80080cc:	f43f aea4 	beq.w	8007e18 <_strtod_l+0xa8>
 80080d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080d2:	4989      	ldr	r1, [pc, #548]	@ (80082f8 <_strtod_l+0x588>)
 80080d4:	3b01      	subs	r3, #1
 80080d6:	a819      	add	r0, sp, #100	@ 0x64
 80080d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80080da:	f001 f9bd 	bl	8009458 <__match>
 80080de:	b910      	cbnz	r0, 80080e6 <_strtod_l+0x376>
 80080e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080e2:	3301      	adds	r3, #1
 80080e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80080e6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008308 <_strtod_l+0x598>
 80080ea:	f04f 0a00 	mov.w	sl, #0
 80080ee:	e678      	b.n	8007de2 <_strtod_l+0x72>
 80080f0:	4882      	ldr	r0, [pc, #520]	@ (80082fc <_strtod_l+0x58c>)
 80080f2:	f000 ff05 	bl	8008f00 <nan>
 80080f6:	ec5b ab10 	vmov	sl, fp, d0
 80080fa:	e672      	b.n	8007de2 <_strtod_l+0x72>
 80080fc:	eba8 0309 	sub.w	r3, r8, r9
 8008100:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008102:	9309      	str	r3, [sp, #36]	@ 0x24
 8008104:	2f00      	cmp	r7, #0
 8008106:	bf08      	it	eq
 8008108:	462f      	moveq	r7, r5
 800810a:	2d10      	cmp	r5, #16
 800810c:	462c      	mov	r4, r5
 800810e:	bfa8      	it	ge
 8008110:	2410      	movge	r4, #16
 8008112:	f7f8 f9f7 	bl	8000504 <__aeabi_ui2d>
 8008116:	2d09      	cmp	r5, #9
 8008118:	4682      	mov	sl, r0
 800811a:	468b      	mov	fp, r1
 800811c:	dc13      	bgt.n	8008146 <_strtod_l+0x3d6>
 800811e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	f43f ae5e 	beq.w	8007de2 <_strtod_l+0x72>
 8008126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008128:	dd78      	ble.n	800821c <_strtod_l+0x4ac>
 800812a:	2b16      	cmp	r3, #22
 800812c:	dc5f      	bgt.n	80081ee <_strtod_l+0x47e>
 800812e:	4974      	ldr	r1, [pc, #464]	@ (8008300 <_strtod_l+0x590>)
 8008130:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008138:	4652      	mov	r2, sl
 800813a:	465b      	mov	r3, fp
 800813c:	f7f8 fa5c 	bl	80005f8 <__aeabi_dmul>
 8008140:	4682      	mov	sl, r0
 8008142:	468b      	mov	fp, r1
 8008144:	e64d      	b.n	8007de2 <_strtod_l+0x72>
 8008146:	4b6e      	ldr	r3, [pc, #440]	@ (8008300 <_strtod_l+0x590>)
 8008148:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800814c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008150:	f7f8 fa52 	bl	80005f8 <__aeabi_dmul>
 8008154:	4682      	mov	sl, r0
 8008156:	9808      	ldr	r0, [sp, #32]
 8008158:	468b      	mov	fp, r1
 800815a:	f7f8 f9d3 	bl	8000504 <__aeabi_ui2d>
 800815e:	4602      	mov	r2, r0
 8008160:	460b      	mov	r3, r1
 8008162:	4650      	mov	r0, sl
 8008164:	4659      	mov	r1, fp
 8008166:	f7f8 f891 	bl	800028c <__adddf3>
 800816a:	2d0f      	cmp	r5, #15
 800816c:	4682      	mov	sl, r0
 800816e:	468b      	mov	fp, r1
 8008170:	ddd5      	ble.n	800811e <_strtod_l+0x3ae>
 8008172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008174:	1b2c      	subs	r4, r5, r4
 8008176:	441c      	add	r4, r3
 8008178:	2c00      	cmp	r4, #0
 800817a:	f340 8096 	ble.w	80082aa <_strtod_l+0x53a>
 800817e:	f014 030f 	ands.w	r3, r4, #15
 8008182:	d00a      	beq.n	800819a <_strtod_l+0x42a>
 8008184:	495e      	ldr	r1, [pc, #376]	@ (8008300 <_strtod_l+0x590>)
 8008186:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800818a:	4652      	mov	r2, sl
 800818c:	465b      	mov	r3, fp
 800818e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008192:	f7f8 fa31 	bl	80005f8 <__aeabi_dmul>
 8008196:	4682      	mov	sl, r0
 8008198:	468b      	mov	fp, r1
 800819a:	f034 040f 	bics.w	r4, r4, #15
 800819e:	d073      	beq.n	8008288 <_strtod_l+0x518>
 80081a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80081a4:	dd48      	ble.n	8008238 <_strtod_l+0x4c8>
 80081a6:	2400      	movs	r4, #0
 80081a8:	46a0      	mov	r8, r4
 80081aa:	940a      	str	r4, [sp, #40]	@ 0x28
 80081ac:	46a1      	mov	r9, r4
 80081ae:	9a05      	ldr	r2, [sp, #20]
 80081b0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008308 <_strtod_l+0x598>
 80081b4:	2322      	movs	r3, #34	@ 0x22
 80081b6:	6013      	str	r3, [r2, #0]
 80081b8:	f04f 0a00 	mov.w	sl, #0
 80081bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f43f ae0f 	beq.w	8007de2 <_strtod_l+0x72>
 80081c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80081c6:	9805      	ldr	r0, [sp, #20]
 80081c8:	f7ff f942 	bl	8007450 <_Bfree>
 80081cc:	9805      	ldr	r0, [sp, #20]
 80081ce:	4649      	mov	r1, r9
 80081d0:	f7ff f93e 	bl	8007450 <_Bfree>
 80081d4:	9805      	ldr	r0, [sp, #20]
 80081d6:	4641      	mov	r1, r8
 80081d8:	f7ff f93a 	bl	8007450 <_Bfree>
 80081dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80081de:	9805      	ldr	r0, [sp, #20]
 80081e0:	f7ff f936 	bl	8007450 <_Bfree>
 80081e4:	9805      	ldr	r0, [sp, #20]
 80081e6:	4621      	mov	r1, r4
 80081e8:	f7ff f932 	bl	8007450 <_Bfree>
 80081ec:	e5f9      	b.n	8007de2 <_strtod_l+0x72>
 80081ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80081f4:	4293      	cmp	r3, r2
 80081f6:	dbbc      	blt.n	8008172 <_strtod_l+0x402>
 80081f8:	4c41      	ldr	r4, [pc, #260]	@ (8008300 <_strtod_l+0x590>)
 80081fa:	f1c5 050f 	rsb	r5, r5, #15
 80081fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008202:	4652      	mov	r2, sl
 8008204:	465b      	mov	r3, fp
 8008206:	e9d1 0100 	ldrd	r0, r1, [r1]
 800820a:	f7f8 f9f5 	bl	80005f8 <__aeabi_dmul>
 800820e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008210:	1b5d      	subs	r5, r3, r5
 8008212:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008216:	e9d4 2300 	ldrd	r2, r3, [r4]
 800821a:	e78f      	b.n	800813c <_strtod_l+0x3cc>
 800821c:	3316      	adds	r3, #22
 800821e:	dba8      	blt.n	8008172 <_strtod_l+0x402>
 8008220:	4b37      	ldr	r3, [pc, #220]	@ (8008300 <_strtod_l+0x590>)
 8008222:	eba9 0808 	sub.w	r8, r9, r8
 8008226:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800822a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800822e:	4650      	mov	r0, sl
 8008230:	4659      	mov	r1, fp
 8008232:	f7f8 fb0b 	bl	800084c <__aeabi_ddiv>
 8008236:	e783      	b.n	8008140 <_strtod_l+0x3d0>
 8008238:	4b32      	ldr	r3, [pc, #200]	@ (8008304 <_strtod_l+0x594>)
 800823a:	9308      	str	r3, [sp, #32]
 800823c:	2300      	movs	r3, #0
 800823e:	1124      	asrs	r4, r4, #4
 8008240:	4650      	mov	r0, sl
 8008242:	4659      	mov	r1, fp
 8008244:	461e      	mov	r6, r3
 8008246:	2c01      	cmp	r4, #1
 8008248:	dc21      	bgt.n	800828e <_strtod_l+0x51e>
 800824a:	b10b      	cbz	r3, 8008250 <_strtod_l+0x4e0>
 800824c:	4682      	mov	sl, r0
 800824e:	468b      	mov	fp, r1
 8008250:	492c      	ldr	r1, [pc, #176]	@ (8008304 <_strtod_l+0x594>)
 8008252:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008256:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800825a:	4652      	mov	r2, sl
 800825c:	465b      	mov	r3, fp
 800825e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008262:	f7f8 f9c9 	bl	80005f8 <__aeabi_dmul>
 8008266:	4b28      	ldr	r3, [pc, #160]	@ (8008308 <_strtod_l+0x598>)
 8008268:	460a      	mov	r2, r1
 800826a:	400b      	ands	r3, r1
 800826c:	4927      	ldr	r1, [pc, #156]	@ (800830c <_strtod_l+0x59c>)
 800826e:	428b      	cmp	r3, r1
 8008270:	4682      	mov	sl, r0
 8008272:	d898      	bhi.n	80081a6 <_strtod_l+0x436>
 8008274:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008278:	428b      	cmp	r3, r1
 800827a:	bf86      	itte	hi
 800827c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008310 <_strtod_l+0x5a0>
 8008280:	f04f 3aff 	movhi.w	sl, #4294967295
 8008284:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008288:	2300      	movs	r3, #0
 800828a:	9308      	str	r3, [sp, #32]
 800828c:	e07a      	b.n	8008384 <_strtod_l+0x614>
 800828e:	07e2      	lsls	r2, r4, #31
 8008290:	d505      	bpl.n	800829e <_strtod_l+0x52e>
 8008292:	9b08      	ldr	r3, [sp, #32]
 8008294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008298:	f7f8 f9ae 	bl	80005f8 <__aeabi_dmul>
 800829c:	2301      	movs	r3, #1
 800829e:	9a08      	ldr	r2, [sp, #32]
 80082a0:	3208      	adds	r2, #8
 80082a2:	3601      	adds	r6, #1
 80082a4:	1064      	asrs	r4, r4, #1
 80082a6:	9208      	str	r2, [sp, #32]
 80082a8:	e7cd      	b.n	8008246 <_strtod_l+0x4d6>
 80082aa:	d0ed      	beq.n	8008288 <_strtod_l+0x518>
 80082ac:	4264      	negs	r4, r4
 80082ae:	f014 020f 	ands.w	r2, r4, #15
 80082b2:	d00a      	beq.n	80082ca <_strtod_l+0x55a>
 80082b4:	4b12      	ldr	r3, [pc, #72]	@ (8008300 <_strtod_l+0x590>)
 80082b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082ba:	4650      	mov	r0, sl
 80082bc:	4659      	mov	r1, fp
 80082be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c2:	f7f8 fac3 	bl	800084c <__aeabi_ddiv>
 80082c6:	4682      	mov	sl, r0
 80082c8:	468b      	mov	fp, r1
 80082ca:	1124      	asrs	r4, r4, #4
 80082cc:	d0dc      	beq.n	8008288 <_strtod_l+0x518>
 80082ce:	2c1f      	cmp	r4, #31
 80082d0:	dd20      	ble.n	8008314 <_strtod_l+0x5a4>
 80082d2:	2400      	movs	r4, #0
 80082d4:	46a0      	mov	r8, r4
 80082d6:	940a      	str	r4, [sp, #40]	@ 0x28
 80082d8:	46a1      	mov	r9, r4
 80082da:	9a05      	ldr	r2, [sp, #20]
 80082dc:	2322      	movs	r3, #34	@ 0x22
 80082de:	f04f 0a00 	mov.w	sl, #0
 80082e2:	f04f 0b00 	mov.w	fp, #0
 80082e6:	6013      	str	r3, [r2, #0]
 80082e8:	e768      	b.n	80081bc <_strtod_l+0x44c>
 80082ea:	bf00      	nop
 80082ec:	08009c88 	.word	0x08009c88
 80082f0:	08009ec4 	.word	0x08009ec4
 80082f4:	08009c80 	.word	0x08009c80
 80082f8:	08009cf3 	.word	0x08009cf3
 80082fc:	08009cef 	.word	0x08009cef
 8008300:	08009df8 	.word	0x08009df8
 8008304:	08009dd0 	.word	0x08009dd0
 8008308:	7ff00000 	.word	0x7ff00000
 800830c:	7ca00000 	.word	0x7ca00000
 8008310:	7fefffff 	.word	0x7fefffff
 8008314:	f014 0310 	ands.w	r3, r4, #16
 8008318:	bf18      	it	ne
 800831a:	236a      	movne	r3, #106	@ 0x6a
 800831c:	4ea9      	ldr	r6, [pc, #676]	@ (80085c4 <_strtod_l+0x854>)
 800831e:	9308      	str	r3, [sp, #32]
 8008320:	4650      	mov	r0, sl
 8008322:	4659      	mov	r1, fp
 8008324:	2300      	movs	r3, #0
 8008326:	07e2      	lsls	r2, r4, #31
 8008328:	d504      	bpl.n	8008334 <_strtod_l+0x5c4>
 800832a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800832e:	f7f8 f963 	bl	80005f8 <__aeabi_dmul>
 8008332:	2301      	movs	r3, #1
 8008334:	1064      	asrs	r4, r4, #1
 8008336:	f106 0608 	add.w	r6, r6, #8
 800833a:	d1f4      	bne.n	8008326 <_strtod_l+0x5b6>
 800833c:	b10b      	cbz	r3, 8008342 <_strtod_l+0x5d2>
 800833e:	4682      	mov	sl, r0
 8008340:	468b      	mov	fp, r1
 8008342:	9b08      	ldr	r3, [sp, #32]
 8008344:	b1b3      	cbz	r3, 8008374 <_strtod_l+0x604>
 8008346:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800834a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800834e:	2b00      	cmp	r3, #0
 8008350:	4659      	mov	r1, fp
 8008352:	dd0f      	ble.n	8008374 <_strtod_l+0x604>
 8008354:	2b1f      	cmp	r3, #31
 8008356:	dd55      	ble.n	8008404 <_strtod_l+0x694>
 8008358:	2b34      	cmp	r3, #52	@ 0x34
 800835a:	bfde      	ittt	le
 800835c:	f04f 33ff 	movle.w	r3, #4294967295
 8008360:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008364:	4093      	lslle	r3, r2
 8008366:	f04f 0a00 	mov.w	sl, #0
 800836a:	bfcc      	ite	gt
 800836c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008370:	ea03 0b01 	andle.w	fp, r3, r1
 8008374:	2200      	movs	r2, #0
 8008376:	2300      	movs	r3, #0
 8008378:	4650      	mov	r0, sl
 800837a:	4659      	mov	r1, fp
 800837c:	f7f8 fba4 	bl	8000ac8 <__aeabi_dcmpeq>
 8008380:	2800      	cmp	r0, #0
 8008382:	d1a6      	bne.n	80082d2 <_strtod_l+0x562>
 8008384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008386:	9300      	str	r3, [sp, #0]
 8008388:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800838a:	9805      	ldr	r0, [sp, #20]
 800838c:	462b      	mov	r3, r5
 800838e:	463a      	mov	r2, r7
 8008390:	f7ff f8c6 	bl	8007520 <__s2b>
 8008394:	900a      	str	r0, [sp, #40]	@ 0x28
 8008396:	2800      	cmp	r0, #0
 8008398:	f43f af05 	beq.w	80081a6 <_strtod_l+0x436>
 800839c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800839e:	2a00      	cmp	r2, #0
 80083a0:	eba9 0308 	sub.w	r3, r9, r8
 80083a4:	bfa8      	it	ge
 80083a6:	2300      	movge	r3, #0
 80083a8:	9312      	str	r3, [sp, #72]	@ 0x48
 80083aa:	2400      	movs	r4, #0
 80083ac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80083b0:	9316      	str	r3, [sp, #88]	@ 0x58
 80083b2:	46a0      	mov	r8, r4
 80083b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083b6:	9805      	ldr	r0, [sp, #20]
 80083b8:	6859      	ldr	r1, [r3, #4]
 80083ba:	f7ff f809 	bl	80073d0 <_Balloc>
 80083be:	4681      	mov	r9, r0
 80083c0:	2800      	cmp	r0, #0
 80083c2:	f43f aef4 	beq.w	80081ae <_strtod_l+0x43e>
 80083c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083c8:	691a      	ldr	r2, [r3, #16]
 80083ca:	3202      	adds	r2, #2
 80083cc:	f103 010c 	add.w	r1, r3, #12
 80083d0:	0092      	lsls	r2, r2, #2
 80083d2:	300c      	adds	r0, #12
 80083d4:	f000 fd84 	bl	8008ee0 <memcpy>
 80083d8:	ec4b ab10 	vmov	d0, sl, fp
 80083dc:	9805      	ldr	r0, [sp, #20]
 80083de:	aa1c      	add	r2, sp, #112	@ 0x70
 80083e0:	a91b      	add	r1, sp, #108	@ 0x6c
 80083e2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80083e6:	f7ff fbd7 	bl	8007b98 <__d2b>
 80083ea:	901a      	str	r0, [sp, #104]	@ 0x68
 80083ec:	2800      	cmp	r0, #0
 80083ee:	f43f aede 	beq.w	80081ae <_strtod_l+0x43e>
 80083f2:	9805      	ldr	r0, [sp, #20]
 80083f4:	2101      	movs	r1, #1
 80083f6:	f7ff f929 	bl	800764c <__i2b>
 80083fa:	4680      	mov	r8, r0
 80083fc:	b948      	cbnz	r0, 8008412 <_strtod_l+0x6a2>
 80083fe:	f04f 0800 	mov.w	r8, #0
 8008402:	e6d4      	b.n	80081ae <_strtod_l+0x43e>
 8008404:	f04f 32ff 	mov.w	r2, #4294967295
 8008408:	fa02 f303 	lsl.w	r3, r2, r3
 800840c:	ea03 0a0a 	and.w	sl, r3, sl
 8008410:	e7b0      	b.n	8008374 <_strtod_l+0x604>
 8008412:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008414:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008416:	2d00      	cmp	r5, #0
 8008418:	bfab      	itete	ge
 800841a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800841c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800841e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008420:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008422:	bfac      	ite	ge
 8008424:	18ef      	addge	r7, r5, r3
 8008426:	1b5e      	sublt	r6, r3, r5
 8008428:	9b08      	ldr	r3, [sp, #32]
 800842a:	1aed      	subs	r5, r5, r3
 800842c:	4415      	add	r5, r2
 800842e:	4b66      	ldr	r3, [pc, #408]	@ (80085c8 <_strtod_l+0x858>)
 8008430:	3d01      	subs	r5, #1
 8008432:	429d      	cmp	r5, r3
 8008434:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008438:	da50      	bge.n	80084dc <_strtod_l+0x76c>
 800843a:	1b5b      	subs	r3, r3, r5
 800843c:	2b1f      	cmp	r3, #31
 800843e:	eba2 0203 	sub.w	r2, r2, r3
 8008442:	f04f 0101 	mov.w	r1, #1
 8008446:	dc3d      	bgt.n	80084c4 <_strtod_l+0x754>
 8008448:	fa01 f303 	lsl.w	r3, r1, r3
 800844c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800844e:	2300      	movs	r3, #0
 8008450:	9310      	str	r3, [sp, #64]	@ 0x40
 8008452:	18bd      	adds	r5, r7, r2
 8008454:	9b08      	ldr	r3, [sp, #32]
 8008456:	42af      	cmp	r7, r5
 8008458:	4416      	add	r6, r2
 800845a:	441e      	add	r6, r3
 800845c:	463b      	mov	r3, r7
 800845e:	bfa8      	it	ge
 8008460:	462b      	movge	r3, r5
 8008462:	42b3      	cmp	r3, r6
 8008464:	bfa8      	it	ge
 8008466:	4633      	movge	r3, r6
 8008468:	2b00      	cmp	r3, #0
 800846a:	bfc2      	ittt	gt
 800846c:	1aed      	subgt	r5, r5, r3
 800846e:	1af6      	subgt	r6, r6, r3
 8008470:	1aff      	subgt	r7, r7, r3
 8008472:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008474:	2b00      	cmp	r3, #0
 8008476:	dd16      	ble.n	80084a6 <_strtod_l+0x736>
 8008478:	4641      	mov	r1, r8
 800847a:	9805      	ldr	r0, [sp, #20]
 800847c:	461a      	mov	r2, r3
 800847e:	f7ff f9a5 	bl	80077cc <__pow5mult>
 8008482:	4680      	mov	r8, r0
 8008484:	2800      	cmp	r0, #0
 8008486:	d0ba      	beq.n	80083fe <_strtod_l+0x68e>
 8008488:	4601      	mov	r1, r0
 800848a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800848c:	9805      	ldr	r0, [sp, #20]
 800848e:	f7ff f8f3 	bl	8007678 <__multiply>
 8008492:	900e      	str	r0, [sp, #56]	@ 0x38
 8008494:	2800      	cmp	r0, #0
 8008496:	f43f ae8a 	beq.w	80081ae <_strtod_l+0x43e>
 800849a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800849c:	9805      	ldr	r0, [sp, #20]
 800849e:	f7fe ffd7 	bl	8007450 <_Bfree>
 80084a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80084a6:	2d00      	cmp	r5, #0
 80084a8:	dc1d      	bgt.n	80084e6 <_strtod_l+0x776>
 80084aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	dd23      	ble.n	80084f8 <_strtod_l+0x788>
 80084b0:	4649      	mov	r1, r9
 80084b2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80084b4:	9805      	ldr	r0, [sp, #20]
 80084b6:	f7ff f989 	bl	80077cc <__pow5mult>
 80084ba:	4681      	mov	r9, r0
 80084bc:	b9e0      	cbnz	r0, 80084f8 <_strtod_l+0x788>
 80084be:	f04f 0900 	mov.w	r9, #0
 80084c2:	e674      	b.n	80081ae <_strtod_l+0x43e>
 80084c4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80084c8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80084cc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80084d0:	35e2      	adds	r5, #226	@ 0xe2
 80084d2:	fa01 f305 	lsl.w	r3, r1, r5
 80084d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80084d8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80084da:	e7ba      	b.n	8008452 <_strtod_l+0x6e2>
 80084dc:	2300      	movs	r3, #0
 80084de:	9310      	str	r3, [sp, #64]	@ 0x40
 80084e0:	2301      	movs	r3, #1
 80084e2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084e4:	e7b5      	b.n	8008452 <_strtod_l+0x6e2>
 80084e6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80084e8:	9805      	ldr	r0, [sp, #20]
 80084ea:	462a      	mov	r2, r5
 80084ec:	f7ff f9c8 	bl	8007880 <__lshift>
 80084f0:	901a      	str	r0, [sp, #104]	@ 0x68
 80084f2:	2800      	cmp	r0, #0
 80084f4:	d1d9      	bne.n	80084aa <_strtod_l+0x73a>
 80084f6:	e65a      	b.n	80081ae <_strtod_l+0x43e>
 80084f8:	2e00      	cmp	r6, #0
 80084fa:	dd07      	ble.n	800850c <_strtod_l+0x79c>
 80084fc:	4649      	mov	r1, r9
 80084fe:	9805      	ldr	r0, [sp, #20]
 8008500:	4632      	mov	r2, r6
 8008502:	f7ff f9bd 	bl	8007880 <__lshift>
 8008506:	4681      	mov	r9, r0
 8008508:	2800      	cmp	r0, #0
 800850a:	d0d8      	beq.n	80084be <_strtod_l+0x74e>
 800850c:	2f00      	cmp	r7, #0
 800850e:	dd08      	ble.n	8008522 <_strtod_l+0x7b2>
 8008510:	4641      	mov	r1, r8
 8008512:	9805      	ldr	r0, [sp, #20]
 8008514:	463a      	mov	r2, r7
 8008516:	f7ff f9b3 	bl	8007880 <__lshift>
 800851a:	4680      	mov	r8, r0
 800851c:	2800      	cmp	r0, #0
 800851e:	f43f ae46 	beq.w	80081ae <_strtod_l+0x43e>
 8008522:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008524:	9805      	ldr	r0, [sp, #20]
 8008526:	464a      	mov	r2, r9
 8008528:	f7ff fa32 	bl	8007990 <__mdiff>
 800852c:	4604      	mov	r4, r0
 800852e:	2800      	cmp	r0, #0
 8008530:	f43f ae3d 	beq.w	80081ae <_strtod_l+0x43e>
 8008534:	68c3      	ldr	r3, [r0, #12]
 8008536:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008538:	2300      	movs	r3, #0
 800853a:	60c3      	str	r3, [r0, #12]
 800853c:	4641      	mov	r1, r8
 800853e:	f7ff fa0b 	bl	8007958 <__mcmp>
 8008542:	2800      	cmp	r0, #0
 8008544:	da46      	bge.n	80085d4 <_strtod_l+0x864>
 8008546:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008548:	ea53 030a 	orrs.w	r3, r3, sl
 800854c:	d16c      	bne.n	8008628 <_strtod_l+0x8b8>
 800854e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008552:	2b00      	cmp	r3, #0
 8008554:	d168      	bne.n	8008628 <_strtod_l+0x8b8>
 8008556:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800855a:	0d1b      	lsrs	r3, r3, #20
 800855c:	051b      	lsls	r3, r3, #20
 800855e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008562:	d961      	bls.n	8008628 <_strtod_l+0x8b8>
 8008564:	6963      	ldr	r3, [r4, #20]
 8008566:	b913      	cbnz	r3, 800856e <_strtod_l+0x7fe>
 8008568:	6923      	ldr	r3, [r4, #16]
 800856a:	2b01      	cmp	r3, #1
 800856c:	dd5c      	ble.n	8008628 <_strtod_l+0x8b8>
 800856e:	4621      	mov	r1, r4
 8008570:	2201      	movs	r2, #1
 8008572:	9805      	ldr	r0, [sp, #20]
 8008574:	f7ff f984 	bl	8007880 <__lshift>
 8008578:	4641      	mov	r1, r8
 800857a:	4604      	mov	r4, r0
 800857c:	f7ff f9ec 	bl	8007958 <__mcmp>
 8008580:	2800      	cmp	r0, #0
 8008582:	dd51      	ble.n	8008628 <_strtod_l+0x8b8>
 8008584:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008588:	9a08      	ldr	r2, [sp, #32]
 800858a:	0d1b      	lsrs	r3, r3, #20
 800858c:	051b      	lsls	r3, r3, #20
 800858e:	2a00      	cmp	r2, #0
 8008590:	d06b      	beq.n	800866a <_strtod_l+0x8fa>
 8008592:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008596:	d868      	bhi.n	800866a <_strtod_l+0x8fa>
 8008598:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800859c:	f67f ae9d 	bls.w	80082da <_strtod_l+0x56a>
 80085a0:	4b0a      	ldr	r3, [pc, #40]	@ (80085cc <_strtod_l+0x85c>)
 80085a2:	4650      	mov	r0, sl
 80085a4:	4659      	mov	r1, fp
 80085a6:	2200      	movs	r2, #0
 80085a8:	f7f8 f826 	bl	80005f8 <__aeabi_dmul>
 80085ac:	4b08      	ldr	r3, [pc, #32]	@ (80085d0 <_strtod_l+0x860>)
 80085ae:	400b      	ands	r3, r1
 80085b0:	4682      	mov	sl, r0
 80085b2:	468b      	mov	fp, r1
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f47f ae05 	bne.w	80081c4 <_strtod_l+0x454>
 80085ba:	9a05      	ldr	r2, [sp, #20]
 80085bc:	2322      	movs	r3, #34	@ 0x22
 80085be:	6013      	str	r3, [r2, #0]
 80085c0:	e600      	b.n	80081c4 <_strtod_l+0x454>
 80085c2:	bf00      	nop
 80085c4:	08009ef0 	.word	0x08009ef0
 80085c8:	fffffc02 	.word	0xfffffc02
 80085cc:	39500000 	.word	0x39500000
 80085d0:	7ff00000 	.word	0x7ff00000
 80085d4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80085d8:	d165      	bne.n	80086a6 <_strtod_l+0x936>
 80085da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80085dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085e0:	b35a      	cbz	r2, 800863a <_strtod_l+0x8ca>
 80085e2:	4a9f      	ldr	r2, [pc, #636]	@ (8008860 <_strtod_l+0xaf0>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d12b      	bne.n	8008640 <_strtod_l+0x8d0>
 80085e8:	9b08      	ldr	r3, [sp, #32]
 80085ea:	4651      	mov	r1, sl
 80085ec:	b303      	cbz	r3, 8008630 <_strtod_l+0x8c0>
 80085ee:	4b9d      	ldr	r3, [pc, #628]	@ (8008864 <_strtod_l+0xaf4>)
 80085f0:	465a      	mov	r2, fp
 80085f2:	4013      	ands	r3, r2
 80085f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80085f8:	f04f 32ff 	mov.w	r2, #4294967295
 80085fc:	d81b      	bhi.n	8008636 <_strtod_l+0x8c6>
 80085fe:	0d1b      	lsrs	r3, r3, #20
 8008600:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008604:	fa02 f303 	lsl.w	r3, r2, r3
 8008608:	4299      	cmp	r1, r3
 800860a:	d119      	bne.n	8008640 <_strtod_l+0x8d0>
 800860c:	4b96      	ldr	r3, [pc, #600]	@ (8008868 <_strtod_l+0xaf8>)
 800860e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008610:	429a      	cmp	r2, r3
 8008612:	d102      	bne.n	800861a <_strtod_l+0x8aa>
 8008614:	3101      	adds	r1, #1
 8008616:	f43f adca 	beq.w	80081ae <_strtod_l+0x43e>
 800861a:	4b92      	ldr	r3, [pc, #584]	@ (8008864 <_strtod_l+0xaf4>)
 800861c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800861e:	401a      	ands	r2, r3
 8008620:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008624:	f04f 0a00 	mov.w	sl, #0
 8008628:	9b08      	ldr	r3, [sp, #32]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1b8      	bne.n	80085a0 <_strtod_l+0x830>
 800862e:	e5c9      	b.n	80081c4 <_strtod_l+0x454>
 8008630:	f04f 33ff 	mov.w	r3, #4294967295
 8008634:	e7e8      	b.n	8008608 <_strtod_l+0x898>
 8008636:	4613      	mov	r3, r2
 8008638:	e7e6      	b.n	8008608 <_strtod_l+0x898>
 800863a:	ea53 030a 	orrs.w	r3, r3, sl
 800863e:	d0a1      	beq.n	8008584 <_strtod_l+0x814>
 8008640:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008642:	b1db      	cbz	r3, 800867c <_strtod_l+0x90c>
 8008644:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008646:	4213      	tst	r3, r2
 8008648:	d0ee      	beq.n	8008628 <_strtod_l+0x8b8>
 800864a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800864c:	9a08      	ldr	r2, [sp, #32]
 800864e:	4650      	mov	r0, sl
 8008650:	4659      	mov	r1, fp
 8008652:	b1bb      	cbz	r3, 8008684 <_strtod_l+0x914>
 8008654:	f7ff fb6e 	bl	8007d34 <sulp>
 8008658:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800865c:	ec53 2b10 	vmov	r2, r3, d0
 8008660:	f7f7 fe14 	bl	800028c <__adddf3>
 8008664:	4682      	mov	sl, r0
 8008666:	468b      	mov	fp, r1
 8008668:	e7de      	b.n	8008628 <_strtod_l+0x8b8>
 800866a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800866e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008672:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008676:	f04f 3aff 	mov.w	sl, #4294967295
 800867a:	e7d5      	b.n	8008628 <_strtod_l+0x8b8>
 800867c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800867e:	ea13 0f0a 	tst.w	r3, sl
 8008682:	e7e1      	b.n	8008648 <_strtod_l+0x8d8>
 8008684:	f7ff fb56 	bl	8007d34 <sulp>
 8008688:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800868c:	ec53 2b10 	vmov	r2, r3, d0
 8008690:	f7f7 fdfa 	bl	8000288 <__aeabi_dsub>
 8008694:	2200      	movs	r2, #0
 8008696:	2300      	movs	r3, #0
 8008698:	4682      	mov	sl, r0
 800869a:	468b      	mov	fp, r1
 800869c:	f7f8 fa14 	bl	8000ac8 <__aeabi_dcmpeq>
 80086a0:	2800      	cmp	r0, #0
 80086a2:	d0c1      	beq.n	8008628 <_strtod_l+0x8b8>
 80086a4:	e619      	b.n	80082da <_strtod_l+0x56a>
 80086a6:	4641      	mov	r1, r8
 80086a8:	4620      	mov	r0, r4
 80086aa:	f7ff facd 	bl	8007c48 <__ratio>
 80086ae:	ec57 6b10 	vmov	r6, r7, d0
 80086b2:	2200      	movs	r2, #0
 80086b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80086b8:	4630      	mov	r0, r6
 80086ba:	4639      	mov	r1, r7
 80086bc:	f7f8 fa18 	bl	8000af0 <__aeabi_dcmple>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d06f      	beq.n	80087a4 <_strtod_l+0xa34>
 80086c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d17a      	bne.n	80087c0 <_strtod_l+0xa50>
 80086ca:	f1ba 0f00 	cmp.w	sl, #0
 80086ce:	d158      	bne.n	8008782 <_strtod_l+0xa12>
 80086d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d15a      	bne.n	8008790 <_strtod_l+0xa20>
 80086da:	4b64      	ldr	r3, [pc, #400]	@ (800886c <_strtod_l+0xafc>)
 80086dc:	2200      	movs	r2, #0
 80086de:	4630      	mov	r0, r6
 80086e0:	4639      	mov	r1, r7
 80086e2:	f7f8 f9fb 	bl	8000adc <__aeabi_dcmplt>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d159      	bne.n	800879e <_strtod_l+0xa2e>
 80086ea:	4630      	mov	r0, r6
 80086ec:	4639      	mov	r1, r7
 80086ee:	4b60      	ldr	r3, [pc, #384]	@ (8008870 <_strtod_l+0xb00>)
 80086f0:	2200      	movs	r2, #0
 80086f2:	f7f7 ff81 	bl	80005f8 <__aeabi_dmul>
 80086f6:	4606      	mov	r6, r0
 80086f8:	460f      	mov	r7, r1
 80086fa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80086fe:	9606      	str	r6, [sp, #24]
 8008700:	9307      	str	r3, [sp, #28]
 8008702:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008706:	4d57      	ldr	r5, [pc, #348]	@ (8008864 <_strtod_l+0xaf4>)
 8008708:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800870c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800870e:	401d      	ands	r5, r3
 8008710:	4b58      	ldr	r3, [pc, #352]	@ (8008874 <_strtod_l+0xb04>)
 8008712:	429d      	cmp	r5, r3
 8008714:	f040 80b2 	bne.w	800887c <_strtod_l+0xb0c>
 8008718:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800871a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800871e:	ec4b ab10 	vmov	d0, sl, fp
 8008722:	f7ff f9c9 	bl	8007ab8 <__ulp>
 8008726:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800872a:	ec51 0b10 	vmov	r0, r1, d0
 800872e:	f7f7 ff63 	bl	80005f8 <__aeabi_dmul>
 8008732:	4652      	mov	r2, sl
 8008734:	465b      	mov	r3, fp
 8008736:	f7f7 fda9 	bl	800028c <__adddf3>
 800873a:	460b      	mov	r3, r1
 800873c:	4949      	ldr	r1, [pc, #292]	@ (8008864 <_strtod_l+0xaf4>)
 800873e:	4a4e      	ldr	r2, [pc, #312]	@ (8008878 <_strtod_l+0xb08>)
 8008740:	4019      	ands	r1, r3
 8008742:	4291      	cmp	r1, r2
 8008744:	4682      	mov	sl, r0
 8008746:	d942      	bls.n	80087ce <_strtod_l+0xa5e>
 8008748:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800874a:	4b47      	ldr	r3, [pc, #284]	@ (8008868 <_strtod_l+0xaf8>)
 800874c:	429a      	cmp	r2, r3
 800874e:	d103      	bne.n	8008758 <_strtod_l+0x9e8>
 8008750:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008752:	3301      	adds	r3, #1
 8008754:	f43f ad2b 	beq.w	80081ae <_strtod_l+0x43e>
 8008758:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008868 <_strtod_l+0xaf8>
 800875c:	f04f 3aff 	mov.w	sl, #4294967295
 8008760:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008762:	9805      	ldr	r0, [sp, #20]
 8008764:	f7fe fe74 	bl	8007450 <_Bfree>
 8008768:	9805      	ldr	r0, [sp, #20]
 800876a:	4649      	mov	r1, r9
 800876c:	f7fe fe70 	bl	8007450 <_Bfree>
 8008770:	9805      	ldr	r0, [sp, #20]
 8008772:	4641      	mov	r1, r8
 8008774:	f7fe fe6c 	bl	8007450 <_Bfree>
 8008778:	9805      	ldr	r0, [sp, #20]
 800877a:	4621      	mov	r1, r4
 800877c:	f7fe fe68 	bl	8007450 <_Bfree>
 8008780:	e618      	b.n	80083b4 <_strtod_l+0x644>
 8008782:	f1ba 0f01 	cmp.w	sl, #1
 8008786:	d103      	bne.n	8008790 <_strtod_l+0xa20>
 8008788:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800878a:	2b00      	cmp	r3, #0
 800878c:	f43f ada5 	beq.w	80082da <_strtod_l+0x56a>
 8008790:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008840 <_strtod_l+0xad0>
 8008794:	4f35      	ldr	r7, [pc, #212]	@ (800886c <_strtod_l+0xafc>)
 8008796:	ed8d 7b06 	vstr	d7, [sp, #24]
 800879a:	2600      	movs	r6, #0
 800879c:	e7b1      	b.n	8008702 <_strtod_l+0x992>
 800879e:	4f34      	ldr	r7, [pc, #208]	@ (8008870 <_strtod_l+0xb00>)
 80087a0:	2600      	movs	r6, #0
 80087a2:	e7aa      	b.n	80086fa <_strtod_l+0x98a>
 80087a4:	4b32      	ldr	r3, [pc, #200]	@ (8008870 <_strtod_l+0xb00>)
 80087a6:	4630      	mov	r0, r6
 80087a8:	4639      	mov	r1, r7
 80087aa:	2200      	movs	r2, #0
 80087ac:	f7f7 ff24 	bl	80005f8 <__aeabi_dmul>
 80087b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087b2:	4606      	mov	r6, r0
 80087b4:	460f      	mov	r7, r1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d09f      	beq.n	80086fa <_strtod_l+0x98a>
 80087ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80087be:	e7a0      	b.n	8008702 <_strtod_l+0x992>
 80087c0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008848 <_strtod_l+0xad8>
 80087c4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087c8:	ec57 6b17 	vmov	r6, r7, d7
 80087cc:	e799      	b.n	8008702 <_strtod_l+0x992>
 80087ce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80087d2:	9b08      	ldr	r3, [sp, #32]
 80087d4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1c1      	bne.n	8008760 <_strtod_l+0x9f0>
 80087dc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087e0:	0d1b      	lsrs	r3, r3, #20
 80087e2:	051b      	lsls	r3, r3, #20
 80087e4:	429d      	cmp	r5, r3
 80087e6:	d1bb      	bne.n	8008760 <_strtod_l+0x9f0>
 80087e8:	4630      	mov	r0, r6
 80087ea:	4639      	mov	r1, r7
 80087ec:	f7f8 fa4c 	bl	8000c88 <__aeabi_d2lz>
 80087f0:	f7f7 fed4 	bl	800059c <__aeabi_l2d>
 80087f4:	4602      	mov	r2, r0
 80087f6:	460b      	mov	r3, r1
 80087f8:	4630      	mov	r0, r6
 80087fa:	4639      	mov	r1, r7
 80087fc:	f7f7 fd44 	bl	8000288 <__aeabi_dsub>
 8008800:	460b      	mov	r3, r1
 8008802:	4602      	mov	r2, r0
 8008804:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008808:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800880c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800880e:	ea46 060a 	orr.w	r6, r6, sl
 8008812:	431e      	orrs	r6, r3
 8008814:	d06f      	beq.n	80088f6 <_strtod_l+0xb86>
 8008816:	a30e      	add	r3, pc, #56	@ (adr r3, 8008850 <_strtod_l+0xae0>)
 8008818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881c:	f7f8 f95e 	bl	8000adc <__aeabi_dcmplt>
 8008820:	2800      	cmp	r0, #0
 8008822:	f47f accf 	bne.w	80081c4 <_strtod_l+0x454>
 8008826:	a30c      	add	r3, pc, #48	@ (adr r3, 8008858 <_strtod_l+0xae8>)
 8008828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800882c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008830:	f7f8 f972 	bl	8000b18 <__aeabi_dcmpgt>
 8008834:	2800      	cmp	r0, #0
 8008836:	d093      	beq.n	8008760 <_strtod_l+0x9f0>
 8008838:	e4c4      	b.n	80081c4 <_strtod_l+0x454>
 800883a:	bf00      	nop
 800883c:	f3af 8000 	nop.w
 8008840:	00000000 	.word	0x00000000
 8008844:	bff00000 	.word	0xbff00000
 8008848:	00000000 	.word	0x00000000
 800884c:	3ff00000 	.word	0x3ff00000
 8008850:	94a03595 	.word	0x94a03595
 8008854:	3fdfffff 	.word	0x3fdfffff
 8008858:	35afe535 	.word	0x35afe535
 800885c:	3fe00000 	.word	0x3fe00000
 8008860:	000fffff 	.word	0x000fffff
 8008864:	7ff00000 	.word	0x7ff00000
 8008868:	7fefffff 	.word	0x7fefffff
 800886c:	3ff00000 	.word	0x3ff00000
 8008870:	3fe00000 	.word	0x3fe00000
 8008874:	7fe00000 	.word	0x7fe00000
 8008878:	7c9fffff 	.word	0x7c9fffff
 800887c:	9b08      	ldr	r3, [sp, #32]
 800887e:	b323      	cbz	r3, 80088ca <_strtod_l+0xb5a>
 8008880:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008884:	d821      	bhi.n	80088ca <_strtod_l+0xb5a>
 8008886:	a328      	add	r3, pc, #160	@ (adr r3, 8008928 <_strtod_l+0xbb8>)
 8008888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888c:	4630      	mov	r0, r6
 800888e:	4639      	mov	r1, r7
 8008890:	f7f8 f92e 	bl	8000af0 <__aeabi_dcmple>
 8008894:	b1a0      	cbz	r0, 80088c0 <_strtod_l+0xb50>
 8008896:	4639      	mov	r1, r7
 8008898:	4630      	mov	r0, r6
 800889a:	f7f8 f985 	bl	8000ba8 <__aeabi_d2uiz>
 800889e:	2801      	cmp	r0, #1
 80088a0:	bf38      	it	cc
 80088a2:	2001      	movcc	r0, #1
 80088a4:	f7f7 fe2e 	bl	8000504 <__aeabi_ui2d>
 80088a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088aa:	4606      	mov	r6, r0
 80088ac:	460f      	mov	r7, r1
 80088ae:	b9fb      	cbnz	r3, 80088f0 <_strtod_l+0xb80>
 80088b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80088b4:	9014      	str	r0, [sp, #80]	@ 0x50
 80088b6:	9315      	str	r3, [sp, #84]	@ 0x54
 80088b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80088bc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80088c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088c2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80088c6:	1b5b      	subs	r3, r3, r5
 80088c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80088ca:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80088ce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80088d2:	f7ff f8f1 	bl	8007ab8 <__ulp>
 80088d6:	4650      	mov	r0, sl
 80088d8:	ec53 2b10 	vmov	r2, r3, d0
 80088dc:	4659      	mov	r1, fp
 80088de:	f7f7 fe8b 	bl	80005f8 <__aeabi_dmul>
 80088e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80088e6:	f7f7 fcd1 	bl	800028c <__adddf3>
 80088ea:	4682      	mov	sl, r0
 80088ec:	468b      	mov	fp, r1
 80088ee:	e770      	b.n	80087d2 <_strtod_l+0xa62>
 80088f0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80088f4:	e7e0      	b.n	80088b8 <_strtod_l+0xb48>
 80088f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008930 <_strtod_l+0xbc0>)
 80088f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088fc:	f7f8 f8ee 	bl	8000adc <__aeabi_dcmplt>
 8008900:	e798      	b.n	8008834 <_strtod_l+0xac4>
 8008902:	2300      	movs	r3, #0
 8008904:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008906:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008908:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800890a:	6013      	str	r3, [r2, #0]
 800890c:	f7ff ba6d 	b.w	8007dea <_strtod_l+0x7a>
 8008910:	2a65      	cmp	r2, #101	@ 0x65
 8008912:	f43f ab66 	beq.w	8007fe2 <_strtod_l+0x272>
 8008916:	2a45      	cmp	r2, #69	@ 0x45
 8008918:	f43f ab63 	beq.w	8007fe2 <_strtod_l+0x272>
 800891c:	2301      	movs	r3, #1
 800891e:	f7ff bb9e 	b.w	800805e <_strtod_l+0x2ee>
 8008922:	bf00      	nop
 8008924:	f3af 8000 	nop.w
 8008928:	ffc00000 	.word	0xffc00000
 800892c:	41dfffff 	.word	0x41dfffff
 8008930:	94a03595 	.word	0x94a03595
 8008934:	3fcfffff 	.word	0x3fcfffff

08008938 <_strtod_r>:
 8008938:	4b01      	ldr	r3, [pc, #4]	@ (8008940 <_strtod_r+0x8>)
 800893a:	f7ff ba19 	b.w	8007d70 <_strtod_l>
 800893e:	bf00      	nop
 8008940:	20000078 	.word	0x20000078

08008944 <_strtol_l.constprop.0>:
 8008944:	2b24      	cmp	r3, #36	@ 0x24
 8008946:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800894a:	4686      	mov	lr, r0
 800894c:	4690      	mov	r8, r2
 800894e:	d801      	bhi.n	8008954 <_strtol_l.constprop.0+0x10>
 8008950:	2b01      	cmp	r3, #1
 8008952:	d106      	bne.n	8008962 <_strtol_l.constprop.0+0x1e>
 8008954:	f7fd fd9c 	bl	8006490 <__errno>
 8008958:	2316      	movs	r3, #22
 800895a:	6003      	str	r3, [r0, #0]
 800895c:	2000      	movs	r0, #0
 800895e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008962:	4834      	ldr	r0, [pc, #208]	@ (8008a34 <_strtol_l.constprop.0+0xf0>)
 8008964:	460d      	mov	r5, r1
 8008966:	462a      	mov	r2, r5
 8008968:	f815 4b01 	ldrb.w	r4, [r5], #1
 800896c:	5d06      	ldrb	r6, [r0, r4]
 800896e:	f016 0608 	ands.w	r6, r6, #8
 8008972:	d1f8      	bne.n	8008966 <_strtol_l.constprop.0+0x22>
 8008974:	2c2d      	cmp	r4, #45	@ 0x2d
 8008976:	d12d      	bne.n	80089d4 <_strtol_l.constprop.0+0x90>
 8008978:	782c      	ldrb	r4, [r5, #0]
 800897a:	2601      	movs	r6, #1
 800897c:	1c95      	adds	r5, r2, #2
 800897e:	f033 0210 	bics.w	r2, r3, #16
 8008982:	d109      	bne.n	8008998 <_strtol_l.constprop.0+0x54>
 8008984:	2c30      	cmp	r4, #48	@ 0x30
 8008986:	d12a      	bne.n	80089de <_strtol_l.constprop.0+0x9a>
 8008988:	782a      	ldrb	r2, [r5, #0]
 800898a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800898e:	2a58      	cmp	r2, #88	@ 0x58
 8008990:	d125      	bne.n	80089de <_strtol_l.constprop.0+0x9a>
 8008992:	786c      	ldrb	r4, [r5, #1]
 8008994:	2310      	movs	r3, #16
 8008996:	3502      	adds	r5, #2
 8008998:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800899c:	f10c 3cff 	add.w	ip, ip, #4294967295
 80089a0:	2200      	movs	r2, #0
 80089a2:	fbbc f9f3 	udiv	r9, ip, r3
 80089a6:	4610      	mov	r0, r2
 80089a8:	fb03 ca19 	mls	sl, r3, r9, ip
 80089ac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80089b0:	2f09      	cmp	r7, #9
 80089b2:	d81b      	bhi.n	80089ec <_strtol_l.constprop.0+0xa8>
 80089b4:	463c      	mov	r4, r7
 80089b6:	42a3      	cmp	r3, r4
 80089b8:	dd27      	ble.n	8008a0a <_strtol_l.constprop.0+0xc6>
 80089ba:	1c57      	adds	r7, r2, #1
 80089bc:	d007      	beq.n	80089ce <_strtol_l.constprop.0+0x8a>
 80089be:	4581      	cmp	r9, r0
 80089c0:	d320      	bcc.n	8008a04 <_strtol_l.constprop.0+0xc0>
 80089c2:	d101      	bne.n	80089c8 <_strtol_l.constprop.0+0x84>
 80089c4:	45a2      	cmp	sl, r4
 80089c6:	db1d      	blt.n	8008a04 <_strtol_l.constprop.0+0xc0>
 80089c8:	fb00 4003 	mla	r0, r0, r3, r4
 80089cc:	2201      	movs	r2, #1
 80089ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089d2:	e7eb      	b.n	80089ac <_strtol_l.constprop.0+0x68>
 80089d4:	2c2b      	cmp	r4, #43	@ 0x2b
 80089d6:	bf04      	itt	eq
 80089d8:	782c      	ldrbeq	r4, [r5, #0]
 80089da:	1c95      	addeq	r5, r2, #2
 80089dc:	e7cf      	b.n	800897e <_strtol_l.constprop.0+0x3a>
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1da      	bne.n	8008998 <_strtol_l.constprop.0+0x54>
 80089e2:	2c30      	cmp	r4, #48	@ 0x30
 80089e4:	bf0c      	ite	eq
 80089e6:	2308      	moveq	r3, #8
 80089e8:	230a      	movne	r3, #10
 80089ea:	e7d5      	b.n	8008998 <_strtol_l.constprop.0+0x54>
 80089ec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80089f0:	2f19      	cmp	r7, #25
 80089f2:	d801      	bhi.n	80089f8 <_strtol_l.constprop.0+0xb4>
 80089f4:	3c37      	subs	r4, #55	@ 0x37
 80089f6:	e7de      	b.n	80089b6 <_strtol_l.constprop.0+0x72>
 80089f8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80089fc:	2f19      	cmp	r7, #25
 80089fe:	d804      	bhi.n	8008a0a <_strtol_l.constprop.0+0xc6>
 8008a00:	3c57      	subs	r4, #87	@ 0x57
 8008a02:	e7d8      	b.n	80089b6 <_strtol_l.constprop.0+0x72>
 8008a04:	f04f 32ff 	mov.w	r2, #4294967295
 8008a08:	e7e1      	b.n	80089ce <_strtol_l.constprop.0+0x8a>
 8008a0a:	1c53      	adds	r3, r2, #1
 8008a0c:	d108      	bne.n	8008a20 <_strtol_l.constprop.0+0xdc>
 8008a0e:	2322      	movs	r3, #34	@ 0x22
 8008a10:	f8ce 3000 	str.w	r3, [lr]
 8008a14:	4660      	mov	r0, ip
 8008a16:	f1b8 0f00 	cmp.w	r8, #0
 8008a1a:	d0a0      	beq.n	800895e <_strtol_l.constprop.0+0x1a>
 8008a1c:	1e69      	subs	r1, r5, #1
 8008a1e:	e006      	b.n	8008a2e <_strtol_l.constprop.0+0xea>
 8008a20:	b106      	cbz	r6, 8008a24 <_strtol_l.constprop.0+0xe0>
 8008a22:	4240      	negs	r0, r0
 8008a24:	f1b8 0f00 	cmp.w	r8, #0
 8008a28:	d099      	beq.n	800895e <_strtol_l.constprop.0+0x1a>
 8008a2a:	2a00      	cmp	r2, #0
 8008a2c:	d1f6      	bne.n	8008a1c <_strtol_l.constprop.0+0xd8>
 8008a2e:	f8c8 1000 	str.w	r1, [r8]
 8008a32:	e794      	b.n	800895e <_strtol_l.constprop.0+0x1a>
 8008a34:	08009f19 	.word	0x08009f19

08008a38 <_strtol_r>:
 8008a38:	f7ff bf84 	b.w	8008944 <_strtol_l.constprop.0>

08008a3c <__ssputs_r>:
 8008a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a40:	688e      	ldr	r6, [r1, #8]
 8008a42:	461f      	mov	r7, r3
 8008a44:	42be      	cmp	r6, r7
 8008a46:	680b      	ldr	r3, [r1, #0]
 8008a48:	4682      	mov	sl, r0
 8008a4a:	460c      	mov	r4, r1
 8008a4c:	4690      	mov	r8, r2
 8008a4e:	d82d      	bhi.n	8008aac <__ssputs_r+0x70>
 8008a50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008a58:	d026      	beq.n	8008aa8 <__ssputs_r+0x6c>
 8008a5a:	6965      	ldr	r5, [r4, #20]
 8008a5c:	6909      	ldr	r1, [r1, #16]
 8008a5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a62:	eba3 0901 	sub.w	r9, r3, r1
 8008a66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a6a:	1c7b      	adds	r3, r7, #1
 8008a6c:	444b      	add	r3, r9
 8008a6e:	106d      	asrs	r5, r5, #1
 8008a70:	429d      	cmp	r5, r3
 8008a72:	bf38      	it	cc
 8008a74:	461d      	movcc	r5, r3
 8008a76:	0553      	lsls	r3, r2, #21
 8008a78:	d527      	bpl.n	8008aca <__ssputs_r+0x8e>
 8008a7a:	4629      	mov	r1, r5
 8008a7c:	f7fe fc1c 	bl	80072b8 <_malloc_r>
 8008a80:	4606      	mov	r6, r0
 8008a82:	b360      	cbz	r0, 8008ade <__ssputs_r+0xa2>
 8008a84:	6921      	ldr	r1, [r4, #16]
 8008a86:	464a      	mov	r2, r9
 8008a88:	f000 fa2a 	bl	8008ee0 <memcpy>
 8008a8c:	89a3      	ldrh	r3, [r4, #12]
 8008a8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a96:	81a3      	strh	r3, [r4, #12]
 8008a98:	6126      	str	r6, [r4, #16]
 8008a9a:	6165      	str	r5, [r4, #20]
 8008a9c:	444e      	add	r6, r9
 8008a9e:	eba5 0509 	sub.w	r5, r5, r9
 8008aa2:	6026      	str	r6, [r4, #0]
 8008aa4:	60a5      	str	r5, [r4, #8]
 8008aa6:	463e      	mov	r6, r7
 8008aa8:	42be      	cmp	r6, r7
 8008aaa:	d900      	bls.n	8008aae <__ssputs_r+0x72>
 8008aac:	463e      	mov	r6, r7
 8008aae:	6820      	ldr	r0, [r4, #0]
 8008ab0:	4632      	mov	r2, r6
 8008ab2:	4641      	mov	r1, r8
 8008ab4:	f000 f9d8 	bl	8008e68 <memmove>
 8008ab8:	68a3      	ldr	r3, [r4, #8]
 8008aba:	1b9b      	subs	r3, r3, r6
 8008abc:	60a3      	str	r3, [r4, #8]
 8008abe:	6823      	ldr	r3, [r4, #0]
 8008ac0:	4433      	add	r3, r6
 8008ac2:	6023      	str	r3, [r4, #0]
 8008ac4:	2000      	movs	r0, #0
 8008ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aca:	462a      	mov	r2, r5
 8008acc:	f000 fd85 	bl	80095da <_realloc_r>
 8008ad0:	4606      	mov	r6, r0
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d1e0      	bne.n	8008a98 <__ssputs_r+0x5c>
 8008ad6:	6921      	ldr	r1, [r4, #16]
 8008ad8:	4650      	mov	r0, sl
 8008ada:	f7fe fb79 	bl	80071d0 <_free_r>
 8008ade:	230c      	movs	r3, #12
 8008ae0:	f8ca 3000 	str.w	r3, [sl]
 8008ae4:	89a3      	ldrh	r3, [r4, #12]
 8008ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008aea:	81a3      	strh	r3, [r4, #12]
 8008aec:	f04f 30ff 	mov.w	r0, #4294967295
 8008af0:	e7e9      	b.n	8008ac6 <__ssputs_r+0x8a>
	...

08008af4 <_svfiprintf_r>:
 8008af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af8:	4698      	mov	r8, r3
 8008afa:	898b      	ldrh	r3, [r1, #12]
 8008afc:	061b      	lsls	r3, r3, #24
 8008afe:	b09d      	sub	sp, #116	@ 0x74
 8008b00:	4607      	mov	r7, r0
 8008b02:	460d      	mov	r5, r1
 8008b04:	4614      	mov	r4, r2
 8008b06:	d510      	bpl.n	8008b2a <_svfiprintf_r+0x36>
 8008b08:	690b      	ldr	r3, [r1, #16]
 8008b0a:	b973      	cbnz	r3, 8008b2a <_svfiprintf_r+0x36>
 8008b0c:	2140      	movs	r1, #64	@ 0x40
 8008b0e:	f7fe fbd3 	bl	80072b8 <_malloc_r>
 8008b12:	6028      	str	r0, [r5, #0]
 8008b14:	6128      	str	r0, [r5, #16]
 8008b16:	b930      	cbnz	r0, 8008b26 <_svfiprintf_r+0x32>
 8008b18:	230c      	movs	r3, #12
 8008b1a:	603b      	str	r3, [r7, #0]
 8008b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b20:	b01d      	add	sp, #116	@ 0x74
 8008b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b26:	2340      	movs	r3, #64	@ 0x40
 8008b28:	616b      	str	r3, [r5, #20]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b2e:	2320      	movs	r3, #32
 8008b30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b34:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b38:	2330      	movs	r3, #48	@ 0x30
 8008b3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008cd8 <_svfiprintf_r+0x1e4>
 8008b3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b42:	f04f 0901 	mov.w	r9, #1
 8008b46:	4623      	mov	r3, r4
 8008b48:	469a      	mov	sl, r3
 8008b4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b4e:	b10a      	cbz	r2, 8008b54 <_svfiprintf_r+0x60>
 8008b50:	2a25      	cmp	r2, #37	@ 0x25
 8008b52:	d1f9      	bne.n	8008b48 <_svfiprintf_r+0x54>
 8008b54:	ebba 0b04 	subs.w	fp, sl, r4
 8008b58:	d00b      	beq.n	8008b72 <_svfiprintf_r+0x7e>
 8008b5a:	465b      	mov	r3, fp
 8008b5c:	4622      	mov	r2, r4
 8008b5e:	4629      	mov	r1, r5
 8008b60:	4638      	mov	r0, r7
 8008b62:	f7ff ff6b 	bl	8008a3c <__ssputs_r>
 8008b66:	3001      	adds	r0, #1
 8008b68:	f000 80a7 	beq.w	8008cba <_svfiprintf_r+0x1c6>
 8008b6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b6e:	445a      	add	r2, fp
 8008b70:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b72:	f89a 3000 	ldrb.w	r3, [sl]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	f000 809f 	beq.w	8008cba <_svfiprintf_r+0x1c6>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b86:	f10a 0a01 	add.w	sl, sl, #1
 8008b8a:	9304      	str	r3, [sp, #16]
 8008b8c:	9307      	str	r3, [sp, #28]
 8008b8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b92:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b94:	4654      	mov	r4, sl
 8008b96:	2205      	movs	r2, #5
 8008b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b9c:	484e      	ldr	r0, [pc, #312]	@ (8008cd8 <_svfiprintf_r+0x1e4>)
 8008b9e:	f7f7 fb17 	bl	80001d0 <memchr>
 8008ba2:	9a04      	ldr	r2, [sp, #16]
 8008ba4:	b9d8      	cbnz	r0, 8008bde <_svfiprintf_r+0xea>
 8008ba6:	06d0      	lsls	r0, r2, #27
 8008ba8:	bf44      	itt	mi
 8008baa:	2320      	movmi	r3, #32
 8008bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bb0:	0711      	lsls	r1, r2, #28
 8008bb2:	bf44      	itt	mi
 8008bb4:	232b      	movmi	r3, #43	@ 0x2b
 8008bb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bba:	f89a 3000 	ldrb.w	r3, [sl]
 8008bbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bc0:	d015      	beq.n	8008bee <_svfiprintf_r+0xfa>
 8008bc2:	9a07      	ldr	r2, [sp, #28]
 8008bc4:	4654      	mov	r4, sl
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	f04f 0c0a 	mov.w	ip, #10
 8008bcc:	4621      	mov	r1, r4
 8008bce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bd2:	3b30      	subs	r3, #48	@ 0x30
 8008bd4:	2b09      	cmp	r3, #9
 8008bd6:	d94b      	bls.n	8008c70 <_svfiprintf_r+0x17c>
 8008bd8:	b1b0      	cbz	r0, 8008c08 <_svfiprintf_r+0x114>
 8008bda:	9207      	str	r2, [sp, #28]
 8008bdc:	e014      	b.n	8008c08 <_svfiprintf_r+0x114>
 8008bde:	eba0 0308 	sub.w	r3, r0, r8
 8008be2:	fa09 f303 	lsl.w	r3, r9, r3
 8008be6:	4313      	orrs	r3, r2
 8008be8:	9304      	str	r3, [sp, #16]
 8008bea:	46a2      	mov	sl, r4
 8008bec:	e7d2      	b.n	8008b94 <_svfiprintf_r+0xa0>
 8008bee:	9b03      	ldr	r3, [sp, #12]
 8008bf0:	1d19      	adds	r1, r3, #4
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	9103      	str	r1, [sp, #12]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	bfbb      	ittet	lt
 8008bfa:	425b      	neglt	r3, r3
 8008bfc:	f042 0202 	orrlt.w	r2, r2, #2
 8008c00:	9307      	strge	r3, [sp, #28]
 8008c02:	9307      	strlt	r3, [sp, #28]
 8008c04:	bfb8      	it	lt
 8008c06:	9204      	strlt	r2, [sp, #16]
 8008c08:	7823      	ldrb	r3, [r4, #0]
 8008c0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c0c:	d10a      	bne.n	8008c24 <_svfiprintf_r+0x130>
 8008c0e:	7863      	ldrb	r3, [r4, #1]
 8008c10:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c12:	d132      	bne.n	8008c7a <_svfiprintf_r+0x186>
 8008c14:	9b03      	ldr	r3, [sp, #12]
 8008c16:	1d1a      	adds	r2, r3, #4
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	9203      	str	r2, [sp, #12]
 8008c1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c20:	3402      	adds	r4, #2
 8008c22:	9305      	str	r3, [sp, #20]
 8008c24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ce8 <_svfiprintf_r+0x1f4>
 8008c28:	7821      	ldrb	r1, [r4, #0]
 8008c2a:	2203      	movs	r2, #3
 8008c2c:	4650      	mov	r0, sl
 8008c2e:	f7f7 facf 	bl	80001d0 <memchr>
 8008c32:	b138      	cbz	r0, 8008c44 <_svfiprintf_r+0x150>
 8008c34:	9b04      	ldr	r3, [sp, #16]
 8008c36:	eba0 000a 	sub.w	r0, r0, sl
 8008c3a:	2240      	movs	r2, #64	@ 0x40
 8008c3c:	4082      	lsls	r2, r0
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	3401      	adds	r4, #1
 8008c42:	9304      	str	r3, [sp, #16]
 8008c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c48:	4824      	ldr	r0, [pc, #144]	@ (8008cdc <_svfiprintf_r+0x1e8>)
 8008c4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c4e:	2206      	movs	r2, #6
 8008c50:	f7f7 fabe 	bl	80001d0 <memchr>
 8008c54:	2800      	cmp	r0, #0
 8008c56:	d036      	beq.n	8008cc6 <_svfiprintf_r+0x1d2>
 8008c58:	4b21      	ldr	r3, [pc, #132]	@ (8008ce0 <_svfiprintf_r+0x1ec>)
 8008c5a:	bb1b      	cbnz	r3, 8008ca4 <_svfiprintf_r+0x1b0>
 8008c5c:	9b03      	ldr	r3, [sp, #12]
 8008c5e:	3307      	adds	r3, #7
 8008c60:	f023 0307 	bic.w	r3, r3, #7
 8008c64:	3308      	adds	r3, #8
 8008c66:	9303      	str	r3, [sp, #12]
 8008c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6a:	4433      	add	r3, r6
 8008c6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c6e:	e76a      	b.n	8008b46 <_svfiprintf_r+0x52>
 8008c70:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c74:	460c      	mov	r4, r1
 8008c76:	2001      	movs	r0, #1
 8008c78:	e7a8      	b.n	8008bcc <_svfiprintf_r+0xd8>
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	3401      	adds	r4, #1
 8008c7e:	9305      	str	r3, [sp, #20]
 8008c80:	4619      	mov	r1, r3
 8008c82:	f04f 0c0a 	mov.w	ip, #10
 8008c86:	4620      	mov	r0, r4
 8008c88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c8c:	3a30      	subs	r2, #48	@ 0x30
 8008c8e:	2a09      	cmp	r2, #9
 8008c90:	d903      	bls.n	8008c9a <_svfiprintf_r+0x1a6>
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d0c6      	beq.n	8008c24 <_svfiprintf_r+0x130>
 8008c96:	9105      	str	r1, [sp, #20]
 8008c98:	e7c4      	b.n	8008c24 <_svfiprintf_r+0x130>
 8008c9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c9e:	4604      	mov	r4, r0
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	e7f0      	b.n	8008c86 <_svfiprintf_r+0x192>
 8008ca4:	ab03      	add	r3, sp, #12
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	462a      	mov	r2, r5
 8008caa:	4b0e      	ldr	r3, [pc, #56]	@ (8008ce4 <_svfiprintf_r+0x1f0>)
 8008cac:	a904      	add	r1, sp, #16
 8008cae:	4638      	mov	r0, r7
 8008cb0:	f7fc fcaa 	bl	8005608 <_printf_float>
 8008cb4:	1c42      	adds	r2, r0, #1
 8008cb6:	4606      	mov	r6, r0
 8008cb8:	d1d6      	bne.n	8008c68 <_svfiprintf_r+0x174>
 8008cba:	89ab      	ldrh	r3, [r5, #12]
 8008cbc:	065b      	lsls	r3, r3, #25
 8008cbe:	f53f af2d 	bmi.w	8008b1c <_svfiprintf_r+0x28>
 8008cc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cc4:	e72c      	b.n	8008b20 <_svfiprintf_r+0x2c>
 8008cc6:	ab03      	add	r3, sp, #12
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	462a      	mov	r2, r5
 8008ccc:	4b05      	ldr	r3, [pc, #20]	@ (8008ce4 <_svfiprintf_r+0x1f0>)
 8008cce:	a904      	add	r1, sp, #16
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f7fc ff31 	bl	8005b38 <_printf_i>
 8008cd6:	e7ed      	b.n	8008cb4 <_svfiprintf_r+0x1c0>
 8008cd8:	0800a019 	.word	0x0800a019
 8008cdc:	0800a023 	.word	0x0800a023
 8008ce0:	08005609 	.word	0x08005609
 8008ce4:	08008a3d 	.word	0x08008a3d
 8008ce8:	0800a01f 	.word	0x0800a01f

08008cec <__sflush_r>:
 8008cec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf4:	0716      	lsls	r6, r2, #28
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	460c      	mov	r4, r1
 8008cfa:	d454      	bmi.n	8008da6 <__sflush_r+0xba>
 8008cfc:	684b      	ldr	r3, [r1, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	dc02      	bgt.n	8008d08 <__sflush_r+0x1c>
 8008d02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	dd48      	ble.n	8008d9a <__sflush_r+0xae>
 8008d08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d0a:	2e00      	cmp	r6, #0
 8008d0c:	d045      	beq.n	8008d9a <__sflush_r+0xae>
 8008d0e:	2300      	movs	r3, #0
 8008d10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d14:	682f      	ldr	r7, [r5, #0]
 8008d16:	6a21      	ldr	r1, [r4, #32]
 8008d18:	602b      	str	r3, [r5, #0]
 8008d1a:	d030      	beq.n	8008d7e <__sflush_r+0x92>
 8008d1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d1e:	89a3      	ldrh	r3, [r4, #12]
 8008d20:	0759      	lsls	r1, r3, #29
 8008d22:	d505      	bpl.n	8008d30 <__sflush_r+0x44>
 8008d24:	6863      	ldr	r3, [r4, #4]
 8008d26:	1ad2      	subs	r2, r2, r3
 8008d28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d2a:	b10b      	cbz	r3, 8008d30 <__sflush_r+0x44>
 8008d2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d2e:	1ad2      	subs	r2, r2, r3
 8008d30:	2300      	movs	r3, #0
 8008d32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d34:	6a21      	ldr	r1, [r4, #32]
 8008d36:	4628      	mov	r0, r5
 8008d38:	47b0      	blx	r6
 8008d3a:	1c43      	adds	r3, r0, #1
 8008d3c:	89a3      	ldrh	r3, [r4, #12]
 8008d3e:	d106      	bne.n	8008d4e <__sflush_r+0x62>
 8008d40:	6829      	ldr	r1, [r5, #0]
 8008d42:	291d      	cmp	r1, #29
 8008d44:	d82b      	bhi.n	8008d9e <__sflush_r+0xb2>
 8008d46:	4a2a      	ldr	r2, [pc, #168]	@ (8008df0 <__sflush_r+0x104>)
 8008d48:	410a      	asrs	r2, r1
 8008d4a:	07d6      	lsls	r6, r2, #31
 8008d4c:	d427      	bmi.n	8008d9e <__sflush_r+0xb2>
 8008d4e:	2200      	movs	r2, #0
 8008d50:	6062      	str	r2, [r4, #4]
 8008d52:	04d9      	lsls	r1, r3, #19
 8008d54:	6922      	ldr	r2, [r4, #16]
 8008d56:	6022      	str	r2, [r4, #0]
 8008d58:	d504      	bpl.n	8008d64 <__sflush_r+0x78>
 8008d5a:	1c42      	adds	r2, r0, #1
 8008d5c:	d101      	bne.n	8008d62 <__sflush_r+0x76>
 8008d5e:	682b      	ldr	r3, [r5, #0]
 8008d60:	b903      	cbnz	r3, 8008d64 <__sflush_r+0x78>
 8008d62:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d66:	602f      	str	r7, [r5, #0]
 8008d68:	b1b9      	cbz	r1, 8008d9a <__sflush_r+0xae>
 8008d6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d6e:	4299      	cmp	r1, r3
 8008d70:	d002      	beq.n	8008d78 <__sflush_r+0x8c>
 8008d72:	4628      	mov	r0, r5
 8008d74:	f7fe fa2c 	bl	80071d0 <_free_r>
 8008d78:	2300      	movs	r3, #0
 8008d7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d7c:	e00d      	b.n	8008d9a <__sflush_r+0xae>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	4628      	mov	r0, r5
 8008d82:	47b0      	blx	r6
 8008d84:	4602      	mov	r2, r0
 8008d86:	1c50      	adds	r0, r2, #1
 8008d88:	d1c9      	bne.n	8008d1e <__sflush_r+0x32>
 8008d8a:	682b      	ldr	r3, [r5, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d0c6      	beq.n	8008d1e <__sflush_r+0x32>
 8008d90:	2b1d      	cmp	r3, #29
 8008d92:	d001      	beq.n	8008d98 <__sflush_r+0xac>
 8008d94:	2b16      	cmp	r3, #22
 8008d96:	d11e      	bne.n	8008dd6 <__sflush_r+0xea>
 8008d98:	602f      	str	r7, [r5, #0]
 8008d9a:	2000      	movs	r0, #0
 8008d9c:	e022      	b.n	8008de4 <__sflush_r+0xf8>
 8008d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008da2:	b21b      	sxth	r3, r3
 8008da4:	e01b      	b.n	8008dde <__sflush_r+0xf2>
 8008da6:	690f      	ldr	r7, [r1, #16]
 8008da8:	2f00      	cmp	r7, #0
 8008daa:	d0f6      	beq.n	8008d9a <__sflush_r+0xae>
 8008dac:	0793      	lsls	r3, r2, #30
 8008dae:	680e      	ldr	r6, [r1, #0]
 8008db0:	bf08      	it	eq
 8008db2:	694b      	ldreq	r3, [r1, #20]
 8008db4:	600f      	str	r7, [r1, #0]
 8008db6:	bf18      	it	ne
 8008db8:	2300      	movne	r3, #0
 8008dba:	eba6 0807 	sub.w	r8, r6, r7
 8008dbe:	608b      	str	r3, [r1, #8]
 8008dc0:	f1b8 0f00 	cmp.w	r8, #0
 8008dc4:	dde9      	ble.n	8008d9a <__sflush_r+0xae>
 8008dc6:	6a21      	ldr	r1, [r4, #32]
 8008dc8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008dca:	4643      	mov	r3, r8
 8008dcc:	463a      	mov	r2, r7
 8008dce:	4628      	mov	r0, r5
 8008dd0:	47b0      	blx	r6
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	dc08      	bgt.n	8008de8 <__sflush_r+0xfc>
 8008dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dde:	81a3      	strh	r3, [r4, #12]
 8008de0:	f04f 30ff 	mov.w	r0, #4294967295
 8008de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008de8:	4407      	add	r7, r0
 8008dea:	eba8 0800 	sub.w	r8, r8, r0
 8008dee:	e7e7      	b.n	8008dc0 <__sflush_r+0xd4>
 8008df0:	dfbffffe 	.word	0xdfbffffe

08008df4 <_fflush_r>:
 8008df4:	b538      	push	{r3, r4, r5, lr}
 8008df6:	690b      	ldr	r3, [r1, #16]
 8008df8:	4605      	mov	r5, r0
 8008dfa:	460c      	mov	r4, r1
 8008dfc:	b913      	cbnz	r3, 8008e04 <_fflush_r+0x10>
 8008dfe:	2500      	movs	r5, #0
 8008e00:	4628      	mov	r0, r5
 8008e02:	bd38      	pop	{r3, r4, r5, pc}
 8008e04:	b118      	cbz	r0, 8008e0e <_fflush_r+0x1a>
 8008e06:	6a03      	ldr	r3, [r0, #32]
 8008e08:	b90b      	cbnz	r3, 8008e0e <_fflush_r+0x1a>
 8008e0a:	f7fd fa55 	bl	80062b8 <__sinit>
 8008e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d0f3      	beq.n	8008dfe <_fflush_r+0xa>
 8008e16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e18:	07d0      	lsls	r0, r2, #31
 8008e1a:	d404      	bmi.n	8008e26 <_fflush_r+0x32>
 8008e1c:	0599      	lsls	r1, r3, #22
 8008e1e:	d402      	bmi.n	8008e26 <_fflush_r+0x32>
 8008e20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e22:	f7fd fb60 	bl	80064e6 <__retarget_lock_acquire_recursive>
 8008e26:	4628      	mov	r0, r5
 8008e28:	4621      	mov	r1, r4
 8008e2a:	f7ff ff5f 	bl	8008cec <__sflush_r>
 8008e2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e30:	07da      	lsls	r2, r3, #31
 8008e32:	4605      	mov	r5, r0
 8008e34:	d4e4      	bmi.n	8008e00 <_fflush_r+0xc>
 8008e36:	89a3      	ldrh	r3, [r4, #12]
 8008e38:	059b      	lsls	r3, r3, #22
 8008e3a:	d4e1      	bmi.n	8008e00 <_fflush_r+0xc>
 8008e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e3e:	f7fd fb53 	bl	80064e8 <__retarget_lock_release_recursive>
 8008e42:	e7dd      	b.n	8008e00 <_fflush_r+0xc>

08008e44 <fiprintf>:
 8008e44:	b40e      	push	{r1, r2, r3}
 8008e46:	b503      	push	{r0, r1, lr}
 8008e48:	4601      	mov	r1, r0
 8008e4a:	ab03      	add	r3, sp, #12
 8008e4c:	4805      	ldr	r0, [pc, #20]	@ (8008e64 <fiprintf+0x20>)
 8008e4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e52:	6800      	ldr	r0, [r0, #0]
 8008e54:	9301      	str	r3, [sp, #4]
 8008e56:	f000 fc25 	bl	80096a4 <_vfiprintf_r>
 8008e5a:	b002      	add	sp, #8
 8008e5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e60:	b003      	add	sp, #12
 8008e62:	4770      	bx	lr
 8008e64:	20000028 	.word	0x20000028

08008e68 <memmove>:
 8008e68:	4288      	cmp	r0, r1
 8008e6a:	b510      	push	{r4, lr}
 8008e6c:	eb01 0402 	add.w	r4, r1, r2
 8008e70:	d902      	bls.n	8008e78 <memmove+0x10>
 8008e72:	4284      	cmp	r4, r0
 8008e74:	4623      	mov	r3, r4
 8008e76:	d807      	bhi.n	8008e88 <memmove+0x20>
 8008e78:	1e43      	subs	r3, r0, #1
 8008e7a:	42a1      	cmp	r1, r4
 8008e7c:	d008      	beq.n	8008e90 <memmove+0x28>
 8008e7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e86:	e7f8      	b.n	8008e7a <memmove+0x12>
 8008e88:	4402      	add	r2, r0
 8008e8a:	4601      	mov	r1, r0
 8008e8c:	428a      	cmp	r2, r1
 8008e8e:	d100      	bne.n	8008e92 <memmove+0x2a>
 8008e90:	bd10      	pop	{r4, pc}
 8008e92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e9a:	e7f7      	b.n	8008e8c <memmove+0x24>

08008e9c <strncmp>:
 8008e9c:	b510      	push	{r4, lr}
 8008e9e:	b16a      	cbz	r2, 8008ebc <strncmp+0x20>
 8008ea0:	3901      	subs	r1, #1
 8008ea2:	1884      	adds	r4, r0, r2
 8008ea4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ea8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d103      	bne.n	8008eb8 <strncmp+0x1c>
 8008eb0:	42a0      	cmp	r0, r4
 8008eb2:	d001      	beq.n	8008eb8 <strncmp+0x1c>
 8008eb4:	2a00      	cmp	r2, #0
 8008eb6:	d1f5      	bne.n	8008ea4 <strncmp+0x8>
 8008eb8:	1ad0      	subs	r0, r2, r3
 8008eba:	bd10      	pop	{r4, pc}
 8008ebc:	4610      	mov	r0, r2
 8008ebe:	e7fc      	b.n	8008eba <strncmp+0x1e>

08008ec0 <_sbrk_r>:
 8008ec0:	b538      	push	{r3, r4, r5, lr}
 8008ec2:	4d06      	ldr	r5, [pc, #24]	@ (8008edc <_sbrk_r+0x1c>)
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	4604      	mov	r4, r0
 8008ec8:	4608      	mov	r0, r1
 8008eca:	602b      	str	r3, [r5, #0]
 8008ecc:	f7f8 fdb0 	bl	8001a30 <_sbrk>
 8008ed0:	1c43      	adds	r3, r0, #1
 8008ed2:	d102      	bne.n	8008eda <_sbrk_r+0x1a>
 8008ed4:	682b      	ldr	r3, [r5, #0]
 8008ed6:	b103      	cbz	r3, 8008eda <_sbrk_r+0x1a>
 8008ed8:	6023      	str	r3, [r4, #0]
 8008eda:	bd38      	pop	{r3, r4, r5, pc}
 8008edc:	200004d4 	.word	0x200004d4

08008ee0 <memcpy>:
 8008ee0:	440a      	add	r2, r1
 8008ee2:	4291      	cmp	r1, r2
 8008ee4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ee8:	d100      	bne.n	8008eec <memcpy+0xc>
 8008eea:	4770      	bx	lr
 8008eec:	b510      	push	{r4, lr}
 8008eee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ef2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ef6:	4291      	cmp	r1, r2
 8008ef8:	d1f9      	bne.n	8008eee <memcpy+0xe>
 8008efa:	bd10      	pop	{r4, pc}
 8008efc:	0000      	movs	r0, r0
	...

08008f00 <nan>:
 8008f00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008f08 <nan+0x8>
 8008f04:	4770      	bx	lr
 8008f06:	bf00      	nop
 8008f08:	00000000 	.word	0x00000000
 8008f0c:	7ff80000 	.word	0x7ff80000

08008f10 <abort>:
 8008f10:	b508      	push	{r3, lr}
 8008f12:	2006      	movs	r0, #6
 8008f14:	f000 fd9a 	bl	8009a4c <raise>
 8008f18:	2001      	movs	r0, #1
 8008f1a:	f7f8 fd11 	bl	8001940 <_exit>

08008f1e <_calloc_r>:
 8008f1e:	b570      	push	{r4, r5, r6, lr}
 8008f20:	fba1 5402 	umull	r5, r4, r1, r2
 8008f24:	b93c      	cbnz	r4, 8008f36 <_calloc_r+0x18>
 8008f26:	4629      	mov	r1, r5
 8008f28:	f7fe f9c6 	bl	80072b8 <_malloc_r>
 8008f2c:	4606      	mov	r6, r0
 8008f2e:	b928      	cbnz	r0, 8008f3c <_calloc_r+0x1e>
 8008f30:	2600      	movs	r6, #0
 8008f32:	4630      	mov	r0, r6
 8008f34:	bd70      	pop	{r4, r5, r6, pc}
 8008f36:	220c      	movs	r2, #12
 8008f38:	6002      	str	r2, [r0, #0]
 8008f3a:	e7f9      	b.n	8008f30 <_calloc_r+0x12>
 8008f3c:	462a      	mov	r2, r5
 8008f3e:	4621      	mov	r1, r4
 8008f40:	f7fd fa53 	bl	80063ea <memset>
 8008f44:	e7f5      	b.n	8008f32 <_calloc_r+0x14>

08008f46 <rshift>:
 8008f46:	6903      	ldr	r3, [r0, #16]
 8008f48:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008f4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f50:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008f54:	f100 0414 	add.w	r4, r0, #20
 8008f58:	dd45      	ble.n	8008fe6 <rshift+0xa0>
 8008f5a:	f011 011f 	ands.w	r1, r1, #31
 8008f5e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008f62:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008f66:	d10c      	bne.n	8008f82 <rshift+0x3c>
 8008f68:	f100 0710 	add.w	r7, r0, #16
 8008f6c:	4629      	mov	r1, r5
 8008f6e:	42b1      	cmp	r1, r6
 8008f70:	d334      	bcc.n	8008fdc <rshift+0x96>
 8008f72:	1a9b      	subs	r3, r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	1eea      	subs	r2, r5, #3
 8008f78:	4296      	cmp	r6, r2
 8008f7a:	bf38      	it	cc
 8008f7c:	2300      	movcc	r3, #0
 8008f7e:	4423      	add	r3, r4
 8008f80:	e015      	b.n	8008fae <rshift+0x68>
 8008f82:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008f86:	f1c1 0820 	rsb	r8, r1, #32
 8008f8a:	40cf      	lsrs	r7, r1
 8008f8c:	f105 0e04 	add.w	lr, r5, #4
 8008f90:	46a1      	mov	r9, r4
 8008f92:	4576      	cmp	r6, lr
 8008f94:	46f4      	mov	ip, lr
 8008f96:	d815      	bhi.n	8008fc4 <rshift+0x7e>
 8008f98:	1a9a      	subs	r2, r3, r2
 8008f9a:	0092      	lsls	r2, r2, #2
 8008f9c:	3a04      	subs	r2, #4
 8008f9e:	3501      	adds	r5, #1
 8008fa0:	42ae      	cmp	r6, r5
 8008fa2:	bf38      	it	cc
 8008fa4:	2200      	movcc	r2, #0
 8008fa6:	18a3      	adds	r3, r4, r2
 8008fa8:	50a7      	str	r7, [r4, r2]
 8008faa:	b107      	cbz	r7, 8008fae <rshift+0x68>
 8008fac:	3304      	adds	r3, #4
 8008fae:	1b1a      	subs	r2, r3, r4
 8008fb0:	42a3      	cmp	r3, r4
 8008fb2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008fb6:	bf08      	it	eq
 8008fb8:	2300      	moveq	r3, #0
 8008fba:	6102      	str	r2, [r0, #16]
 8008fbc:	bf08      	it	eq
 8008fbe:	6143      	streq	r3, [r0, #20]
 8008fc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fc4:	f8dc c000 	ldr.w	ip, [ip]
 8008fc8:	fa0c fc08 	lsl.w	ip, ip, r8
 8008fcc:	ea4c 0707 	orr.w	r7, ip, r7
 8008fd0:	f849 7b04 	str.w	r7, [r9], #4
 8008fd4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008fd8:	40cf      	lsrs	r7, r1
 8008fda:	e7da      	b.n	8008f92 <rshift+0x4c>
 8008fdc:	f851 cb04 	ldr.w	ip, [r1], #4
 8008fe0:	f847 cf04 	str.w	ip, [r7, #4]!
 8008fe4:	e7c3      	b.n	8008f6e <rshift+0x28>
 8008fe6:	4623      	mov	r3, r4
 8008fe8:	e7e1      	b.n	8008fae <rshift+0x68>

08008fea <__hexdig_fun>:
 8008fea:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008fee:	2b09      	cmp	r3, #9
 8008ff0:	d802      	bhi.n	8008ff8 <__hexdig_fun+0xe>
 8008ff2:	3820      	subs	r0, #32
 8008ff4:	b2c0      	uxtb	r0, r0
 8008ff6:	4770      	bx	lr
 8008ff8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008ffc:	2b05      	cmp	r3, #5
 8008ffe:	d801      	bhi.n	8009004 <__hexdig_fun+0x1a>
 8009000:	3847      	subs	r0, #71	@ 0x47
 8009002:	e7f7      	b.n	8008ff4 <__hexdig_fun+0xa>
 8009004:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009008:	2b05      	cmp	r3, #5
 800900a:	d801      	bhi.n	8009010 <__hexdig_fun+0x26>
 800900c:	3827      	subs	r0, #39	@ 0x27
 800900e:	e7f1      	b.n	8008ff4 <__hexdig_fun+0xa>
 8009010:	2000      	movs	r0, #0
 8009012:	4770      	bx	lr

08009014 <__gethex>:
 8009014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009018:	b085      	sub	sp, #20
 800901a:	468a      	mov	sl, r1
 800901c:	9302      	str	r3, [sp, #8]
 800901e:	680b      	ldr	r3, [r1, #0]
 8009020:	9001      	str	r0, [sp, #4]
 8009022:	4690      	mov	r8, r2
 8009024:	1c9c      	adds	r4, r3, #2
 8009026:	46a1      	mov	r9, r4
 8009028:	f814 0b01 	ldrb.w	r0, [r4], #1
 800902c:	2830      	cmp	r0, #48	@ 0x30
 800902e:	d0fa      	beq.n	8009026 <__gethex+0x12>
 8009030:	eba9 0303 	sub.w	r3, r9, r3
 8009034:	f1a3 0b02 	sub.w	fp, r3, #2
 8009038:	f7ff ffd7 	bl	8008fea <__hexdig_fun>
 800903c:	4605      	mov	r5, r0
 800903e:	2800      	cmp	r0, #0
 8009040:	d168      	bne.n	8009114 <__gethex+0x100>
 8009042:	49a0      	ldr	r1, [pc, #640]	@ (80092c4 <__gethex+0x2b0>)
 8009044:	2201      	movs	r2, #1
 8009046:	4648      	mov	r0, r9
 8009048:	f7ff ff28 	bl	8008e9c <strncmp>
 800904c:	4607      	mov	r7, r0
 800904e:	2800      	cmp	r0, #0
 8009050:	d167      	bne.n	8009122 <__gethex+0x10e>
 8009052:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009056:	4626      	mov	r6, r4
 8009058:	f7ff ffc7 	bl	8008fea <__hexdig_fun>
 800905c:	2800      	cmp	r0, #0
 800905e:	d062      	beq.n	8009126 <__gethex+0x112>
 8009060:	4623      	mov	r3, r4
 8009062:	7818      	ldrb	r0, [r3, #0]
 8009064:	2830      	cmp	r0, #48	@ 0x30
 8009066:	4699      	mov	r9, r3
 8009068:	f103 0301 	add.w	r3, r3, #1
 800906c:	d0f9      	beq.n	8009062 <__gethex+0x4e>
 800906e:	f7ff ffbc 	bl	8008fea <__hexdig_fun>
 8009072:	fab0 f580 	clz	r5, r0
 8009076:	096d      	lsrs	r5, r5, #5
 8009078:	f04f 0b01 	mov.w	fp, #1
 800907c:	464a      	mov	r2, r9
 800907e:	4616      	mov	r6, r2
 8009080:	3201      	adds	r2, #1
 8009082:	7830      	ldrb	r0, [r6, #0]
 8009084:	f7ff ffb1 	bl	8008fea <__hexdig_fun>
 8009088:	2800      	cmp	r0, #0
 800908a:	d1f8      	bne.n	800907e <__gethex+0x6a>
 800908c:	498d      	ldr	r1, [pc, #564]	@ (80092c4 <__gethex+0x2b0>)
 800908e:	2201      	movs	r2, #1
 8009090:	4630      	mov	r0, r6
 8009092:	f7ff ff03 	bl	8008e9c <strncmp>
 8009096:	2800      	cmp	r0, #0
 8009098:	d13f      	bne.n	800911a <__gethex+0x106>
 800909a:	b944      	cbnz	r4, 80090ae <__gethex+0x9a>
 800909c:	1c74      	adds	r4, r6, #1
 800909e:	4622      	mov	r2, r4
 80090a0:	4616      	mov	r6, r2
 80090a2:	3201      	adds	r2, #1
 80090a4:	7830      	ldrb	r0, [r6, #0]
 80090a6:	f7ff ffa0 	bl	8008fea <__hexdig_fun>
 80090aa:	2800      	cmp	r0, #0
 80090ac:	d1f8      	bne.n	80090a0 <__gethex+0x8c>
 80090ae:	1ba4      	subs	r4, r4, r6
 80090b0:	00a7      	lsls	r7, r4, #2
 80090b2:	7833      	ldrb	r3, [r6, #0]
 80090b4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80090b8:	2b50      	cmp	r3, #80	@ 0x50
 80090ba:	d13e      	bne.n	800913a <__gethex+0x126>
 80090bc:	7873      	ldrb	r3, [r6, #1]
 80090be:	2b2b      	cmp	r3, #43	@ 0x2b
 80090c0:	d033      	beq.n	800912a <__gethex+0x116>
 80090c2:	2b2d      	cmp	r3, #45	@ 0x2d
 80090c4:	d034      	beq.n	8009130 <__gethex+0x11c>
 80090c6:	1c71      	adds	r1, r6, #1
 80090c8:	2400      	movs	r4, #0
 80090ca:	7808      	ldrb	r0, [r1, #0]
 80090cc:	f7ff ff8d 	bl	8008fea <__hexdig_fun>
 80090d0:	1e43      	subs	r3, r0, #1
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	2b18      	cmp	r3, #24
 80090d6:	d830      	bhi.n	800913a <__gethex+0x126>
 80090d8:	f1a0 0210 	sub.w	r2, r0, #16
 80090dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80090e0:	f7ff ff83 	bl	8008fea <__hexdig_fun>
 80090e4:	f100 3cff 	add.w	ip, r0, #4294967295
 80090e8:	fa5f fc8c 	uxtb.w	ip, ip
 80090ec:	f1bc 0f18 	cmp.w	ip, #24
 80090f0:	f04f 030a 	mov.w	r3, #10
 80090f4:	d91e      	bls.n	8009134 <__gethex+0x120>
 80090f6:	b104      	cbz	r4, 80090fa <__gethex+0xe6>
 80090f8:	4252      	negs	r2, r2
 80090fa:	4417      	add	r7, r2
 80090fc:	f8ca 1000 	str.w	r1, [sl]
 8009100:	b1ed      	cbz	r5, 800913e <__gethex+0x12a>
 8009102:	f1bb 0f00 	cmp.w	fp, #0
 8009106:	bf0c      	ite	eq
 8009108:	2506      	moveq	r5, #6
 800910a:	2500      	movne	r5, #0
 800910c:	4628      	mov	r0, r5
 800910e:	b005      	add	sp, #20
 8009110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009114:	2500      	movs	r5, #0
 8009116:	462c      	mov	r4, r5
 8009118:	e7b0      	b.n	800907c <__gethex+0x68>
 800911a:	2c00      	cmp	r4, #0
 800911c:	d1c7      	bne.n	80090ae <__gethex+0x9a>
 800911e:	4627      	mov	r7, r4
 8009120:	e7c7      	b.n	80090b2 <__gethex+0x9e>
 8009122:	464e      	mov	r6, r9
 8009124:	462f      	mov	r7, r5
 8009126:	2501      	movs	r5, #1
 8009128:	e7c3      	b.n	80090b2 <__gethex+0x9e>
 800912a:	2400      	movs	r4, #0
 800912c:	1cb1      	adds	r1, r6, #2
 800912e:	e7cc      	b.n	80090ca <__gethex+0xb6>
 8009130:	2401      	movs	r4, #1
 8009132:	e7fb      	b.n	800912c <__gethex+0x118>
 8009134:	fb03 0002 	mla	r0, r3, r2, r0
 8009138:	e7ce      	b.n	80090d8 <__gethex+0xc4>
 800913a:	4631      	mov	r1, r6
 800913c:	e7de      	b.n	80090fc <__gethex+0xe8>
 800913e:	eba6 0309 	sub.w	r3, r6, r9
 8009142:	3b01      	subs	r3, #1
 8009144:	4629      	mov	r1, r5
 8009146:	2b07      	cmp	r3, #7
 8009148:	dc0a      	bgt.n	8009160 <__gethex+0x14c>
 800914a:	9801      	ldr	r0, [sp, #4]
 800914c:	f7fe f940 	bl	80073d0 <_Balloc>
 8009150:	4604      	mov	r4, r0
 8009152:	b940      	cbnz	r0, 8009166 <__gethex+0x152>
 8009154:	4b5c      	ldr	r3, [pc, #368]	@ (80092c8 <__gethex+0x2b4>)
 8009156:	4602      	mov	r2, r0
 8009158:	21e4      	movs	r1, #228	@ 0xe4
 800915a:	485c      	ldr	r0, [pc, #368]	@ (80092cc <__gethex+0x2b8>)
 800915c:	f7fd f9cc 	bl	80064f8 <__assert_func>
 8009160:	3101      	adds	r1, #1
 8009162:	105b      	asrs	r3, r3, #1
 8009164:	e7ef      	b.n	8009146 <__gethex+0x132>
 8009166:	f100 0a14 	add.w	sl, r0, #20
 800916a:	2300      	movs	r3, #0
 800916c:	4655      	mov	r5, sl
 800916e:	469b      	mov	fp, r3
 8009170:	45b1      	cmp	r9, r6
 8009172:	d337      	bcc.n	80091e4 <__gethex+0x1d0>
 8009174:	f845 bb04 	str.w	fp, [r5], #4
 8009178:	eba5 050a 	sub.w	r5, r5, sl
 800917c:	10ad      	asrs	r5, r5, #2
 800917e:	6125      	str	r5, [r4, #16]
 8009180:	4658      	mov	r0, fp
 8009182:	f7fe fa17 	bl	80075b4 <__hi0bits>
 8009186:	016d      	lsls	r5, r5, #5
 8009188:	f8d8 6000 	ldr.w	r6, [r8]
 800918c:	1a2d      	subs	r5, r5, r0
 800918e:	42b5      	cmp	r5, r6
 8009190:	dd54      	ble.n	800923c <__gethex+0x228>
 8009192:	1bad      	subs	r5, r5, r6
 8009194:	4629      	mov	r1, r5
 8009196:	4620      	mov	r0, r4
 8009198:	f7fe fdab 	bl	8007cf2 <__any_on>
 800919c:	4681      	mov	r9, r0
 800919e:	b178      	cbz	r0, 80091c0 <__gethex+0x1ac>
 80091a0:	1e6b      	subs	r3, r5, #1
 80091a2:	1159      	asrs	r1, r3, #5
 80091a4:	f003 021f 	and.w	r2, r3, #31
 80091a8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80091ac:	f04f 0901 	mov.w	r9, #1
 80091b0:	fa09 f202 	lsl.w	r2, r9, r2
 80091b4:	420a      	tst	r2, r1
 80091b6:	d003      	beq.n	80091c0 <__gethex+0x1ac>
 80091b8:	454b      	cmp	r3, r9
 80091ba:	dc36      	bgt.n	800922a <__gethex+0x216>
 80091bc:	f04f 0902 	mov.w	r9, #2
 80091c0:	4629      	mov	r1, r5
 80091c2:	4620      	mov	r0, r4
 80091c4:	f7ff febf 	bl	8008f46 <rshift>
 80091c8:	442f      	add	r7, r5
 80091ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091ce:	42bb      	cmp	r3, r7
 80091d0:	da42      	bge.n	8009258 <__gethex+0x244>
 80091d2:	9801      	ldr	r0, [sp, #4]
 80091d4:	4621      	mov	r1, r4
 80091d6:	f7fe f93b 	bl	8007450 <_Bfree>
 80091da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091dc:	2300      	movs	r3, #0
 80091de:	6013      	str	r3, [r2, #0]
 80091e0:	25a3      	movs	r5, #163	@ 0xa3
 80091e2:	e793      	b.n	800910c <__gethex+0xf8>
 80091e4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80091e8:	2a2e      	cmp	r2, #46	@ 0x2e
 80091ea:	d012      	beq.n	8009212 <__gethex+0x1fe>
 80091ec:	2b20      	cmp	r3, #32
 80091ee:	d104      	bne.n	80091fa <__gethex+0x1e6>
 80091f0:	f845 bb04 	str.w	fp, [r5], #4
 80091f4:	f04f 0b00 	mov.w	fp, #0
 80091f8:	465b      	mov	r3, fp
 80091fa:	7830      	ldrb	r0, [r6, #0]
 80091fc:	9303      	str	r3, [sp, #12]
 80091fe:	f7ff fef4 	bl	8008fea <__hexdig_fun>
 8009202:	9b03      	ldr	r3, [sp, #12]
 8009204:	f000 000f 	and.w	r0, r0, #15
 8009208:	4098      	lsls	r0, r3
 800920a:	ea4b 0b00 	orr.w	fp, fp, r0
 800920e:	3304      	adds	r3, #4
 8009210:	e7ae      	b.n	8009170 <__gethex+0x15c>
 8009212:	45b1      	cmp	r9, r6
 8009214:	d8ea      	bhi.n	80091ec <__gethex+0x1d8>
 8009216:	492b      	ldr	r1, [pc, #172]	@ (80092c4 <__gethex+0x2b0>)
 8009218:	9303      	str	r3, [sp, #12]
 800921a:	2201      	movs	r2, #1
 800921c:	4630      	mov	r0, r6
 800921e:	f7ff fe3d 	bl	8008e9c <strncmp>
 8009222:	9b03      	ldr	r3, [sp, #12]
 8009224:	2800      	cmp	r0, #0
 8009226:	d1e1      	bne.n	80091ec <__gethex+0x1d8>
 8009228:	e7a2      	b.n	8009170 <__gethex+0x15c>
 800922a:	1ea9      	subs	r1, r5, #2
 800922c:	4620      	mov	r0, r4
 800922e:	f7fe fd60 	bl	8007cf2 <__any_on>
 8009232:	2800      	cmp	r0, #0
 8009234:	d0c2      	beq.n	80091bc <__gethex+0x1a8>
 8009236:	f04f 0903 	mov.w	r9, #3
 800923a:	e7c1      	b.n	80091c0 <__gethex+0x1ac>
 800923c:	da09      	bge.n	8009252 <__gethex+0x23e>
 800923e:	1b75      	subs	r5, r6, r5
 8009240:	4621      	mov	r1, r4
 8009242:	9801      	ldr	r0, [sp, #4]
 8009244:	462a      	mov	r2, r5
 8009246:	f7fe fb1b 	bl	8007880 <__lshift>
 800924a:	1b7f      	subs	r7, r7, r5
 800924c:	4604      	mov	r4, r0
 800924e:	f100 0a14 	add.w	sl, r0, #20
 8009252:	f04f 0900 	mov.w	r9, #0
 8009256:	e7b8      	b.n	80091ca <__gethex+0x1b6>
 8009258:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800925c:	42bd      	cmp	r5, r7
 800925e:	dd6f      	ble.n	8009340 <__gethex+0x32c>
 8009260:	1bed      	subs	r5, r5, r7
 8009262:	42ae      	cmp	r6, r5
 8009264:	dc34      	bgt.n	80092d0 <__gethex+0x2bc>
 8009266:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800926a:	2b02      	cmp	r3, #2
 800926c:	d022      	beq.n	80092b4 <__gethex+0x2a0>
 800926e:	2b03      	cmp	r3, #3
 8009270:	d024      	beq.n	80092bc <__gethex+0x2a8>
 8009272:	2b01      	cmp	r3, #1
 8009274:	d115      	bne.n	80092a2 <__gethex+0x28e>
 8009276:	42ae      	cmp	r6, r5
 8009278:	d113      	bne.n	80092a2 <__gethex+0x28e>
 800927a:	2e01      	cmp	r6, #1
 800927c:	d10b      	bne.n	8009296 <__gethex+0x282>
 800927e:	9a02      	ldr	r2, [sp, #8]
 8009280:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009284:	6013      	str	r3, [r2, #0]
 8009286:	2301      	movs	r3, #1
 8009288:	6123      	str	r3, [r4, #16]
 800928a:	f8ca 3000 	str.w	r3, [sl]
 800928e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009290:	2562      	movs	r5, #98	@ 0x62
 8009292:	601c      	str	r4, [r3, #0]
 8009294:	e73a      	b.n	800910c <__gethex+0xf8>
 8009296:	1e71      	subs	r1, r6, #1
 8009298:	4620      	mov	r0, r4
 800929a:	f7fe fd2a 	bl	8007cf2 <__any_on>
 800929e:	2800      	cmp	r0, #0
 80092a0:	d1ed      	bne.n	800927e <__gethex+0x26a>
 80092a2:	9801      	ldr	r0, [sp, #4]
 80092a4:	4621      	mov	r1, r4
 80092a6:	f7fe f8d3 	bl	8007450 <_Bfree>
 80092aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80092ac:	2300      	movs	r3, #0
 80092ae:	6013      	str	r3, [r2, #0]
 80092b0:	2550      	movs	r5, #80	@ 0x50
 80092b2:	e72b      	b.n	800910c <__gethex+0xf8>
 80092b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1f3      	bne.n	80092a2 <__gethex+0x28e>
 80092ba:	e7e0      	b.n	800927e <__gethex+0x26a>
 80092bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1dd      	bne.n	800927e <__gethex+0x26a>
 80092c2:	e7ee      	b.n	80092a2 <__gethex+0x28e>
 80092c4:	08009ec0 	.word	0x08009ec0
 80092c8:	08009d55 	.word	0x08009d55
 80092cc:	0800a032 	.word	0x0800a032
 80092d0:	1e6f      	subs	r7, r5, #1
 80092d2:	f1b9 0f00 	cmp.w	r9, #0
 80092d6:	d130      	bne.n	800933a <__gethex+0x326>
 80092d8:	b127      	cbz	r7, 80092e4 <__gethex+0x2d0>
 80092da:	4639      	mov	r1, r7
 80092dc:	4620      	mov	r0, r4
 80092de:	f7fe fd08 	bl	8007cf2 <__any_on>
 80092e2:	4681      	mov	r9, r0
 80092e4:	117a      	asrs	r2, r7, #5
 80092e6:	2301      	movs	r3, #1
 80092e8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80092ec:	f007 071f 	and.w	r7, r7, #31
 80092f0:	40bb      	lsls	r3, r7
 80092f2:	4213      	tst	r3, r2
 80092f4:	4629      	mov	r1, r5
 80092f6:	4620      	mov	r0, r4
 80092f8:	bf18      	it	ne
 80092fa:	f049 0902 	orrne.w	r9, r9, #2
 80092fe:	f7ff fe22 	bl	8008f46 <rshift>
 8009302:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009306:	1b76      	subs	r6, r6, r5
 8009308:	2502      	movs	r5, #2
 800930a:	f1b9 0f00 	cmp.w	r9, #0
 800930e:	d047      	beq.n	80093a0 <__gethex+0x38c>
 8009310:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009314:	2b02      	cmp	r3, #2
 8009316:	d015      	beq.n	8009344 <__gethex+0x330>
 8009318:	2b03      	cmp	r3, #3
 800931a:	d017      	beq.n	800934c <__gethex+0x338>
 800931c:	2b01      	cmp	r3, #1
 800931e:	d109      	bne.n	8009334 <__gethex+0x320>
 8009320:	f019 0f02 	tst.w	r9, #2
 8009324:	d006      	beq.n	8009334 <__gethex+0x320>
 8009326:	f8da 3000 	ldr.w	r3, [sl]
 800932a:	ea49 0903 	orr.w	r9, r9, r3
 800932e:	f019 0f01 	tst.w	r9, #1
 8009332:	d10e      	bne.n	8009352 <__gethex+0x33e>
 8009334:	f045 0510 	orr.w	r5, r5, #16
 8009338:	e032      	b.n	80093a0 <__gethex+0x38c>
 800933a:	f04f 0901 	mov.w	r9, #1
 800933e:	e7d1      	b.n	80092e4 <__gethex+0x2d0>
 8009340:	2501      	movs	r5, #1
 8009342:	e7e2      	b.n	800930a <__gethex+0x2f6>
 8009344:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009346:	f1c3 0301 	rsb	r3, r3, #1
 800934a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800934c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800934e:	2b00      	cmp	r3, #0
 8009350:	d0f0      	beq.n	8009334 <__gethex+0x320>
 8009352:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009356:	f104 0314 	add.w	r3, r4, #20
 800935a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800935e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009362:	f04f 0c00 	mov.w	ip, #0
 8009366:	4618      	mov	r0, r3
 8009368:	f853 2b04 	ldr.w	r2, [r3], #4
 800936c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009370:	d01b      	beq.n	80093aa <__gethex+0x396>
 8009372:	3201      	adds	r2, #1
 8009374:	6002      	str	r2, [r0, #0]
 8009376:	2d02      	cmp	r5, #2
 8009378:	f104 0314 	add.w	r3, r4, #20
 800937c:	d13c      	bne.n	80093f8 <__gethex+0x3e4>
 800937e:	f8d8 2000 	ldr.w	r2, [r8]
 8009382:	3a01      	subs	r2, #1
 8009384:	42b2      	cmp	r2, r6
 8009386:	d109      	bne.n	800939c <__gethex+0x388>
 8009388:	1171      	asrs	r1, r6, #5
 800938a:	2201      	movs	r2, #1
 800938c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009390:	f006 061f 	and.w	r6, r6, #31
 8009394:	fa02 f606 	lsl.w	r6, r2, r6
 8009398:	421e      	tst	r6, r3
 800939a:	d13a      	bne.n	8009412 <__gethex+0x3fe>
 800939c:	f045 0520 	orr.w	r5, r5, #32
 80093a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093a2:	601c      	str	r4, [r3, #0]
 80093a4:	9b02      	ldr	r3, [sp, #8]
 80093a6:	601f      	str	r7, [r3, #0]
 80093a8:	e6b0      	b.n	800910c <__gethex+0xf8>
 80093aa:	4299      	cmp	r1, r3
 80093ac:	f843 cc04 	str.w	ip, [r3, #-4]
 80093b0:	d8d9      	bhi.n	8009366 <__gethex+0x352>
 80093b2:	68a3      	ldr	r3, [r4, #8]
 80093b4:	459b      	cmp	fp, r3
 80093b6:	db17      	blt.n	80093e8 <__gethex+0x3d4>
 80093b8:	6861      	ldr	r1, [r4, #4]
 80093ba:	9801      	ldr	r0, [sp, #4]
 80093bc:	3101      	adds	r1, #1
 80093be:	f7fe f807 	bl	80073d0 <_Balloc>
 80093c2:	4681      	mov	r9, r0
 80093c4:	b918      	cbnz	r0, 80093ce <__gethex+0x3ba>
 80093c6:	4b1a      	ldr	r3, [pc, #104]	@ (8009430 <__gethex+0x41c>)
 80093c8:	4602      	mov	r2, r0
 80093ca:	2184      	movs	r1, #132	@ 0x84
 80093cc:	e6c5      	b.n	800915a <__gethex+0x146>
 80093ce:	6922      	ldr	r2, [r4, #16]
 80093d0:	3202      	adds	r2, #2
 80093d2:	f104 010c 	add.w	r1, r4, #12
 80093d6:	0092      	lsls	r2, r2, #2
 80093d8:	300c      	adds	r0, #12
 80093da:	f7ff fd81 	bl	8008ee0 <memcpy>
 80093de:	4621      	mov	r1, r4
 80093e0:	9801      	ldr	r0, [sp, #4]
 80093e2:	f7fe f835 	bl	8007450 <_Bfree>
 80093e6:	464c      	mov	r4, r9
 80093e8:	6923      	ldr	r3, [r4, #16]
 80093ea:	1c5a      	adds	r2, r3, #1
 80093ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80093f0:	6122      	str	r2, [r4, #16]
 80093f2:	2201      	movs	r2, #1
 80093f4:	615a      	str	r2, [r3, #20]
 80093f6:	e7be      	b.n	8009376 <__gethex+0x362>
 80093f8:	6922      	ldr	r2, [r4, #16]
 80093fa:	455a      	cmp	r2, fp
 80093fc:	dd0b      	ble.n	8009416 <__gethex+0x402>
 80093fe:	2101      	movs	r1, #1
 8009400:	4620      	mov	r0, r4
 8009402:	f7ff fda0 	bl	8008f46 <rshift>
 8009406:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800940a:	3701      	adds	r7, #1
 800940c:	42bb      	cmp	r3, r7
 800940e:	f6ff aee0 	blt.w	80091d2 <__gethex+0x1be>
 8009412:	2501      	movs	r5, #1
 8009414:	e7c2      	b.n	800939c <__gethex+0x388>
 8009416:	f016 061f 	ands.w	r6, r6, #31
 800941a:	d0fa      	beq.n	8009412 <__gethex+0x3fe>
 800941c:	4453      	add	r3, sl
 800941e:	f1c6 0620 	rsb	r6, r6, #32
 8009422:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009426:	f7fe f8c5 	bl	80075b4 <__hi0bits>
 800942a:	42b0      	cmp	r0, r6
 800942c:	dbe7      	blt.n	80093fe <__gethex+0x3ea>
 800942e:	e7f0      	b.n	8009412 <__gethex+0x3fe>
 8009430:	08009d55 	.word	0x08009d55

08009434 <L_shift>:
 8009434:	f1c2 0208 	rsb	r2, r2, #8
 8009438:	0092      	lsls	r2, r2, #2
 800943a:	b570      	push	{r4, r5, r6, lr}
 800943c:	f1c2 0620 	rsb	r6, r2, #32
 8009440:	6843      	ldr	r3, [r0, #4]
 8009442:	6804      	ldr	r4, [r0, #0]
 8009444:	fa03 f506 	lsl.w	r5, r3, r6
 8009448:	432c      	orrs	r4, r5
 800944a:	40d3      	lsrs	r3, r2
 800944c:	6004      	str	r4, [r0, #0]
 800944e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009452:	4288      	cmp	r0, r1
 8009454:	d3f4      	bcc.n	8009440 <L_shift+0xc>
 8009456:	bd70      	pop	{r4, r5, r6, pc}

08009458 <__match>:
 8009458:	b530      	push	{r4, r5, lr}
 800945a:	6803      	ldr	r3, [r0, #0]
 800945c:	3301      	adds	r3, #1
 800945e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009462:	b914      	cbnz	r4, 800946a <__match+0x12>
 8009464:	6003      	str	r3, [r0, #0]
 8009466:	2001      	movs	r0, #1
 8009468:	bd30      	pop	{r4, r5, pc}
 800946a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800946e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009472:	2d19      	cmp	r5, #25
 8009474:	bf98      	it	ls
 8009476:	3220      	addls	r2, #32
 8009478:	42a2      	cmp	r2, r4
 800947a:	d0f0      	beq.n	800945e <__match+0x6>
 800947c:	2000      	movs	r0, #0
 800947e:	e7f3      	b.n	8009468 <__match+0x10>

08009480 <__hexnan>:
 8009480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009484:	680b      	ldr	r3, [r1, #0]
 8009486:	6801      	ldr	r1, [r0, #0]
 8009488:	115e      	asrs	r6, r3, #5
 800948a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800948e:	f013 031f 	ands.w	r3, r3, #31
 8009492:	b087      	sub	sp, #28
 8009494:	bf18      	it	ne
 8009496:	3604      	addne	r6, #4
 8009498:	2500      	movs	r5, #0
 800949a:	1f37      	subs	r7, r6, #4
 800949c:	4682      	mov	sl, r0
 800949e:	4690      	mov	r8, r2
 80094a0:	9301      	str	r3, [sp, #4]
 80094a2:	f846 5c04 	str.w	r5, [r6, #-4]
 80094a6:	46b9      	mov	r9, r7
 80094a8:	463c      	mov	r4, r7
 80094aa:	9502      	str	r5, [sp, #8]
 80094ac:	46ab      	mov	fp, r5
 80094ae:	784a      	ldrb	r2, [r1, #1]
 80094b0:	1c4b      	adds	r3, r1, #1
 80094b2:	9303      	str	r3, [sp, #12]
 80094b4:	b342      	cbz	r2, 8009508 <__hexnan+0x88>
 80094b6:	4610      	mov	r0, r2
 80094b8:	9105      	str	r1, [sp, #20]
 80094ba:	9204      	str	r2, [sp, #16]
 80094bc:	f7ff fd95 	bl	8008fea <__hexdig_fun>
 80094c0:	2800      	cmp	r0, #0
 80094c2:	d151      	bne.n	8009568 <__hexnan+0xe8>
 80094c4:	9a04      	ldr	r2, [sp, #16]
 80094c6:	9905      	ldr	r1, [sp, #20]
 80094c8:	2a20      	cmp	r2, #32
 80094ca:	d818      	bhi.n	80094fe <__hexnan+0x7e>
 80094cc:	9b02      	ldr	r3, [sp, #8]
 80094ce:	459b      	cmp	fp, r3
 80094d0:	dd13      	ble.n	80094fa <__hexnan+0x7a>
 80094d2:	454c      	cmp	r4, r9
 80094d4:	d206      	bcs.n	80094e4 <__hexnan+0x64>
 80094d6:	2d07      	cmp	r5, #7
 80094d8:	dc04      	bgt.n	80094e4 <__hexnan+0x64>
 80094da:	462a      	mov	r2, r5
 80094dc:	4649      	mov	r1, r9
 80094de:	4620      	mov	r0, r4
 80094e0:	f7ff ffa8 	bl	8009434 <L_shift>
 80094e4:	4544      	cmp	r4, r8
 80094e6:	d952      	bls.n	800958e <__hexnan+0x10e>
 80094e8:	2300      	movs	r3, #0
 80094ea:	f1a4 0904 	sub.w	r9, r4, #4
 80094ee:	f844 3c04 	str.w	r3, [r4, #-4]
 80094f2:	f8cd b008 	str.w	fp, [sp, #8]
 80094f6:	464c      	mov	r4, r9
 80094f8:	461d      	mov	r5, r3
 80094fa:	9903      	ldr	r1, [sp, #12]
 80094fc:	e7d7      	b.n	80094ae <__hexnan+0x2e>
 80094fe:	2a29      	cmp	r2, #41	@ 0x29
 8009500:	d157      	bne.n	80095b2 <__hexnan+0x132>
 8009502:	3102      	adds	r1, #2
 8009504:	f8ca 1000 	str.w	r1, [sl]
 8009508:	f1bb 0f00 	cmp.w	fp, #0
 800950c:	d051      	beq.n	80095b2 <__hexnan+0x132>
 800950e:	454c      	cmp	r4, r9
 8009510:	d206      	bcs.n	8009520 <__hexnan+0xa0>
 8009512:	2d07      	cmp	r5, #7
 8009514:	dc04      	bgt.n	8009520 <__hexnan+0xa0>
 8009516:	462a      	mov	r2, r5
 8009518:	4649      	mov	r1, r9
 800951a:	4620      	mov	r0, r4
 800951c:	f7ff ff8a 	bl	8009434 <L_shift>
 8009520:	4544      	cmp	r4, r8
 8009522:	d936      	bls.n	8009592 <__hexnan+0x112>
 8009524:	f1a8 0204 	sub.w	r2, r8, #4
 8009528:	4623      	mov	r3, r4
 800952a:	f853 1b04 	ldr.w	r1, [r3], #4
 800952e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009532:	429f      	cmp	r7, r3
 8009534:	d2f9      	bcs.n	800952a <__hexnan+0xaa>
 8009536:	1b3b      	subs	r3, r7, r4
 8009538:	f023 0303 	bic.w	r3, r3, #3
 800953c:	3304      	adds	r3, #4
 800953e:	3401      	adds	r4, #1
 8009540:	3e03      	subs	r6, #3
 8009542:	42b4      	cmp	r4, r6
 8009544:	bf88      	it	hi
 8009546:	2304      	movhi	r3, #4
 8009548:	4443      	add	r3, r8
 800954a:	2200      	movs	r2, #0
 800954c:	f843 2b04 	str.w	r2, [r3], #4
 8009550:	429f      	cmp	r7, r3
 8009552:	d2fb      	bcs.n	800954c <__hexnan+0xcc>
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	b91b      	cbnz	r3, 8009560 <__hexnan+0xe0>
 8009558:	4547      	cmp	r7, r8
 800955a:	d128      	bne.n	80095ae <__hexnan+0x12e>
 800955c:	2301      	movs	r3, #1
 800955e:	603b      	str	r3, [r7, #0]
 8009560:	2005      	movs	r0, #5
 8009562:	b007      	add	sp, #28
 8009564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009568:	3501      	adds	r5, #1
 800956a:	2d08      	cmp	r5, #8
 800956c:	f10b 0b01 	add.w	fp, fp, #1
 8009570:	dd06      	ble.n	8009580 <__hexnan+0x100>
 8009572:	4544      	cmp	r4, r8
 8009574:	d9c1      	bls.n	80094fa <__hexnan+0x7a>
 8009576:	2300      	movs	r3, #0
 8009578:	f844 3c04 	str.w	r3, [r4, #-4]
 800957c:	2501      	movs	r5, #1
 800957e:	3c04      	subs	r4, #4
 8009580:	6822      	ldr	r2, [r4, #0]
 8009582:	f000 000f 	and.w	r0, r0, #15
 8009586:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800958a:	6020      	str	r0, [r4, #0]
 800958c:	e7b5      	b.n	80094fa <__hexnan+0x7a>
 800958e:	2508      	movs	r5, #8
 8009590:	e7b3      	b.n	80094fa <__hexnan+0x7a>
 8009592:	9b01      	ldr	r3, [sp, #4]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d0dd      	beq.n	8009554 <__hexnan+0xd4>
 8009598:	f1c3 0320 	rsb	r3, r3, #32
 800959c:	f04f 32ff 	mov.w	r2, #4294967295
 80095a0:	40da      	lsrs	r2, r3
 80095a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80095a6:	4013      	ands	r3, r2
 80095a8:	f846 3c04 	str.w	r3, [r6, #-4]
 80095ac:	e7d2      	b.n	8009554 <__hexnan+0xd4>
 80095ae:	3f04      	subs	r7, #4
 80095b0:	e7d0      	b.n	8009554 <__hexnan+0xd4>
 80095b2:	2004      	movs	r0, #4
 80095b4:	e7d5      	b.n	8009562 <__hexnan+0xe2>

080095b6 <__ascii_mbtowc>:
 80095b6:	b082      	sub	sp, #8
 80095b8:	b901      	cbnz	r1, 80095bc <__ascii_mbtowc+0x6>
 80095ba:	a901      	add	r1, sp, #4
 80095bc:	b142      	cbz	r2, 80095d0 <__ascii_mbtowc+0x1a>
 80095be:	b14b      	cbz	r3, 80095d4 <__ascii_mbtowc+0x1e>
 80095c0:	7813      	ldrb	r3, [r2, #0]
 80095c2:	600b      	str	r3, [r1, #0]
 80095c4:	7812      	ldrb	r2, [r2, #0]
 80095c6:	1e10      	subs	r0, r2, #0
 80095c8:	bf18      	it	ne
 80095ca:	2001      	movne	r0, #1
 80095cc:	b002      	add	sp, #8
 80095ce:	4770      	bx	lr
 80095d0:	4610      	mov	r0, r2
 80095d2:	e7fb      	b.n	80095cc <__ascii_mbtowc+0x16>
 80095d4:	f06f 0001 	mvn.w	r0, #1
 80095d8:	e7f8      	b.n	80095cc <__ascii_mbtowc+0x16>

080095da <_realloc_r>:
 80095da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095de:	4680      	mov	r8, r0
 80095e0:	4615      	mov	r5, r2
 80095e2:	460c      	mov	r4, r1
 80095e4:	b921      	cbnz	r1, 80095f0 <_realloc_r+0x16>
 80095e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095ea:	4611      	mov	r1, r2
 80095ec:	f7fd be64 	b.w	80072b8 <_malloc_r>
 80095f0:	b92a      	cbnz	r2, 80095fe <_realloc_r+0x24>
 80095f2:	f7fd fded 	bl	80071d0 <_free_r>
 80095f6:	2400      	movs	r4, #0
 80095f8:	4620      	mov	r0, r4
 80095fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095fe:	f000 fa41 	bl	8009a84 <_malloc_usable_size_r>
 8009602:	4285      	cmp	r5, r0
 8009604:	4606      	mov	r6, r0
 8009606:	d802      	bhi.n	800960e <_realloc_r+0x34>
 8009608:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800960c:	d8f4      	bhi.n	80095f8 <_realloc_r+0x1e>
 800960e:	4629      	mov	r1, r5
 8009610:	4640      	mov	r0, r8
 8009612:	f7fd fe51 	bl	80072b8 <_malloc_r>
 8009616:	4607      	mov	r7, r0
 8009618:	2800      	cmp	r0, #0
 800961a:	d0ec      	beq.n	80095f6 <_realloc_r+0x1c>
 800961c:	42b5      	cmp	r5, r6
 800961e:	462a      	mov	r2, r5
 8009620:	4621      	mov	r1, r4
 8009622:	bf28      	it	cs
 8009624:	4632      	movcs	r2, r6
 8009626:	f7ff fc5b 	bl	8008ee0 <memcpy>
 800962a:	4621      	mov	r1, r4
 800962c:	4640      	mov	r0, r8
 800962e:	f7fd fdcf 	bl	80071d0 <_free_r>
 8009632:	463c      	mov	r4, r7
 8009634:	e7e0      	b.n	80095f8 <_realloc_r+0x1e>

08009636 <__ascii_wctomb>:
 8009636:	4603      	mov	r3, r0
 8009638:	4608      	mov	r0, r1
 800963a:	b141      	cbz	r1, 800964e <__ascii_wctomb+0x18>
 800963c:	2aff      	cmp	r2, #255	@ 0xff
 800963e:	d904      	bls.n	800964a <__ascii_wctomb+0x14>
 8009640:	228a      	movs	r2, #138	@ 0x8a
 8009642:	601a      	str	r2, [r3, #0]
 8009644:	f04f 30ff 	mov.w	r0, #4294967295
 8009648:	4770      	bx	lr
 800964a:	700a      	strb	r2, [r1, #0]
 800964c:	2001      	movs	r0, #1
 800964e:	4770      	bx	lr

08009650 <__sfputc_r>:
 8009650:	6893      	ldr	r3, [r2, #8]
 8009652:	3b01      	subs	r3, #1
 8009654:	2b00      	cmp	r3, #0
 8009656:	b410      	push	{r4}
 8009658:	6093      	str	r3, [r2, #8]
 800965a:	da08      	bge.n	800966e <__sfputc_r+0x1e>
 800965c:	6994      	ldr	r4, [r2, #24]
 800965e:	42a3      	cmp	r3, r4
 8009660:	db01      	blt.n	8009666 <__sfputc_r+0x16>
 8009662:	290a      	cmp	r1, #10
 8009664:	d103      	bne.n	800966e <__sfputc_r+0x1e>
 8009666:	f85d 4b04 	ldr.w	r4, [sp], #4
 800966a:	f000 b933 	b.w	80098d4 <__swbuf_r>
 800966e:	6813      	ldr	r3, [r2, #0]
 8009670:	1c58      	adds	r0, r3, #1
 8009672:	6010      	str	r0, [r2, #0]
 8009674:	7019      	strb	r1, [r3, #0]
 8009676:	4608      	mov	r0, r1
 8009678:	f85d 4b04 	ldr.w	r4, [sp], #4
 800967c:	4770      	bx	lr

0800967e <__sfputs_r>:
 800967e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009680:	4606      	mov	r6, r0
 8009682:	460f      	mov	r7, r1
 8009684:	4614      	mov	r4, r2
 8009686:	18d5      	adds	r5, r2, r3
 8009688:	42ac      	cmp	r4, r5
 800968a:	d101      	bne.n	8009690 <__sfputs_r+0x12>
 800968c:	2000      	movs	r0, #0
 800968e:	e007      	b.n	80096a0 <__sfputs_r+0x22>
 8009690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009694:	463a      	mov	r2, r7
 8009696:	4630      	mov	r0, r6
 8009698:	f7ff ffda 	bl	8009650 <__sfputc_r>
 800969c:	1c43      	adds	r3, r0, #1
 800969e:	d1f3      	bne.n	8009688 <__sfputs_r+0xa>
 80096a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096a4 <_vfiprintf_r>:
 80096a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a8:	460d      	mov	r5, r1
 80096aa:	b09d      	sub	sp, #116	@ 0x74
 80096ac:	4614      	mov	r4, r2
 80096ae:	4698      	mov	r8, r3
 80096b0:	4606      	mov	r6, r0
 80096b2:	b118      	cbz	r0, 80096bc <_vfiprintf_r+0x18>
 80096b4:	6a03      	ldr	r3, [r0, #32]
 80096b6:	b90b      	cbnz	r3, 80096bc <_vfiprintf_r+0x18>
 80096b8:	f7fc fdfe 	bl	80062b8 <__sinit>
 80096bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096be:	07d9      	lsls	r1, r3, #31
 80096c0:	d405      	bmi.n	80096ce <_vfiprintf_r+0x2a>
 80096c2:	89ab      	ldrh	r3, [r5, #12]
 80096c4:	059a      	lsls	r2, r3, #22
 80096c6:	d402      	bmi.n	80096ce <_vfiprintf_r+0x2a>
 80096c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096ca:	f7fc ff0c 	bl	80064e6 <__retarget_lock_acquire_recursive>
 80096ce:	89ab      	ldrh	r3, [r5, #12]
 80096d0:	071b      	lsls	r3, r3, #28
 80096d2:	d501      	bpl.n	80096d8 <_vfiprintf_r+0x34>
 80096d4:	692b      	ldr	r3, [r5, #16]
 80096d6:	b99b      	cbnz	r3, 8009700 <_vfiprintf_r+0x5c>
 80096d8:	4629      	mov	r1, r5
 80096da:	4630      	mov	r0, r6
 80096dc:	f000 f938 	bl	8009950 <__swsetup_r>
 80096e0:	b170      	cbz	r0, 8009700 <_vfiprintf_r+0x5c>
 80096e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096e4:	07dc      	lsls	r4, r3, #31
 80096e6:	d504      	bpl.n	80096f2 <_vfiprintf_r+0x4e>
 80096e8:	f04f 30ff 	mov.w	r0, #4294967295
 80096ec:	b01d      	add	sp, #116	@ 0x74
 80096ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	89ab      	ldrh	r3, [r5, #12]
 80096f4:	0598      	lsls	r0, r3, #22
 80096f6:	d4f7      	bmi.n	80096e8 <_vfiprintf_r+0x44>
 80096f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096fa:	f7fc fef5 	bl	80064e8 <__retarget_lock_release_recursive>
 80096fe:	e7f3      	b.n	80096e8 <_vfiprintf_r+0x44>
 8009700:	2300      	movs	r3, #0
 8009702:	9309      	str	r3, [sp, #36]	@ 0x24
 8009704:	2320      	movs	r3, #32
 8009706:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800970a:	f8cd 800c 	str.w	r8, [sp, #12]
 800970e:	2330      	movs	r3, #48	@ 0x30
 8009710:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80098c0 <_vfiprintf_r+0x21c>
 8009714:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009718:	f04f 0901 	mov.w	r9, #1
 800971c:	4623      	mov	r3, r4
 800971e:	469a      	mov	sl, r3
 8009720:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009724:	b10a      	cbz	r2, 800972a <_vfiprintf_r+0x86>
 8009726:	2a25      	cmp	r2, #37	@ 0x25
 8009728:	d1f9      	bne.n	800971e <_vfiprintf_r+0x7a>
 800972a:	ebba 0b04 	subs.w	fp, sl, r4
 800972e:	d00b      	beq.n	8009748 <_vfiprintf_r+0xa4>
 8009730:	465b      	mov	r3, fp
 8009732:	4622      	mov	r2, r4
 8009734:	4629      	mov	r1, r5
 8009736:	4630      	mov	r0, r6
 8009738:	f7ff ffa1 	bl	800967e <__sfputs_r>
 800973c:	3001      	adds	r0, #1
 800973e:	f000 80a7 	beq.w	8009890 <_vfiprintf_r+0x1ec>
 8009742:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009744:	445a      	add	r2, fp
 8009746:	9209      	str	r2, [sp, #36]	@ 0x24
 8009748:	f89a 3000 	ldrb.w	r3, [sl]
 800974c:	2b00      	cmp	r3, #0
 800974e:	f000 809f 	beq.w	8009890 <_vfiprintf_r+0x1ec>
 8009752:	2300      	movs	r3, #0
 8009754:	f04f 32ff 	mov.w	r2, #4294967295
 8009758:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800975c:	f10a 0a01 	add.w	sl, sl, #1
 8009760:	9304      	str	r3, [sp, #16]
 8009762:	9307      	str	r3, [sp, #28]
 8009764:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009768:	931a      	str	r3, [sp, #104]	@ 0x68
 800976a:	4654      	mov	r4, sl
 800976c:	2205      	movs	r2, #5
 800976e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009772:	4853      	ldr	r0, [pc, #332]	@ (80098c0 <_vfiprintf_r+0x21c>)
 8009774:	f7f6 fd2c 	bl	80001d0 <memchr>
 8009778:	9a04      	ldr	r2, [sp, #16]
 800977a:	b9d8      	cbnz	r0, 80097b4 <_vfiprintf_r+0x110>
 800977c:	06d1      	lsls	r1, r2, #27
 800977e:	bf44      	itt	mi
 8009780:	2320      	movmi	r3, #32
 8009782:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009786:	0713      	lsls	r3, r2, #28
 8009788:	bf44      	itt	mi
 800978a:	232b      	movmi	r3, #43	@ 0x2b
 800978c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009790:	f89a 3000 	ldrb.w	r3, [sl]
 8009794:	2b2a      	cmp	r3, #42	@ 0x2a
 8009796:	d015      	beq.n	80097c4 <_vfiprintf_r+0x120>
 8009798:	9a07      	ldr	r2, [sp, #28]
 800979a:	4654      	mov	r4, sl
 800979c:	2000      	movs	r0, #0
 800979e:	f04f 0c0a 	mov.w	ip, #10
 80097a2:	4621      	mov	r1, r4
 80097a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097a8:	3b30      	subs	r3, #48	@ 0x30
 80097aa:	2b09      	cmp	r3, #9
 80097ac:	d94b      	bls.n	8009846 <_vfiprintf_r+0x1a2>
 80097ae:	b1b0      	cbz	r0, 80097de <_vfiprintf_r+0x13a>
 80097b0:	9207      	str	r2, [sp, #28]
 80097b2:	e014      	b.n	80097de <_vfiprintf_r+0x13a>
 80097b4:	eba0 0308 	sub.w	r3, r0, r8
 80097b8:	fa09 f303 	lsl.w	r3, r9, r3
 80097bc:	4313      	orrs	r3, r2
 80097be:	9304      	str	r3, [sp, #16]
 80097c0:	46a2      	mov	sl, r4
 80097c2:	e7d2      	b.n	800976a <_vfiprintf_r+0xc6>
 80097c4:	9b03      	ldr	r3, [sp, #12]
 80097c6:	1d19      	adds	r1, r3, #4
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	9103      	str	r1, [sp, #12]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	bfbb      	ittet	lt
 80097d0:	425b      	neglt	r3, r3
 80097d2:	f042 0202 	orrlt.w	r2, r2, #2
 80097d6:	9307      	strge	r3, [sp, #28]
 80097d8:	9307      	strlt	r3, [sp, #28]
 80097da:	bfb8      	it	lt
 80097dc:	9204      	strlt	r2, [sp, #16]
 80097de:	7823      	ldrb	r3, [r4, #0]
 80097e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80097e2:	d10a      	bne.n	80097fa <_vfiprintf_r+0x156>
 80097e4:	7863      	ldrb	r3, [r4, #1]
 80097e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80097e8:	d132      	bne.n	8009850 <_vfiprintf_r+0x1ac>
 80097ea:	9b03      	ldr	r3, [sp, #12]
 80097ec:	1d1a      	adds	r2, r3, #4
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	9203      	str	r2, [sp, #12]
 80097f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097f6:	3402      	adds	r4, #2
 80097f8:	9305      	str	r3, [sp, #20]
 80097fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80098d0 <_vfiprintf_r+0x22c>
 80097fe:	7821      	ldrb	r1, [r4, #0]
 8009800:	2203      	movs	r2, #3
 8009802:	4650      	mov	r0, sl
 8009804:	f7f6 fce4 	bl	80001d0 <memchr>
 8009808:	b138      	cbz	r0, 800981a <_vfiprintf_r+0x176>
 800980a:	9b04      	ldr	r3, [sp, #16]
 800980c:	eba0 000a 	sub.w	r0, r0, sl
 8009810:	2240      	movs	r2, #64	@ 0x40
 8009812:	4082      	lsls	r2, r0
 8009814:	4313      	orrs	r3, r2
 8009816:	3401      	adds	r4, #1
 8009818:	9304      	str	r3, [sp, #16]
 800981a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800981e:	4829      	ldr	r0, [pc, #164]	@ (80098c4 <_vfiprintf_r+0x220>)
 8009820:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009824:	2206      	movs	r2, #6
 8009826:	f7f6 fcd3 	bl	80001d0 <memchr>
 800982a:	2800      	cmp	r0, #0
 800982c:	d03f      	beq.n	80098ae <_vfiprintf_r+0x20a>
 800982e:	4b26      	ldr	r3, [pc, #152]	@ (80098c8 <_vfiprintf_r+0x224>)
 8009830:	bb1b      	cbnz	r3, 800987a <_vfiprintf_r+0x1d6>
 8009832:	9b03      	ldr	r3, [sp, #12]
 8009834:	3307      	adds	r3, #7
 8009836:	f023 0307 	bic.w	r3, r3, #7
 800983a:	3308      	adds	r3, #8
 800983c:	9303      	str	r3, [sp, #12]
 800983e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009840:	443b      	add	r3, r7
 8009842:	9309      	str	r3, [sp, #36]	@ 0x24
 8009844:	e76a      	b.n	800971c <_vfiprintf_r+0x78>
 8009846:	fb0c 3202 	mla	r2, ip, r2, r3
 800984a:	460c      	mov	r4, r1
 800984c:	2001      	movs	r0, #1
 800984e:	e7a8      	b.n	80097a2 <_vfiprintf_r+0xfe>
 8009850:	2300      	movs	r3, #0
 8009852:	3401      	adds	r4, #1
 8009854:	9305      	str	r3, [sp, #20]
 8009856:	4619      	mov	r1, r3
 8009858:	f04f 0c0a 	mov.w	ip, #10
 800985c:	4620      	mov	r0, r4
 800985e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009862:	3a30      	subs	r2, #48	@ 0x30
 8009864:	2a09      	cmp	r2, #9
 8009866:	d903      	bls.n	8009870 <_vfiprintf_r+0x1cc>
 8009868:	2b00      	cmp	r3, #0
 800986a:	d0c6      	beq.n	80097fa <_vfiprintf_r+0x156>
 800986c:	9105      	str	r1, [sp, #20]
 800986e:	e7c4      	b.n	80097fa <_vfiprintf_r+0x156>
 8009870:	fb0c 2101 	mla	r1, ip, r1, r2
 8009874:	4604      	mov	r4, r0
 8009876:	2301      	movs	r3, #1
 8009878:	e7f0      	b.n	800985c <_vfiprintf_r+0x1b8>
 800987a:	ab03      	add	r3, sp, #12
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	462a      	mov	r2, r5
 8009880:	4b12      	ldr	r3, [pc, #72]	@ (80098cc <_vfiprintf_r+0x228>)
 8009882:	a904      	add	r1, sp, #16
 8009884:	4630      	mov	r0, r6
 8009886:	f7fb febf 	bl	8005608 <_printf_float>
 800988a:	4607      	mov	r7, r0
 800988c:	1c78      	adds	r0, r7, #1
 800988e:	d1d6      	bne.n	800983e <_vfiprintf_r+0x19a>
 8009890:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009892:	07d9      	lsls	r1, r3, #31
 8009894:	d405      	bmi.n	80098a2 <_vfiprintf_r+0x1fe>
 8009896:	89ab      	ldrh	r3, [r5, #12]
 8009898:	059a      	lsls	r2, r3, #22
 800989a:	d402      	bmi.n	80098a2 <_vfiprintf_r+0x1fe>
 800989c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800989e:	f7fc fe23 	bl	80064e8 <__retarget_lock_release_recursive>
 80098a2:	89ab      	ldrh	r3, [r5, #12]
 80098a4:	065b      	lsls	r3, r3, #25
 80098a6:	f53f af1f 	bmi.w	80096e8 <_vfiprintf_r+0x44>
 80098aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098ac:	e71e      	b.n	80096ec <_vfiprintf_r+0x48>
 80098ae:	ab03      	add	r3, sp, #12
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	462a      	mov	r2, r5
 80098b4:	4b05      	ldr	r3, [pc, #20]	@ (80098cc <_vfiprintf_r+0x228>)
 80098b6:	a904      	add	r1, sp, #16
 80098b8:	4630      	mov	r0, r6
 80098ba:	f7fc f93d 	bl	8005b38 <_printf_i>
 80098be:	e7e4      	b.n	800988a <_vfiprintf_r+0x1e6>
 80098c0:	0800a019 	.word	0x0800a019
 80098c4:	0800a023 	.word	0x0800a023
 80098c8:	08005609 	.word	0x08005609
 80098cc:	0800967f 	.word	0x0800967f
 80098d0:	0800a01f 	.word	0x0800a01f

080098d4 <__swbuf_r>:
 80098d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d6:	460e      	mov	r6, r1
 80098d8:	4614      	mov	r4, r2
 80098da:	4605      	mov	r5, r0
 80098dc:	b118      	cbz	r0, 80098e6 <__swbuf_r+0x12>
 80098de:	6a03      	ldr	r3, [r0, #32]
 80098e0:	b90b      	cbnz	r3, 80098e6 <__swbuf_r+0x12>
 80098e2:	f7fc fce9 	bl	80062b8 <__sinit>
 80098e6:	69a3      	ldr	r3, [r4, #24]
 80098e8:	60a3      	str	r3, [r4, #8]
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	071a      	lsls	r2, r3, #28
 80098ee:	d501      	bpl.n	80098f4 <__swbuf_r+0x20>
 80098f0:	6923      	ldr	r3, [r4, #16]
 80098f2:	b943      	cbnz	r3, 8009906 <__swbuf_r+0x32>
 80098f4:	4621      	mov	r1, r4
 80098f6:	4628      	mov	r0, r5
 80098f8:	f000 f82a 	bl	8009950 <__swsetup_r>
 80098fc:	b118      	cbz	r0, 8009906 <__swbuf_r+0x32>
 80098fe:	f04f 37ff 	mov.w	r7, #4294967295
 8009902:	4638      	mov	r0, r7
 8009904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009906:	6823      	ldr	r3, [r4, #0]
 8009908:	6922      	ldr	r2, [r4, #16]
 800990a:	1a98      	subs	r0, r3, r2
 800990c:	6963      	ldr	r3, [r4, #20]
 800990e:	b2f6      	uxtb	r6, r6
 8009910:	4283      	cmp	r3, r0
 8009912:	4637      	mov	r7, r6
 8009914:	dc05      	bgt.n	8009922 <__swbuf_r+0x4e>
 8009916:	4621      	mov	r1, r4
 8009918:	4628      	mov	r0, r5
 800991a:	f7ff fa6b 	bl	8008df4 <_fflush_r>
 800991e:	2800      	cmp	r0, #0
 8009920:	d1ed      	bne.n	80098fe <__swbuf_r+0x2a>
 8009922:	68a3      	ldr	r3, [r4, #8]
 8009924:	3b01      	subs	r3, #1
 8009926:	60a3      	str	r3, [r4, #8]
 8009928:	6823      	ldr	r3, [r4, #0]
 800992a:	1c5a      	adds	r2, r3, #1
 800992c:	6022      	str	r2, [r4, #0]
 800992e:	701e      	strb	r6, [r3, #0]
 8009930:	6962      	ldr	r2, [r4, #20]
 8009932:	1c43      	adds	r3, r0, #1
 8009934:	429a      	cmp	r2, r3
 8009936:	d004      	beq.n	8009942 <__swbuf_r+0x6e>
 8009938:	89a3      	ldrh	r3, [r4, #12]
 800993a:	07db      	lsls	r3, r3, #31
 800993c:	d5e1      	bpl.n	8009902 <__swbuf_r+0x2e>
 800993e:	2e0a      	cmp	r6, #10
 8009940:	d1df      	bne.n	8009902 <__swbuf_r+0x2e>
 8009942:	4621      	mov	r1, r4
 8009944:	4628      	mov	r0, r5
 8009946:	f7ff fa55 	bl	8008df4 <_fflush_r>
 800994a:	2800      	cmp	r0, #0
 800994c:	d0d9      	beq.n	8009902 <__swbuf_r+0x2e>
 800994e:	e7d6      	b.n	80098fe <__swbuf_r+0x2a>

08009950 <__swsetup_r>:
 8009950:	b538      	push	{r3, r4, r5, lr}
 8009952:	4b29      	ldr	r3, [pc, #164]	@ (80099f8 <__swsetup_r+0xa8>)
 8009954:	4605      	mov	r5, r0
 8009956:	6818      	ldr	r0, [r3, #0]
 8009958:	460c      	mov	r4, r1
 800995a:	b118      	cbz	r0, 8009964 <__swsetup_r+0x14>
 800995c:	6a03      	ldr	r3, [r0, #32]
 800995e:	b90b      	cbnz	r3, 8009964 <__swsetup_r+0x14>
 8009960:	f7fc fcaa 	bl	80062b8 <__sinit>
 8009964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009968:	0719      	lsls	r1, r3, #28
 800996a:	d422      	bmi.n	80099b2 <__swsetup_r+0x62>
 800996c:	06da      	lsls	r2, r3, #27
 800996e:	d407      	bmi.n	8009980 <__swsetup_r+0x30>
 8009970:	2209      	movs	r2, #9
 8009972:	602a      	str	r2, [r5, #0]
 8009974:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009978:	81a3      	strh	r3, [r4, #12]
 800997a:	f04f 30ff 	mov.w	r0, #4294967295
 800997e:	e033      	b.n	80099e8 <__swsetup_r+0x98>
 8009980:	0758      	lsls	r0, r3, #29
 8009982:	d512      	bpl.n	80099aa <__swsetup_r+0x5a>
 8009984:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009986:	b141      	cbz	r1, 800999a <__swsetup_r+0x4a>
 8009988:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800998c:	4299      	cmp	r1, r3
 800998e:	d002      	beq.n	8009996 <__swsetup_r+0x46>
 8009990:	4628      	mov	r0, r5
 8009992:	f7fd fc1d 	bl	80071d0 <_free_r>
 8009996:	2300      	movs	r3, #0
 8009998:	6363      	str	r3, [r4, #52]	@ 0x34
 800999a:	89a3      	ldrh	r3, [r4, #12]
 800999c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80099a0:	81a3      	strh	r3, [r4, #12]
 80099a2:	2300      	movs	r3, #0
 80099a4:	6063      	str	r3, [r4, #4]
 80099a6:	6923      	ldr	r3, [r4, #16]
 80099a8:	6023      	str	r3, [r4, #0]
 80099aa:	89a3      	ldrh	r3, [r4, #12]
 80099ac:	f043 0308 	orr.w	r3, r3, #8
 80099b0:	81a3      	strh	r3, [r4, #12]
 80099b2:	6923      	ldr	r3, [r4, #16]
 80099b4:	b94b      	cbnz	r3, 80099ca <__swsetup_r+0x7a>
 80099b6:	89a3      	ldrh	r3, [r4, #12]
 80099b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80099bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099c0:	d003      	beq.n	80099ca <__swsetup_r+0x7a>
 80099c2:	4621      	mov	r1, r4
 80099c4:	4628      	mov	r0, r5
 80099c6:	f000 f88b 	bl	8009ae0 <__smakebuf_r>
 80099ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099ce:	f013 0201 	ands.w	r2, r3, #1
 80099d2:	d00a      	beq.n	80099ea <__swsetup_r+0x9a>
 80099d4:	2200      	movs	r2, #0
 80099d6:	60a2      	str	r2, [r4, #8]
 80099d8:	6962      	ldr	r2, [r4, #20]
 80099da:	4252      	negs	r2, r2
 80099dc:	61a2      	str	r2, [r4, #24]
 80099de:	6922      	ldr	r2, [r4, #16]
 80099e0:	b942      	cbnz	r2, 80099f4 <__swsetup_r+0xa4>
 80099e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80099e6:	d1c5      	bne.n	8009974 <__swsetup_r+0x24>
 80099e8:	bd38      	pop	{r3, r4, r5, pc}
 80099ea:	0799      	lsls	r1, r3, #30
 80099ec:	bf58      	it	pl
 80099ee:	6962      	ldrpl	r2, [r4, #20]
 80099f0:	60a2      	str	r2, [r4, #8]
 80099f2:	e7f4      	b.n	80099de <__swsetup_r+0x8e>
 80099f4:	2000      	movs	r0, #0
 80099f6:	e7f7      	b.n	80099e8 <__swsetup_r+0x98>
 80099f8:	20000028 	.word	0x20000028

080099fc <_raise_r>:
 80099fc:	291f      	cmp	r1, #31
 80099fe:	b538      	push	{r3, r4, r5, lr}
 8009a00:	4605      	mov	r5, r0
 8009a02:	460c      	mov	r4, r1
 8009a04:	d904      	bls.n	8009a10 <_raise_r+0x14>
 8009a06:	2316      	movs	r3, #22
 8009a08:	6003      	str	r3, [r0, #0]
 8009a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0e:	bd38      	pop	{r3, r4, r5, pc}
 8009a10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a12:	b112      	cbz	r2, 8009a1a <_raise_r+0x1e>
 8009a14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a18:	b94b      	cbnz	r3, 8009a2e <_raise_r+0x32>
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f000 f830 	bl	8009a80 <_getpid_r>
 8009a20:	4622      	mov	r2, r4
 8009a22:	4601      	mov	r1, r0
 8009a24:	4628      	mov	r0, r5
 8009a26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a2a:	f000 b817 	b.w	8009a5c <_kill_r>
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d00a      	beq.n	8009a48 <_raise_r+0x4c>
 8009a32:	1c59      	adds	r1, r3, #1
 8009a34:	d103      	bne.n	8009a3e <_raise_r+0x42>
 8009a36:	2316      	movs	r3, #22
 8009a38:	6003      	str	r3, [r0, #0]
 8009a3a:	2001      	movs	r0, #1
 8009a3c:	e7e7      	b.n	8009a0e <_raise_r+0x12>
 8009a3e:	2100      	movs	r1, #0
 8009a40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a44:	4620      	mov	r0, r4
 8009a46:	4798      	blx	r3
 8009a48:	2000      	movs	r0, #0
 8009a4a:	e7e0      	b.n	8009a0e <_raise_r+0x12>

08009a4c <raise>:
 8009a4c:	4b02      	ldr	r3, [pc, #8]	@ (8009a58 <raise+0xc>)
 8009a4e:	4601      	mov	r1, r0
 8009a50:	6818      	ldr	r0, [r3, #0]
 8009a52:	f7ff bfd3 	b.w	80099fc <_raise_r>
 8009a56:	bf00      	nop
 8009a58:	20000028 	.word	0x20000028

08009a5c <_kill_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4d07      	ldr	r5, [pc, #28]	@ (8009a7c <_kill_r+0x20>)
 8009a60:	2300      	movs	r3, #0
 8009a62:	4604      	mov	r4, r0
 8009a64:	4608      	mov	r0, r1
 8009a66:	4611      	mov	r1, r2
 8009a68:	602b      	str	r3, [r5, #0]
 8009a6a:	f7f7 ff59 	bl	8001920 <_kill>
 8009a6e:	1c43      	adds	r3, r0, #1
 8009a70:	d102      	bne.n	8009a78 <_kill_r+0x1c>
 8009a72:	682b      	ldr	r3, [r5, #0]
 8009a74:	b103      	cbz	r3, 8009a78 <_kill_r+0x1c>
 8009a76:	6023      	str	r3, [r4, #0]
 8009a78:	bd38      	pop	{r3, r4, r5, pc}
 8009a7a:	bf00      	nop
 8009a7c:	200004d4 	.word	0x200004d4

08009a80 <_getpid_r>:
 8009a80:	f7f7 bf46 	b.w	8001910 <_getpid>

08009a84 <_malloc_usable_size_r>:
 8009a84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a88:	1f18      	subs	r0, r3, #4
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	bfbc      	itt	lt
 8009a8e:	580b      	ldrlt	r3, [r1, r0]
 8009a90:	18c0      	addlt	r0, r0, r3
 8009a92:	4770      	bx	lr

08009a94 <__swhatbuf_r>:
 8009a94:	b570      	push	{r4, r5, r6, lr}
 8009a96:	460c      	mov	r4, r1
 8009a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a9c:	2900      	cmp	r1, #0
 8009a9e:	b096      	sub	sp, #88	@ 0x58
 8009aa0:	4615      	mov	r5, r2
 8009aa2:	461e      	mov	r6, r3
 8009aa4:	da0d      	bge.n	8009ac2 <__swhatbuf_r+0x2e>
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009aac:	f04f 0100 	mov.w	r1, #0
 8009ab0:	bf14      	ite	ne
 8009ab2:	2340      	movne	r3, #64	@ 0x40
 8009ab4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ab8:	2000      	movs	r0, #0
 8009aba:	6031      	str	r1, [r6, #0]
 8009abc:	602b      	str	r3, [r5, #0]
 8009abe:	b016      	add	sp, #88	@ 0x58
 8009ac0:	bd70      	pop	{r4, r5, r6, pc}
 8009ac2:	466a      	mov	r2, sp
 8009ac4:	f000 f848 	bl	8009b58 <_fstat_r>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	dbec      	blt.n	8009aa6 <__swhatbuf_r+0x12>
 8009acc:	9901      	ldr	r1, [sp, #4]
 8009ace:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ad2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ad6:	4259      	negs	r1, r3
 8009ad8:	4159      	adcs	r1, r3
 8009ada:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ade:	e7eb      	b.n	8009ab8 <__swhatbuf_r+0x24>

08009ae0 <__smakebuf_r>:
 8009ae0:	898b      	ldrh	r3, [r1, #12]
 8009ae2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ae4:	079d      	lsls	r5, r3, #30
 8009ae6:	4606      	mov	r6, r0
 8009ae8:	460c      	mov	r4, r1
 8009aea:	d507      	bpl.n	8009afc <__smakebuf_r+0x1c>
 8009aec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	6123      	str	r3, [r4, #16]
 8009af4:	2301      	movs	r3, #1
 8009af6:	6163      	str	r3, [r4, #20]
 8009af8:	b003      	add	sp, #12
 8009afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009afc:	ab01      	add	r3, sp, #4
 8009afe:	466a      	mov	r2, sp
 8009b00:	f7ff ffc8 	bl	8009a94 <__swhatbuf_r>
 8009b04:	9f00      	ldr	r7, [sp, #0]
 8009b06:	4605      	mov	r5, r0
 8009b08:	4639      	mov	r1, r7
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	f7fd fbd4 	bl	80072b8 <_malloc_r>
 8009b10:	b948      	cbnz	r0, 8009b26 <__smakebuf_r+0x46>
 8009b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b16:	059a      	lsls	r2, r3, #22
 8009b18:	d4ee      	bmi.n	8009af8 <__smakebuf_r+0x18>
 8009b1a:	f023 0303 	bic.w	r3, r3, #3
 8009b1e:	f043 0302 	orr.w	r3, r3, #2
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	e7e2      	b.n	8009aec <__smakebuf_r+0xc>
 8009b26:	89a3      	ldrh	r3, [r4, #12]
 8009b28:	6020      	str	r0, [r4, #0]
 8009b2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b2e:	81a3      	strh	r3, [r4, #12]
 8009b30:	9b01      	ldr	r3, [sp, #4]
 8009b32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009b36:	b15b      	cbz	r3, 8009b50 <__smakebuf_r+0x70>
 8009b38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f000 f81d 	bl	8009b7c <_isatty_r>
 8009b42:	b128      	cbz	r0, 8009b50 <__smakebuf_r+0x70>
 8009b44:	89a3      	ldrh	r3, [r4, #12]
 8009b46:	f023 0303 	bic.w	r3, r3, #3
 8009b4a:	f043 0301 	orr.w	r3, r3, #1
 8009b4e:	81a3      	strh	r3, [r4, #12]
 8009b50:	89a3      	ldrh	r3, [r4, #12]
 8009b52:	431d      	orrs	r5, r3
 8009b54:	81a5      	strh	r5, [r4, #12]
 8009b56:	e7cf      	b.n	8009af8 <__smakebuf_r+0x18>

08009b58 <_fstat_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4d07      	ldr	r5, [pc, #28]	@ (8009b78 <_fstat_r+0x20>)
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	4604      	mov	r4, r0
 8009b60:	4608      	mov	r0, r1
 8009b62:	4611      	mov	r1, r2
 8009b64:	602b      	str	r3, [r5, #0]
 8009b66:	f7f7 ff3b 	bl	80019e0 <_fstat>
 8009b6a:	1c43      	adds	r3, r0, #1
 8009b6c:	d102      	bne.n	8009b74 <_fstat_r+0x1c>
 8009b6e:	682b      	ldr	r3, [r5, #0]
 8009b70:	b103      	cbz	r3, 8009b74 <_fstat_r+0x1c>
 8009b72:	6023      	str	r3, [r4, #0]
 8009b74:	bd38      	pop	{r3, r4, r5, pc}
 8009b76:	bf00      	nop
 8009b78:	200004d4 	.word	0x200004d4

08009b7c <_isatty_r>:
 8009b7c:	b538      	push	{r3, r4, r5, lr}
 8009b7e:	4d06      	ldr	r5, [pc, #24]	@ (8009b98 <_isatty_r+0x1c>)
 8009b80:	2300      	movs	r3, #0
 8009b82:	4604      	mov	r4, r0
 8009b84:	4608      	mov	r0, r1
 8009b86:	602b      	str	r3, [r5, #0]
 8009b88:	f7f7 ff3a 	bl	8001a00 <_isatty>
 8009b8c:	1c43      	adds	r3, r0, #1
 8009b8e:	d102      	bne.n	8009b96 <_isatty_r+0x1a>
 8009b90:	682b      	ldr	r3, [r5, #0]
 8009b92:	b103      	cbz	r3, 8009b96 <_isatty_r+0x1a>
 8009b94:	6023      	str	r3, [r4, #0]
 8009b96:	bd38      	pop	{r3, r4, r5, pc}
 8009b98:	200004d4 	.word	0x200004d4

08009b9c <_init>:
 8009b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9e:	bf00      	nop
 8009ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba2:	bc08      	pop	{r3}
 8009ba4:	469e      	mov	lr, r3
 8009ba6:	4770      	bx	lr

08009ba8 <_fini>:
 8009ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009baa:	bf00      	nop
 8009bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bae:	bc08      	pop	{r3}
 8009bb0:	469e      	mov	lr, r3
 8009bb2:	4770      	bx	lr
