/** @file     Rte_SWC_Pwm3ph.h
  *
  * @brief    Application header file
  *
  * @note     AUTOMATICALLY GENERATED FILE! DO NOT EDIT!
  *
  * @note     Generated by ETAS RTA-RTE
  * @note     Version 6.6.0 
  */

#ifndef RTE_SWC_PWM3PH_H
#define RTE_SWC_PWM3PH_H

#ifndef RTE_CORE
#ifdef RTE_APPLICATION_HEADER_FILE
#error Multiple application header files included.
#endif /* RTE_APPLICATION_HEADER_FILE */
#define RTE_APPLICATION_HEADER_FILE
#endif /* RTE_CORE */

/*******************************************************
 ***
 *** Includes
 ***
 *******************************************************/

#include "Rte.h"
#include "Rte_Intl.h"
#include "Rte_SWC_Pwm3ph_Type.h"

#include "Rte_DataHandleType.h"

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

#if defined(RTE_RUNNABLEAPI_RE_Pwm3ph_Setoutput_100us)
   /* Do nothing for this and all elif clauses below (rte_sws_2751) */
#else
   /* None of above defined so define value including all APIs (rte_sws_2751) */
   #define RTE_PRV_ALL_API
#endif

/*******************************************************
 ***
 *** Constants
 ***
 *******************************************************/


/*******************************************************
 ***
 *** Public Types
 ***
 *******************************************************/

/* BEGIN: SWC types (core visible) */
struct Rte_CDS_SWC_Pwm3ph {
   uint8 Rte_Dummy;
};
typedef struct Rte_CDS_SWC_Pwm3ph Rte_CDS_SWC_Pwm3ph;
/* END: SWC types (core visible) */

/*******************************************************
 ***
 *** Private Types
 ***
 *******************************************************/

/* BEGIN: SWC types (private) */
/* END: SWC types (private) */

/*******************************************************
 ***
 *** Instance Declarations
 ***
 *******************************************************/

#define RTE_START_SEC_Partition_Core2_CONST_UNSPECIFIED
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern CONST(struct Rte_CDS_SWC_Pwm3ph, RTE_CONST) Rte_Inst_SWC_Pwm3ph;
#define RTE_STOP_SEC_Partition_Core2_CONST_UNSPECIFIED
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */


#ifndef RTE_CORE
typedef CONSTP2CONST(struct Rte_CDS_SWC_Pwm3ph, AUTOMATIC, RTE_CONST) Rte_Instance;
#endif /* RTE_CORE */

/*******************************************************
 ***
 *** API Mapping macros
 ***
 *******************************************************/

/* API Mapping Macros */
#ifndef RTE_CORE
#define RTE_START_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000082_MCF_DycU;
#define RTE_STOP_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000083_MCF_DycV;
#define RTE_STOP_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000084_MCF_DycW;
#define RTE_STOP_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000090_MCF_frqPwm;
#define RTE_STOP_SEC_Partition_Core2_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core2_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint8, RTE_DATA) Rte_Rx_000102_MCF_stPwmMode;
#define RTE_STOP_SEC_Partition_Core2_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_Pwm3ph_Setoutput_100us)
/* Inline read optimization; Rte_Read_RP_SWC_MCF_MCF_DycU to direct access */
#define Rte_Read_RP_SWC_MCF_MCF_DycU( data )  ( ((*(data)) = Rte_Rx_000082_MCF_DycU),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_Pwm3ph_Setoutput_100us)
/* Inline read optimization; Rte_Read_RP_SWC_MCF_MCF_DycV to direct access */
#define Rte_Read_RP_SWC_MCF_MCF_DycV( data )  ( ((*(data)) = Rte_Rx_000083_MCF_DycV),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_Pwm3ph_Setoutput_100us)
/* Inline read optimization; Rte_Read_RP_SWC_MCF_MCF_DycW to direct access */
#define Rte_Read_RP_SWC_MCF_MCF_DycW( data )  ( ((*(data)) = Rte_Rx_000084_MCF_DycW),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_Pwm3ph_Setoutput_100us)
/* Inline read optimization; Rte_Read_RP_SWC_MCF_MCF_frqPwm to direct access */
#define Rte_Read_RP_SWC_MCF_MCF_frqPwm( data )  ( ((*(data)) = Rte_Rx_000090_MCF_frqPwm),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_Pwm3ph_Setoutput_100us)
/* Inline read optimization; Rte_Read_RP_SWC_MCF_MCF_stPwmMode to direct access */
#define Rte_Read_RP_SWC_MCF_MCF_stPwmMode( data )  ( ((*(data)) = Rte_Rx_000102_MCF_stPwmMode),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif

#endif /* RTE_CORE */

/*******************************************************
 ***
 *** RE Prototypes
 ***
 *******************************************************/

#define SWC_Pwm3ph_START_SEC_CODE
#include "SWC_Pwm3ph_MemMap.h" /*lint !e537 permit multiple inclusion */
FUNC(void, SWC_Pwm3ph_CODE) SWC_Pwm3ph_Setoutput_Task_100us(void);
#define SWC_Pwm3ph_STOP_SEC_CODE
#include "SWC_Pwm3ph_MemMap.h" /*lint !e537 permit multiple inclusion */

/* Initial values for data element prototypes */

#ifdef __cplusplus
} /* extern C */
#endif /* __cplusplus */

#endif /* !RTE_SWC_PWM3PH_H */
