# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ShiftAndCombine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 18639@DANNYSLAPTOP.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE {C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:01:22 on Feb 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE" C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v 
# -- Compiling module shiftandarithmeticFPGA
# 
# Top level modules:
# 	shiftandarithmeticFPGA
# End time: 18:01:22 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE {C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:01:22 on Feb 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE" C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v 
# -- Compiling module add
# -- Compiling module multiply
# -- Compiling module fulladder
# -- Compiling module halfadder
# 
# Top level modules:
# 	add
# 	multiply
# End time: 18:01:22 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE {C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmetic_SegmentConversion.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:01:22 on Feb 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE" C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmetic_SegmentConversion.v 
# -- Compiling module convert
# -- Compiling module convertCarry
# 
# Top level modules:
# 	convert
# 	convertCarry
# End time: 18:01:22 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE {C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticTestbench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:01:22 on Feb 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE" C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticTestbench.v 
# -- Compiling module saa_tb
# 
# Top level modules:
# 	saa_tb
# End time: 18:01:23 on Feb 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  saa_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" saa_tb 
# Start time: 18:01:23 on Feb 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticTestbench.v(14): Module 'test' is not defined.
#  For instance 'U1' at path 'saa_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ShiftAndCombine_run_msim_rtl_verilog.do PAUSED at line 14
# End time: 18:03:09 on Feb 04,2025, Elapsed time: 0:01:46
# Errors: 1, Warnings: 0
