// Seed: 1020843867
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    input  wand id_2,
    output wand id_3,
    output tri0 id_4
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    inout logic id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input wire id_9,
    input wor id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    output wor id_14
);
  wire [$realtime : -1] id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_12,
      id_14
  );
  initial begin : LABEL_0
    id_2 = id_4;
    deassign id_12;
  end
endmodule
