{
  "Top": "LSTM_Top",
  "RtlTop": "LSTM_Top",
  "RtlPrefix": "",
  "RtlSubPrefix": "LSTM_Top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "axis<ap_uint<32>, 1, 1, 1, '8', false>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "axis<ap_uint<32>, 1, 1, 1, '8', false>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_cosim -tool=xsim"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "LSTM_Top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "13463366",
    "Latency": "13463365"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "LSTM_Top",
    "Version": "1.0",
    "DisplayName": "Lstm_top",
    "Revision": "2114094659",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_LSTM_Top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/weight.h",
      "..\/utils.h",
      "..\/rnn_top.cpp",
      "..\/rnn.h",
      "..\/rnn.cpp"
    ],
    "TestBench": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_exp_generic_double_s.vhd",
      "impl\/vhdl\/LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.vhd",
      "impl\/vhdl\/LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.vhd",
      "impl\/vhdl\/LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.vhd",
      "impl\/vhdl\/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/LSTM_Top_generic_tanh_float_s.vhd",
      "impl\/vhdl\/LSTM_Top_img_dat_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/LSTM_Top_infer.vhd",
      "impl\/vhdl\/LSTM_Top_infer_C_t_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/LSTM_Top_infer_gate_f_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Outline_VITIS_LOOP_63_1.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_1.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_2.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_3.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_4.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_5.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_6.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_10.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_14.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_18.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_22.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_29.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_32.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_12.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_15.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_1.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_18.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_17.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_16.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_19.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_90_2.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_91_3.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.vhd",
      "impl\/vhdl\/LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_13_1.vhd",
      "impl\/vhdl\/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0.vhd",
      "impl\/vhdl\/LSTM_Top_mul_8ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/LSTM_Top_mul_13s_71s_71_5_0.vhd",
      "impl\/vhdl\/LSTM_Top_mul_43ns_36ns_79_3_0.vhd",
      "impl\/vhdl\/LSTM_Top_mul_49ns_44ns_93_5_0.vhd",
      "impl\/vhdl\/LSTM_Top_mul_50ns_50ns_99_5_0.vhd",
      "impl\/vhdl\/LSTM_Top_regslice_both.vhd",
      "impl\/vhdl\/LSTM_Top_res_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/LSTM_Top_sparsemux_9_3_64_1_0.vhd",
      "impl\/vhdl\/LSTM_Top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/LSTM_Top_exp_generic_double_s.v",
      "impl\/verilog\/LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.dat",
      "impl\/verilog\/LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v",
      "impl\/verilog\/LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.dat",
      "impl\/verilog\/LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v",
      "impl\/verilog\/LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.dat",
      "impl\/verilog\/LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v",
      "impl\/verilog\/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/LSTM_Top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/LSTM_Top_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/LSTM_Top_generic_tanh_float_s.v",
      "impl\/verilog\/LSTM_Top_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/LSTM_Top_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/LSTM_Top_img_dat_RAM_AUTO_1R1W.v",
      "impl\/verilog\/LSTM_Top_infer.v",
      "impl\/verilog\/LSTM_Top_infer_C_t_RAM_AUTO_1R1W.v",
      "impl\/verilog\/LSTM_Top_infer_gate_f_RAM_AUTO_1R1W.v",
      "impl\/verilog\/LSTM_Top_infer_Outline_VITIS_LOOP_63_1.v",
      "impl\/verilog\/LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W.v",
      "impl\/verilog\/LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_1.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_2.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_3.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_4.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_5.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_6.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_10.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_14.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_18.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_22.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_29.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_32.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_12.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_15.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_1.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_18.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_17.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_16.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_19.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_90_2.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_91_3.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.v",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R.dat",
      "impl\/verilog\/LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R.v",
      "impl\/verilog\/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_13_1.v",
      "impl\/verilog\/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_27_2.v",
      "impl\/verilog\/LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0.v",
      "impl\/verilog\/LSTM_Top_mul_8ns_9ns_15_1_1.v",
      "impl\/verilog\/LSTM_Top_mul_13s_71s_71_5_0.v",
      "impl\/verilog\/LSTM_Top_mul_43ns_36ns_79_3_0.v",
      "impl\/verilog\/LSTM_Top_mul_49ns_44ns_93_5_0.v",
      "impl\/verilog\/LSTM_Top_mul_50ns_50ns_99_5_0.v",
      "impl\/verilog\/LSTM_Top_regslice_both.v",
      "impl\/verilog\/LSTM_Top_res_RAM_AUTO_1R1W.v",
      "impl\/verilog\/LSTM_Top_sparsemux_9_3_64_1_0.v",
      "impl\/verilog\/LSTM_Top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/LSTM_Top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_r:out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "96",
      "portPrefix": "in_r_",
      "ports": [
        "in_r_TDATA",
        "in_r_TREADY",
        "in_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "96",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TREADY",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "96"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "96"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "LSTM_Top",
      "BindInstances": "img_dat_U res_U",
      "Instances": [
        {
          "ModuleName": "LSTM_Top_Pipeline_VITIS_LOOP_13_1",
          "InstanceName": "grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68",
          "BindInstances": "icmp_ln13_fu_76_p2 add_ln13_fu_82_p2"
        },
        {
          "ModuleName": "infer",
          "InstanceName": "grp_infer_fu_75",
          "BindInstances": "gate_f_U gate_i_U stat_C_U C_t_U fadd_32ns_32ns_32_5_full_dsp_1_U147 fmul_32ns_32ns_32_4_max_dsp_1_U146",
          "Instances": [
            {
              "ModuleName": "infer_Pipeline_1",
              "InstanceName": "grp_infer_Pipeline_1_fu_76",
              "BindInstances": "exitcond7939_fu_52_p2 empty_47_fu_58_p2"
            },
            {
              "ModuleName": "infer_Pipeline_2",
              "InstanceName": "grp_infer_Pipeline_2_fu_82",
              "BindInstances": "exitcond7838_fu_52_p2 empty_46_fu_58_p2"
            },
            {
              "ModuleName": "infer_Pipeline_3",
              "InstanceName": "grp_infer_Pipeline_3_fu_88",
              "BindInstances": "exitcond7737_fu_52_p2 empty_45_fu_58_p2"
            },
            {
              "ModuleName": "infer_Pipeline_4",
              "InstanceName": "grp_infer_Pipeline_4_fu_94",
              "BindInstances": "exitcond7636_fu_52_p2 empty_44_fu_58_p2"
            },
            {
              "ModuleName": "infer_Pipeline_5",
              "InstanceName": "grp_infer_Pipeline_5_fu_100",
              "BindInstances": "exitcond7535_fu_52_p2 empty_43_fu_58_p2"
            },
            {
              "ModuleName": "infer_Pipeline_6",
              "InstanceName": "grp_infer_Pipeline_6_fu_106",
              "BindInstances": "exitcond7434_fu_52_p2 empty_42_fu_58_p2"
            },
            {
              "ModuleName": "infer_Pipeline_32",
              "InstanceName": "grp_infer_Pipeline_32_fu_112",
              "BindInstances": "icmp_ln753_fu_52_p2 add_ln752_fu_58_p2"
            },
            {
              "ModuleName": "infer_Outline_VITIS_LOOP_63_1",
              "InstanceName": "grp_infer_Outline_VITIS_LOOP_63_1_fu_118",
              "BindInstances": "fadd_32ns_32ns_32_5_full_dsp_1_U125 vec_i_U icmp_ln63_fu_315_p2 add_ln63_fu_321_p2 empty_fu_347_p2",
              "Instances": [
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_90_2",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120",
                  "BindInstances": "icmp_ln90_fu_79_p2 add_ln90_1_fu_85_p2 add_ln90_fu_95_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_10",
                  "InstanceName": "grp_infer_Pipeline_10_fu_128",
                  "BindInstances": "icmp_ln753_fu_52_p2 add_ln752_fu_58_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_14",
                  "InstanceName": "grp_infer_Pipeline_14_fu_134",
                  "BindInstances": "icmp_ln753_fu_52_p2 add_ln752_fu_58_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_18",
                  "InstanceName": "grp_infer_Pipeline_18_fu_140",
                  "BindInstances": "icmp_ln753_fu_52_p2 add_ln752_fu_58_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_22",
                  "InstanceName": "grp_infer_Pipeline_22_fu_145",
                  "BindInstances": "icmp_ln753_fu_52_p2 add_ln752_fu_58_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_91_3",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151",
                  "BindInstances": "icmp_ln91_fu_71_p2 add_ln91_1_fu_77_p2 add_ln91_fu_93_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158",
                  "BindInstances": "icmp_ln96_fu_125_p2 add_ln96_3_fu_131_p2 add_ln96_fu_143_p2 icmp_ln96_1_fu_149_p2 select_ln96_fu_155_p3 select_ln96_1_fu_163_p3 first_iter_0_fu_171_p2 mul_8ns_9ns_15_1_1_U18 add_ln96_2_fu_202_p2 add_ln96_1_fu_208_p2 icmp_ln96_2_fu_213_p2 Weight0_f_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_34_1",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167",
                  "BindInstances": "icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_f_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175",
                  "BindInstances": "icmp_ln103_fu_125_p2 add_ln103_3_fu_131_p2 add_ln103_fu_143_p2 icmp_ln103_1_fu_149_p2 select_ln103_fu_155_p3 select_ln103_1_fu_163_p3 first_iter_1_fu_171_p2 mul_8ns_9ns_15_1_1_U33 add_ln103_2_fu_202_p2 add_ln103_1_fu_208_p2 icmp_ln103_2_fu_213_p2 Weight0_i_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_20_1",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184",
                  "BindInstances": "icmp_ln20_fu_84_p2 add_ln20_fu_90_p2 xor_ln21_fu_118_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_34_11",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190",
                  "BindInstances": "icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_i_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198",
                  "BindInstances": "icmp_ln110_fu_125_p2 add_ln110_3_fu_131_p2 add_ln110_fu_143_p2 icmp_ln110_1_fu_149_p2 select_ln110_fu_155_p3 select_ln110_1_fu_163_p3 first_iter_2_fu_171_p2 mul_8ns_9ns_15_1_1_U47 add_ln110_2_fu_202_p2 add_ln110_1_fu_208_p2 icmp_ln110_2_fu_213_p2 Weight0_c_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_20_12",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206",
                  "BindInstances": "icmp_ln20_fu_84_p2 add_ln20_fu_90_p2 xor_ln21_fu_118_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_34_13",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212",
                  "BindInstances": "icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_c_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219",
                  "BindInstances": "icmp_ln117_fu_125_p2 add_ln117_3_fu_131_p2 add_ln117_fu_143_p2 icmp_ln117_1_fu_149_p2 select_ln117_fu_155_p3 select_ln117_1_fu_163_p3 first_iter_3_fu_171_p2 mul_8ns_9ns_15_1_1_U91 add_ln117_2_fu_202_p2 add_ln117_1_fu_208_p2 icmp_ln117_2_fu_213_p2 Weight0_o_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_41_1",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228",
                  "BindInstances": "icmp_ln41_fu_87_p2 add_ln41_fu_93_p2 fmul_32ns_32ns_32_4_max_dsp_1_U102"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_27_1",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238",
                  "BindInstances": "icmp_ln27_fu_77_p2 add_ln27_fu_83_p2",
                  "Instances": [{
                      "ModuleName": "generic_tanh_float_s",
                      "InstanceName": "grp_generic_tanh_float_s_fu_57",
                      "BindInstances": "icmp_ln36_fu_193_p2 icmp_ln45_fu_199_p2 icmp_ln46_fu_205_p2 icmp_ln46_1_fu_211_p2 and_ln46_fu_217_p2 icmp_ln51_fu_233_p2 or_ln51_fu_245_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U79 and_ln51_fu_249_p2 icmp_ln54_fu_255_p2 fsub_32ns_32ns_32_5_full_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U72 x_3_fu_272_p3 icmp_ln9_fu_290_p2 icmp_ln10_fu_296_p2 fpext_32ns_64_2_no_dsp_1_U78 dadd_64ns_64ns_64_7_full_dsp_1_U80 fptrunc_64ns_32_2_no_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U73 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fsub_32ns_32ns_32_5_full_dsp_1_U74 xor_ln66_fu_314_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U70 fmul_32ns_32ns_32_4_max_dsp_1_U75 icmp_ln38_fu_239_p2 select_ln38_fu_337_p3 xor_ln83_fu_356_p2 ap_return",
                      "Instances": [{
                          "ModuleName": "exp_generic_double_s",
                          "InstanceName": "grp_exp_generic_double_s_fu_89",
                          "BindInstances": "icmp_ln18_fu_304_p2 icmp_ln18_1_fu_310_p2 x_is_NaN_fu_316_p2 icmp_ln18_2_fu_322_p2 x_is_inf_fu_328_p2 xor_ln182_fu_923_p2 x_is_pinf_fu_928_p2 or_ln185_fu_933_p2 select_ln185_fu_938_p3 or_ln185_1_fu_945_p2 retval_1_fu_1069_p2 m_exp_fu_338_p2 e_frac_1_fu_356_p2 e_frac_2_fu_362_p3 sub_ln229_fu_378_p2 select_ln229_fu_388_p3 ashr_ln229_fu_428_p2 shl_ln229_fu_434_p2 m_fix_fu_440_p3 shl_ln230_fu_486_p2 ashr_ln230_fu_491_p2 mac_muladd_16s_15ns_19s_31_4_0_U59 mac_muladd_16s_15ns_19s_31_4_0_U59 icmp_ln243_fu_544_p2 add_ln243_1_fu_550_p2 select_ln243_fu_556_p3 r_exp_fu_564_p3 mul_13s_71s_71_5_0_U54 sub_ln255_fu_593_p2 exp_Z4_m_1_fu_669_p2 mul_43ns_36ns_79_3_0_U55 add_ln126_fu_712_p2 exp_Z2P_m_1_fu_721_p2 mul_49ns_44ns_93_5_0_U56 add_ln145_fu_785_p2 exp_Z1P_m_1_l_fu_794_p2 add_ln297_fu_828_p2 mul_50ns_50ns_99_5_0_U57 add_ln297_1_fu_843_p2 r_exp_1_fu_857_p2 r_exp_2_fu_862_p3 icmp_ln309_fu_396_p2 icmp_ln309_1_fu_879_p2 select_ln230_fu_507_p3 icmp_ln309_2_fu_520_p2 or_ln309_fu_957_p2 retval_1_fu_1069_p4 icmp_ln326_fu_885_p2 out_exp_fu_968_p2 select_ln303_fu_915_p3 and_ln309_fu_988_p2 xor_ln309_fu_993_p2 and_ln309_1_fu_998_p2 or_ln309_1_fu_1003_p2 xor_ln185_fu_1009_p2 and_ln309_2_fu_1015_p2 xor_ln309_1_fu_1021_p2 and_ln309_3_fu_1027_p2 or_ln309_2_fu_1032_p2 xor_ln309_2_fu_1036_p2 or_ln309_3_fu_1042_p2 and_ln309_4_fu_1048_p2 and_ln309_5_fu_1054_p2 sparsemux_9_3_64_1_0_U58 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U"
                        }]
                    }]
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_34_14",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249",
                  "BindInstances": "icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_o_U"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_20_15",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257",
                  "BindInstances": "icmp_ln20_fu_84_p2 add_ln20_fu_90_p2 xor_ln21_fu_118_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_41_16",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263",
                  "BindInstances": "icmp_ln41_fu_76_p2 add_ln41_fu_82_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_34_17",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270",
                  "BindInstances": "icmp_ln34_fu_76_p2 add_ln34_fu_82_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_29",
                  "InstanceName": "grp_infer_Pipeline_29_fu_277",
                  "BindInstances": "exitcond6930_fu_65_p2 empty_fu_71_p2"
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_27_18",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285",
                  "BindInstances": "icmp_ln27_fu_88_p2 add_ln27_fu_94_p2",
                  "Instances": [{
                      "ModuleName": "generic_tanh_float_s",
                      "InstanceName": "grp_generic_tanh_float_s_fu_68",
                      "BindInstances": "icmp_ln36_fu_193_p2 icmp_ln45_fu_199_p2 icmp_ln46_fu_205_p2 icmp_ln46_1_fu_211_p2 and_ln46_fu_217_p2 icmp_ln51_fu_233_p2 or_ln51_fu_245_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U79 and_ln51_fu_249_p2 icmp_ln54_fu_255_p2 fsub_32ns_32ns_32_5_full_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U72 x_3_fu_272_p3 icmp_ln9_fu_290_p2 icmp_ln10_fu_296_p2 fpext_32ns_64_2_no_dsp_1_U78 dadd_64ns_64ns_64_7_full_dsp_1_U80 fptrunc_64ns_32_2_no_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U73 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fsub_32ns_32ns_32_5_full_dsp_1_U74 xor_ln66_fu_314_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U70 fmul_32ns_32ns_32_4_max_dsp_1_U75 icmp_ln38_fu_239_p2 select_ln38_fu_337_p3 xor_ln83_fu_356_p2 ap_return",
                      "Instances": [{
                          "ModuleName": "exp_generic_double_s",
                          "InstanceName": "grp_exp_generic_double_s_fu_89",
                          "BindInstances": "icmp_ln18_fu_304_p2 icmp_ln18_1_fu_310_p2 x_is_NaN_fu_316_p2 icmp_ln18_2_fu_322_p2 x_is_inf_fu_328_p2 xor_ln182_fu_923_p2 x_is_pinf_fu_928_p2 or_ln185_fu_933_p2 select_ln185_fu_938_p3 or_ln185_1_fu_945_p2 retval_1_fu_1069_p2 m_exp_fu_338_p2 e_frac_1_fu_356_p2 e_frac_2_fu_362_p3 sub_ln229_fu_378_p2 select_ln229_fu_388_p3 ashr_ln229_fu_428_p2 shl_ln229_fu_434_p2 m_fix_fu_440_p3 shl_ln230_fu_486_p2 ashr_ln230_fu_491_p2 mac_muladd_16s_15ns_19s_31_4_0_U59 mac_muladd_16s_15ns_19s_31_4_0_U59 icmp_ln243_fu_544_p2 add_ln243_1_fu_550_p2 select_ln243_fu_556_p3 r_exp_fu_564_p3 mul_13s_71s_71_5_0_U54 sub_ln255_fu_593_p2 exp_Z4_m_1_fu_669_p2 mul_43ns_36ns_79_3_0_U55 add_ln126_fu_712_p2 exp_Z2P_m_1_fu_721_p2 mul_49ns_44ns_93_5_0_U56 add_ln145_fu_785_p2 exp_Z1P_m_1_l_fu_794_p2 add_ln297_fu_828_p2 mul_50ns_50ns_99_5_0_U57 add_ln297_1_fu_843_p2 r_exp_1_fu_857_p2 r_exp_2_fu_862_p3 icmp_ln309_fu_396_p2 icmp_ln309_1_fu_879_p2 select_ln230_fu_507_p3 icmp_ln309_2_fu_520_p2 or_ln309_fu_957_p2 retval_1_fu_1069_p4 icmp_ln326_fu_885_p2 out_exp_fu_968_p2 select_ln303_fu_915_p3 and_ln309_fu_988_p2 xor_ln309_fu_993_p2 and_ln309_1_fu_998_p2 or_ln309_1_fu_1003_p2 xor_ln185_fu_1009_p2 and_ln309_2_fu_1015_p2 xor_ln309_1_fu_1021_p2 and_ln309_3_fu_1027_p2 or_ln309_2_fu_1032_p2 xor_ln309_2_fu_1036_p2 or_ln309_3_fu_1042_p2 and_ln309_4_fu_1048_p2 and_ln309_5_fu_1054_p2 sparsemux_9_3_64_1_0_U58 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U"
                        }]
                    }]
                },
                {
                  "ModuleName": "infer_Pipeline_VITIS_LOOP_41_19",
                  "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298",
                  "BindInstances": "icmp_ln41_fu_87_p2 add_ln41_fu_93_p2"
                }
              ]
            },
            {
              "ModuleName": "infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13",
              "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152",
              "BindInstances": "icmp_ln141_fu_131_p2 add_ln141_3_fu_137_p2 add_ln141_fu_149_p2 icmp_ln141_1_fu_155_p2 select_ln141_fu_161_p3 select_ln141_1_fu_169_p3 first_iter_4_fu_177_p2 add_ln141_2_fu_207_p2 add_ln141_1_fu_218_p2 icmp_ln141_2_fu_223_p2 Weight_lc_U"
            },
            {
              "ModuleName": "infer_Pipeline_VITIS_LOOP_34_110",
              "InstanceName": "grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161",
              "BindInstances": "icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias_lc_U"
            }
          ]
        },
        {
          "ModuleName": "LSTM_Top_Pipeline_VITIS_LOOP_27_2",
          "InstanceName": "grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107",
          "BindInstances": "icmp_ln27_fu_76_p2 add_ln27_fu_82_p2 e_last_fu_93_p2"
        }
      ]
    },
    "Info": {
      "LSTM_Top_Pipeline_VITIS_LOOP_13_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_90_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_91_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_34_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_20_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_34_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_20_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_34_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_27_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_34_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_20_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_41_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_41_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_34_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_29": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_27_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_41_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Outline_VITIS_LOOP_63_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer_Pipeline_VITIS_LOOP_34_110": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_Top_Pipeline_VITIS_LOOP_27_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_Top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "LSTM_Top_Pipeline_VITIS_LOOP_13_1": {
        "Latency": {
          "LatencyBest": "802",
          "LatencyAvg": "802",
          "LatencyWorst": "802",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.562"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "784",
            "Latency": "800",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "152",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_1": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_2": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_3": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_4": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_5": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_6": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_90_2": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.573"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_2",
            "TripCount": "28",
            "Latency": "28",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_91_3": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_91_3",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "82",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_10": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5": {
        "Latency": {
          "LatencyBest": "119817",
          "LatencyAvg": "119817",
          "LatencyWorst": "119817",
          "PipelineII": "119814",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_96_4_VITIS_LOOP_96_5",
            "TripCount": "19968",
            "Latency": "119815",
            "PipelineII": "6",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "285",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "349",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_34_1": {
        "Latency": {
          "LatencyBest": "136",
          "LatencyAvg": "136",
          "LatencyWorst": "136",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "128",
            "Latency": "134",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "190",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_20_1": {
        "Latency": {
          "LatencyBest": "162",
          "LatencyAvg": "162",
          "LatencyWorst": "162",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "128",
            "Latency": "160",
            "PipelineII": "1",
            "PipelineDepth": "34"
          }],
        "Area": {
          "FF": "274",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_14": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7": {
        "Latency": {
          "LatencyBest": "119817",
          "LatencyAvg": "119817",
          "LatencyWorst": "119817",
          "PipelineII": "119814",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_6_VITIS_LOOP_103_7",
            "TripCount": "19968",
            "Latency": "119815",
            "PipelineII": "6",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "285",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "349",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_34_11": {
        "Latency": {
          "LatencyBest": "136",
          "LatencyAvg": "136",
          "LatencyWorst": "136",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "128",
            "Latency": "134",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "190",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_20_12": {
        "Latency": {
          "LatencyBest": "162",
          "LatencyAvg": "162",
          "LatencyWorst": "162",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "128",
            "Latency": "160",
            "PipelineII": "1",
            "PipelineDepth": "34"
          }],
        "Area": {
          "FF": "274",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_18": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9": {
        "Latency": {
          "LatencyBest": "119817",
          "LatencyAvg": "119817",
          "LatencyWorst": "119817",
          "PipelineII": "119814",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_110_8_VITIS_LOOP_110_9",
            "TripCount": "19968",
            "Latency": "119815",
            "PipelineII": "6",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "285",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "349",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_34_13": {
        "Latency": {
          "LatencyBest": "136",
          "LatencyAvg": "136",
          "LatencyWorst": "136",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "128",
            "Latency": "134",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "190",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "1",
          "PipelineDepth": "29",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.130"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "29",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "13",
          "FF": "3738",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3306",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "73",
          "LatencyAvg": "73",
          "LatencyWorst": "73",
          "PipelineII": "1",
          "PipelineDepth": "74",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "10647",
          "AVAIL_FF": "106400",
          "UTIL_FF": "10",
          "LUT": "7444",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_27_1": {
        "Latency": {
          "LatencyBest": "205",
          "LatencyAvg": "205",
          "LatencyWorst": "205",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_1",
            "TripCount": "128",
            "Latency": "203",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "FF": "264",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_22": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11": {
        "Latency": {
          "LatencyBest": "119817",
          "LatencyAvg": "119817",
          "LatencyWorst": "119817",
          "PipelineII": "119814",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_117_10_VITIS_LOOP_117_11",
            "TripCount": "19968",
            "Latency": "119815",
            "PipelineII": "6",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "285",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "349",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_34_14": {
        "Latency": {
          "LatencyBest": "136",
          "LatencyAvg": "136",
          "LatencyWorst": "136",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "128",
            "Latency": "134",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "190",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_20_15": {
        "Latency": {
          "LatencyBest": "162",
          "LatencyAvg": "162",
          "LatencyWorst": "162",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "128",
            "Latency": "160",
            "PipelineII": "1",
            "PipelineDepth": "34"
          }],
        "Area": {
          "FF": "274",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_41_1": {
        "Latency": {
          "LatencyBest": "135",
          "LatencyAvg": "135",
          "LatencyWorst": "135",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.702"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1",
            "TripCount": "128",
            "Latency": "133",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "332",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "420",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_41_16": {
        "Latency": {
          "LatencyBest": "135",
          "LatencyAvg": "135",
          "LatencyWorst": "135",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.702"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1",
            "TripCount": "128",
            "Latency": "133",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "188",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_34_17": {
        "Latency": {
          "LatencyBest": "136",
          "LatencyAvg": "136",
          "LatencyWorst": "136",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "128",
            "Latency": "134",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "190",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_29": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "67",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_27_18": {
        "Latency": {
          "LatencyBest": "205",
          "LatencyAvg": "205",
          "LatencyWorst": "205",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_1",
            "TripCount": "128",
            "Latency": "203",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "FF": "265",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_41_19": {
        "Latency": {
          "LatencyBest": "135",
          "LatencyAvg": "135",
          "LatencyWorst": "135",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.702"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1",
            "TripCount": "128",
            "Latency": "133",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "189",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Outline_VITIS_LOOP_63_1": {
        "Latency": {
          "LatencyBest": "13454701",
          "LatencyAvg": "13454701",
          "LatencyWorst": "13454701",
          "PipelineII": "13454701",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "28",
            "Latency": "13454700",
            "PipelineII": "",
            "PipelineDepth": "480525"
          }],
        "Area": {
          "BRAM_18K": "268",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "95",
          "DSP": "59",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "26",
          "FF": "15677",
          "AVAIL_FF": "106400",
          "UTIL_FF": "14",
          "LUT": "14191",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "26",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_32": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.645"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13": {
        "Latency": {
          "LatencyBest": "7688",
          "LatencyAvg": "7688",
          "LatencyWorst": "7688",
          "PipelineII": "7686",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_141_12_VITIS_LOOP_141_13",
            "TripCount": "1280",
            "Latency": "7686",
            "PipelineII": "6",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "250",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "266",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer_Pipeline_VITIS_LOOP_34_110": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "10",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "215",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer": {
        "Latency": {
          "LatencyBest": "13462544",
          "LatencyAvg": "13462544",
          "LatencyWorst": "13462544",
          "PipelineII": "13462544",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "282",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "100",
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "16574",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "16311",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "30",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "LSTM_Top_Pipeline_VITIS_LOOP_27_2": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.911"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "LSTM_Top": {
        "Latency": {
          "LatencyBest": "13463365",
          "LatencyAvg": "13463365",
          "LatencyWorst": "13463365",
          "PipelineII": "13463366",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "284",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "101",
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "16905",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "16704",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-22 16:59:28 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
