# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

Start of block (tzm_magic): "0x4d2d5a54"
Secure vector table address (cm33_vtor_addr): "0x0"
Non-secure vector table address (cm33_vtor_ns_addr): "0x0"
Interrupt target non-secure register 0 (cm33_nvic_itns0): "0x0"
Interrupt target non-secure register 1 (cm33_nvic_itns1): "0x0"
Interrupt target non-secure register 2 (cm33_nvic_itns2): "0x0"
Interrupt target non-secure register 3 (cm33_nvic_itns3): "0x0"
Interrupt target non-secure register 4 (cm33_nvic_itns4): "0x0"
Miscellaneous CM33 settings (cm33_misc_ctrl): "0x0"
CM33 Non-secure Access Control Register (cm33_nsacr): "0x0"
CM33 Coprocessor Power Control Register (cm33_cppwr): "0x0"
CM33 Coprocessor Access Control Register (cm33_cpacr): "0x0"
MPU Control Register (cm33_mpu_ctrl): "0x0"
MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0): "0x0"
MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1): "0x0"
MPU Region 0 Base Address Register (cm33_mpu_rbar0): "0x0"
MPU Region 0 Limit Address Register (cm33_mpu_rlar0): "0x0"
MPU Region 1 Base Address Register (cm33_mpu_rbar1): "0x0"
MPU Region 1 Limit Address Register (cm33_mpu_rlar1): "0x0"
MPU Region 2 Base Address Register (cm33_mpu_rbar2): "0x0"
MPU Region 2 Limit Address Register (cm33_mpu_rlar2): "0x0"
MPU Region 3 Base Address Register (cm33_mpu_rbar3): "0x0"
MPU Region 3 Limit Address Register (cm33_mpu_rlar3): "0x0"
MPU Region 4 Base Address Register (cm33_mpu_rbar4): "0x0"
MPU Region 4 Limit Address Register (cm33_mpu_rlar4): "0x0"
MPU Region 5 Base Address Register (cm33_mpu_rbar5): "0x0"
MPU Region 5 Limit Address Register (cm33_mpu_rlar5): "0x0"
MPU Region 6 Base Address Register (cm33_mpu_rbar6): "0x0"
MPU Region 6 Limit Address Register (cm33_mpu_rlar6): "0x0"
MPU Region 7 Base Address Register (cm33_mpu_rbar7): "0x0"
MPU Region 7 Limit Address Register (cm33_mpu_rlar7): "0x0"
Non-secure MPU Control Register (cm33_mpu_ctrl_ns): "0x0"
Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns): "0x0"
Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns): "0x0"
Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns): "0x0"
Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns): "0x0"
Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns): "0x0"
Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns): "0x0"
Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns): "0x0"
Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns): "0x0"
Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns): "0x0"
Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns): "0x0"
Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns): "0x0"
Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns): "0x0"
Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns): "0x0"
Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns): "0x0"
Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns): "0x0"
Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns): "0x0"
Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns): "0x0"
Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns): "0x0"
SAU Control Register (cm33_sau_ctrl): "0x0"
SAU Region 0 Base Address Register (cm33_sau_rbar0): "0x0"
SAU Region 0 Limit Address Register (cm33_sau_rlar0): "0x0"
SAU Region 1 Base Address Register (cm33_sau_rbar1): "0x0"
SAU Region 1 Limit Address Register (cm33_sau_rlar1): "0x0"
SAU Region 2 Base Address Register (cm33_sau_rbar2): "0x0"
SAU Region 2 Limit Address Register (cm33_sau_rlar2): "0x0"
SAU Region 3 Base Address Register (cm33_sau_rbar3): "0x0"
SAU Region 3 Limit Address Register (cm33_sau_rlar3): "0x0"
SAU Region 4 Base Address Register (cm33_sau_rbar4): "0x0"
SAU Region 4 Limit Address Register (cm33_sau_rlar4): "0x0"
SAU Region 5 Base Address Register (cm33_sau_rbar5): "0x0"
SAU Region 5 Limit Address Register (cm33_sau_rlar5): "0x0"
SAU Region 6 Base Address Register  (cm33_sau_rbar6): "0x0"
SAU Region 6 Limit Address Register (cm33_sau_rlar6): "0x0"
SAU Region 7 Base Address Register (cm33_sau_rbar7): "0x0"
SAU Region 7 Limit Address Register (cm33_sau_rlar7): "0x0"
FLASH 00 Memory Rule Register 0 (flash00_mem_rule0): "0x0"
FLASH 00 Memory Rule Register 1 (flash00_mem_rule1): "0x0"
FLASH 00 Memory Rule Register 2 (flash00_mem_rule2): "0x0"
FLASH 00 Memory Rule Register 3 (flash00_mem_rule3): "0x0"
FLASH 01 Memory Rule Register 0 (flash01_mem_rule0): "0x0"
FLASH 01 Memory Rule Register 1 (flash01_mem_rule1): "0x0"
FLASH 01 Memory Rule Register 2 (flash01_mem_rule2): "0x0"
FLASH 01 Memory Rule Register 3 (flash01_mem_rule3): "0x0"
FLASH 02 Memory Rule Register (flash02_mem_rule): "0x0"
FLASH 03 Memory Rule Register (flash03_mem_rule): "0x0"
ROM Memory Rule Register 0 (rom_mem_rule0): "0x33333333"
ROM Memory Rule Register 1 (rom_mem_rule1): "0x33333333"
ROM Memory Rule Register 2 (rom_mem_rule2): "0x33333333"
ROM Memory Rule Register 3 (rom_mem_rule3): "0x33333333"
RAMX Memory Rule Register 0 (ramx_mem_rule0): "0x0"
RAMX Memory Rule Register 1 (ramx_mem_rule1): "0x0"
RAMX Memory Rule Register 2 (ramx_mem_rule2): "0x0"
RAMX Memory Rule Register 3 (ramx_mem_rule3): "0x0"
RAMA Memory Rule Register (rama_mem_rule): "0x0"
RAMB Memory Rule Register (ramb_mem_rule): "0x0"
RAMC Memory Rule Register 0 (ramc_mem_rule0): "0x0"
RAMC Memory Rule Register 1 (ramc_mem_rule1): "0x0"
RAMD Memory Rule Register 0 (ramd_mem_rule0): "0x0"
RAMD Memory Rule Register 1 (ramd_mem_rule1): "0x0"
RAME Memory Rule Register 0 (rame_mem_rule0): "0x0"
RAME Memory Rule Register 1 (rame_mem_rule1): "0x0"
RAMF Memory Rule Register 0 (ramf_mem_rule0): "0x0"
RAMF Memory Rule Register 1 (ramf_mem_rule1): "0x0"
RAMG Memory Rule Register 0 (ramg_mem_rule0): "0x0"
RAMG Memory Rule Register 1 (ramg_mem_rule1): "0x0"
RAMH Memory Rule Register 0 (ramh_mem_rule0): "0x0"
APB Bridge 0 Memory Rule Register 0 (apb_bridge0_mem_rule0): "0x33333333"
APB Bridge 0 Memory Rule Register 1 (apb_bridge0_mem_rule1): "0x33333333"
APB Bridge 0 Memory Rule Register 2 (apb_bridge0_mem_rule2): "0x33333333"
APB Bridge 0 Memory Rule Register 3 (apb_bridge0_mem_rule3): "0x33333333"
APB Bridge 1 Memory Rule Register 0 (apb_bridge1_mem_rule0): "0x33333333"
APB Bridge 1 Memory Rule Register 1 (apb_bridge1_mem_rule1): "0x33333333"
APB Bridge 1 Memory Rule Register 2 (apb_bridge1_mem_rule2): "0x33333333"
AIPS BRIDGE 0 Peripherals Memory Rule Register 0 (aips_bridge0_mem_rule0): "0x33333333"
AIPS BRIDGE 0 Peripherals Memory Rule Register 1 (aips_bridge0_mem_rule1): "0x33333333"
AIPS BRIDGE 0 Peripherals Memory Rule Register 2 (aips_bridge0_mem_rule2): "0x33333333"
AIPS BRIDGE 0 Peripherals Memory Rule Register 3 (aips_bridge0_mem_rule3): "0x33333333"
AHB Peripherals 0 Memory Rule Register 0 (ahb_periph0_mem_rule0): "0x33333333"
AHB Peripherals 0 Memory Rule Register 1 (ahb_periph0_mem_rule1): "0x33333333"
AHB Peripherals 0 Memory Rule Register 2 (ahb_periph0_mem_rule2): "0x00000003"
AIPS BRIDGE 1 Peripherals Memory Rule Register 0 (aips_bridge1_mem_rule0): "0x33333333"
AIPS BRIDGE 1 Peripherals Memory Rule Register 1 (aips_bridge1_mem_rule1): "0x33333333"
AHB Peripherals 1 Memory Rule Register 0 (ahb_periph1_mem_rule0): "0x33333333"
AHB Peripherals 1 Memory Rule Register 1 (ahb_periph1_mem_rule1): "0x33333333"
AHB Peripherals 1 Memory Rule Register 2 (ahb_periph1_mem_rule2): "0x00000003"
AIPS BRIDGE 2 Peripherals Memory Rule Register 0 (aips_bridge2_mem_rule0): "0x33333333"
AIPS BRIDGE 2 Peripherals Memory Rule Register 1 (aips_bridge2_mem_rule1): "0x33333333"
AIPS BRIDGE 3 Peripherals Memory Rule Register 0 (aips_bridge3_mem_rule0): "0x33333333"
AIPS BRIDGE 3 Peripherals Memory Rule Register 1 (aips_bridge3_mem_rule1): "0x33333333"
AIPS BRIDGE 3 Peripherals Memory Rule Register 2 (aips_bridge3_mem_rule2): "0x33333333"
AIPS BRIDGE 3 Peripherals Memory Rule Register 3 (aips_bridge3_mem_rule3): "0x33333333"
AIPS BRIDGE 4 Peripherals Memory Rule Register 0 (aips_bridge4_mem_rule0): "0x33333333"
AIPS BRIDGE 4 Peripherals Memory Rule Register 1 (aips_bridge4_mem_rule1): "0x33333333"
AIPS BRIDGE 4 Peripherals Memory Rule Register 2 (aips_bridge4_mem_rule2): "0x33333333"
AIPS BRIDGE 4 Peripherals Memory Rule Register 3 (aips_bridge4_mem_rule3): "0x33333333"
AHB Secure Controller Peripheral Rule Register (ahb_sec_ctrl_periph_rule): "0x00003333"
FLEXSPI0 Region 0 Memory Rule Register 0 (fspi0_reg0_mem_rule0): "0x0"
FLEXSPI0 Region 0 Memory Rule Register 1 (fspi0_reg0_mem_rule1): "0x0"
FLEXSPI0 Region 0 Memory Rule Register 2 (fspi0_reg0_mem_rule2): "0x0"
FLEXSPI0 Region 0 Memory Rule Register 3 (fspi0_reg0_mem_rule3): "0x0"
FLEXSPI0 Region 1 Memory Rule Register (fspi0_reg1_mem_rule): "0x0"
FLEXSPI0 Region 2 Memory Rule Register (fspi0_reg2_mem_rule): "0x0"
FLEXSPI0 Region 3 Memory Rule Register (fspi0_reg3_mem_rule): "0x0"
FLEXSPI0 Region 4 Memory Rule Register (fspi0_reg4_mem_rule): "0x0"
FLEXSPI0 Region 5 Memory Rule Register (fspi0_reg5_mem_rule): "0x0"
FLEXSPI0 Region 6 Memory Rule Register (fspi0_reg6_mem_rule): "0x0"
FLEXSPI0 Region 7 Memory Rule Register 0 (fspi0_reg7_mem_rule0): "0x0"
FLEXSPI0 Region 7 Memory Rule Register 1 (fspi0_reg7_mem_rule1): "0x0"
FLEXSPI0 Region 7 Memory Rule Register 2 (fspi0_reg7_mem_rule2): "0x0"
FLEXSPI0 Region 7 Memory Rule Register 3 (fspi0_reg7_mem_rule3): "0x0"
FLEXSPI0 Region 8 Memory Rule Register (fspi0_reg8_mem_rule): "0x0"
FLEXSPI0 Region 9 Memory Rule Register (fspi0_reg9_mem_rule): "0x0"
FLEXSPI0 Region 10 Memory Rule Register (fspi0_reg10_mem_rule): "0x0"
FLEXSPI0 Region 11 Memory Rule Register (fspi0_reg11_mem_rule): "0x0"
FLEXSPI0 Region 12 Memory Rule Register (fspi0_reg12_mem_rule): "0x0"
FLEXSPI0 Region 13 Memory Rule Register (fspi0_reg13_mem_rule): "0x0"
Secure GPIO Mask Register 0 (sec_gpio_mask0): "0xffffffff"
Secure GPIO Mask Register 1 (sec_gpio_mask1): "0xffffffff"
Secure GPIO Mask Register 2 (sec_gpio_mask2): "0x00000fff"
Secure GPIO Mask Register 3 (sec_gpio_mask3): "0x00ffffff"
Secure GPIO Mask Register 4 (sec_gpio_mask4): "0x00ffffff"
Secure GPIO Mask Register 5 (sec_gpio_mask5): "0x000003ff"
Secure GPIO Mask Register 5 (sec_gpio_mask6): "0xffffffff"
Secure GPIO Mask Register 5 (sec_gpio_mask7): "0xffffffff"
Secure GPIO Mask Register 5 (sec_gpio_mask8): "0xffffffff"
Secure GPIO Mask Register 5 (sec_gpio_mask9): "0xffffffff"
Secure GPIO Mask Register 5 (sec_gpio_mask10): "0x0fffffff"
Secure GPIO Mask Lock Register 2 (sec_mask_lock): "0x002aaaaa"
Master Secure Level Register (master_sec_reg): "0x80000000"
Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): "0xbfffffff"
CM33 Lock Control Register 0 (cm33_lock_reg0): "0x800002aa"
CM33 Lock Control Register 1 (cm33_lock_reg1): "0x800002aa"
Secure Control Duplicate Register (misc_ctrl_dp_reg): "0x000086aa"
Secure Control Register (misc_ctrl_reg): "0x000086aa"
MBC Global Access Control Register 0 (mbc0_memn_glbac0): "0x00006600"
MBC Global Access Control Register 4 (mbc0_memn_glbac4): "0x00005500"
MBC Global Access Control Register 5 (mbc0_memn_glbac5): "0x00001100"
MBC Memory Block Configuration Word 0 (mbc0_dom0_mem0_blk_cfg_w0): "0x0"
MBC Memory Block Configuration Word 1 (mbc0_dom0_mem0_blk_cfg_w1): "0x0"
MBC Memory Block Configuration Word 2 (mbc0_dom0_mem0_blk_cfg_w2): "0x0"
MBC Memory Block Configuration Word 3 (mbc0_dom0_mem0_blk_cfg_w3): "0x0"
MBC Memory Block Configuration Word 4 (mbc0_dom0_mem0_blk_cfg_w4): "0x0"
MBC Memory Block Configuration Word 5 (mbc0_dom0_mem0_blk_cfg_w5): "0x0"
MBC Memory Block Configuration Word 6 (mbc0_dom0_mem0_blk_cfg_w6): "0x0"
MBC Memory Block Configuration Word 7 (mbc0_dom0_mem0_blk_cfg_w7): "0x0"
ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0): "0xaaaaaaaa"
ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1): "0xaaaaaaaa"
ITRC ELS_RESET Trigger source selector register 0 (itrc_els_reset_out1_sel0): "0xaaaaaaaa"
ITRC ELS_RESET Trigger source selector register 1 (itrc_els_reset_out1_sel1): "0xaaaaaaaa"
ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0): "0xaaaaaaaa"
ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1): "0xaaaaaaaa"
ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0): "0xaaaaaaaa"
ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1): "0xaaaaaaaa"
ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0): "0xaaaaaaaa"
ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1): "0xaaaaaaaa"
