#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 30 20:50:55 2023
# Process ID: 2996
# Current directory: C:/Users/803-113/Desktop/Interface_lab/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12780 C:\Users\803-113\Desktop\Interface_lab\lab5\lab1.xpr
# Log file: C:/Users/803-113/Desktop/Interface_lab/lab5/vivado.log
# Journal file: C:/Users/803-113/Desktop/Interface_lab/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/803-113/Desktop/Interface_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 914.641 ; gain = 257.492
open_bd_design {C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:user:Sen_Seg_Display:3.0 - Sen_Seg_Display_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
Successfully read diagram <swerv_soc> from BD file <C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1164.496 ; gain = 28.254
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/803-113/Desktop/Interface_lab/ip_repo'.
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_nets Sen_Seg_Display_0_AN] [get_bd_nets Sen_Seg_Display_0_Digits_Bits] [get_bd_cells Sen_Seg_Display_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn]
connect_bd_net [get_bd_ports AN_0] [get_bd_pins Sen_Seg_Display_0/AN]
connect_bd_net [get_bd_ports Digits_Bits_0] [get_bd_pins Sen_Seg_Display_0/Digits_Bits]
save_bd_design
Wrote  : <C:\Users\803-113\Desktop\Interface_lab\lab5\lab1.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </Sen_Seg_Display_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi2wb_intcon_wrapper_0/o_user_axi4>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_gpio_dat_i
/axi2wb_intcon_wrapper_0/wb_gpio_ack_i
/axi2wb_intcon_wrapper_0/wb_gpio_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

assign_bd_address [get_bd_addr_segs {Sen_Seg_Display_0/S00_AXI/S00_AXI_reg }]
Slave segment </Sen_Seg_Display_0/S00_AXI/S00_AXI_reg> is being mapped into address space </axi2wb_intcon_wrapper_0/o_user_axi4> at <0x44A0_0000 [ 64K ]>
set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]
save_bd_design
Wrote  : <C:\Users\803-113\Desktop\Interface_lab\lab5\lab1.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_gpio_dat_i
/axi2wb_intcon_wrapper_0/wb_gpio_ack_i
/axi2wb_intcon_wrapper_0/wb_gpio_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

generate_target all [get_files  C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_gpio_dat_i
/axi2wb_intcon_wrapper_0/wb_gpio_ack_i
/axi2wb_intcon_wrapper_0/wb_gpio_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\803-113\Desktop\Interface_lab\lab5\lab1.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sen_Seg_Display_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_Sen_Seg_Display_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_Sen_Seg_Display_0_1, cache-ID = 224140e76f0ec48a; cache size = 77.797 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 77.797 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 77.797 MB.
export_ip_user_files -of_objects [get_files C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.ip_user_files -ipstatic_source_dir C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.cache/compile_simlib/questa} {riviera=C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Oct 30 20:53:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.runs/synth_1/runme.log
[Mon Oct 30 20:53:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/803-113/Desktop/Interface_lab/lab5/lab1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 21:16:19 2023...
