<root><simulation><result_generated_time />2023-05-12 16:49:20<layer><layer_spec />{'B': 1, 'K': 960, 'C': 160, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 7840, 'O': 47040}<total_data_reuse />{'W': 49, 'I': 960.0, 'O': 160}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [112, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 4)], [('K', 2)]], [[('OY', 7)], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('OY', 7), ('K', 4)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 5)], [('K', 2), ('K', 60), ('C', 2)], []]<I />[[('OX', 7), ('C', 5), ('K', 2), ('K', 60)], [('C', 2)], []]<O />[[('OX', 7), ('C', 5)], [('K', 2), ('K', 60), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [8.0, 120.0, 1.0, 1.0], 'O': [16.0, 5, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [40, 1228800, 1228800], 'I': [280, 62720, 62720], 'O': [56, 376320, 376320], 'O_partial': [56, 376320, 0], 'O_final': [0, 0, 376320]}<actual_mem_utilization_individual />{'W': [0.08, 0.04, 0.0], 'I': [0.55, 0.0, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.08, 0.05, 0.0], 'I': [0.55, 0.05, 0.0], 'O': [0.11, 0.05, 0.0]}<effective_mem_size_bit />{'W': [8, 614400, 1228800], 'I': [280, 31360, 62720], 'O': [56, 376320, 376320], 'O_partial': [56, 376320, 0], 'O_final': [0, 0, 376320]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 112, 1, 1], 'O': [896, 56, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [112, 112, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[153600, 153600], [153600, 153600], [153600, 0]]<I />[[940800, 7840], [7840, 7840], [7840, 0]]<O />[[(423360, 470400), (94080, 47040)], [(47040, 94080), (47040, 0)], [(0, 47040), (0, 0)]]<O_partial />[[(423360, 470400), (94080, 47040)], [(47040, 94080), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (47040, 0)], [(0, 47040), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[19200, 19200], [2400, 2400], [600, 0]]<I />[[117600, 980], [122, 122], [31, 0]]<O />[[(52920, 58800), (11760, 5880)], [(735, 1470), (735, 0)], [(0, 184), (0, 0)]]<O_partial />[([52920, 58800], [11760, 5880]), ([735, 1470], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [735, 0]), ([0, 184], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />1075200</mac_count></basic_info><energy><total_energy />16508444.9<mem_energy_breakdown><W />[13.5, 475.6, 799.1]<I />[39.9, 24.3, 40.8]<O />[45.3, 291.3, 244.7]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />53760.0<total />16506470.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6707<utilization_without_data_loading />0.8723<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7665<mac_utilize_temporal_without_data_loading />0.9969</mac_array_utilization><latency><latency_cycle_with_data_loading />10959<latency_cycle_without_data_loading />8426<ideal_computing_cycle />8400<data_loading><load_cycle_total />2533<load_cycle_individual />{'W': [10, 2400, 0], 'I': [62, 123, 0]}<load_cycle_combined />{'W': 2400, 'I': 123}</data_loading><mem_stalling><mem_stall_cycle_total />26<mem_stall_cycle_individual />{'W': [[-8399], [-8126, -5975], [-8400, -8400]], 'I': [[-8399], [-31, 26], [-8400, -8400]], 'O': [[-8400], [-8160, -6960], [-7665, -8216]]}<mem_stall_cycle_shared />{'W': [[-8399], [-8126, 26], [0, 0]], 'I': [[-8399], [-31, 26], [0, 0]], 'O': [[-8400], [-8160, -6960], [-7665, -8216]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [40, 1228800, 1228800], 'I': [280, 62720, 62720], 'O': [56, 376320, 376320], 'O_partial': [56, 376320, 0], 'O_final': [0, 0, 376320]}<data_size_each_level_total />{'W': [5120, 1228800, 1228800], 'I': [31360, 62720, 62720], 'O': [3136, 376320, 376320]}<loop_cycles_each_level />{'W': [35, 8400, 8400], 'I': [4200, 8400, 8400], 'O': [35, 8400, 8400]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [120, 1, 1], 'O': [5, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.1], [7.5, 7.5], [7.5, 7.5]], 'O': [[8.0, 1.6], [89.6, 44.8], [44.8, 44.8]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 8.0], [896.0, 7.5], [7.5, 7.5]], 'O': [[8.0, 8.0], [448.0, 89.6], [89.6, 44.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 0]], 'I': [[8.0, 8.0], [896.0, 7.5], [7.5, 0]], 'O': [[8.0, 1.6], [89.6, 44.8], [44.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1176.7, 243.4], [153.8, 44.8]], 'I': [[8.0, 8.0], [1176.7, 243.4], [153.8, 44.8]], 'O': [[8.0, 1.6], [1176.7, 243.4], [153.8, 44.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8400], [35, 35, 240], [8400, 8400, 1]], 'I': [[1, 1, 8400], [35, 4200, 2], [8400, 8400, 1]], 'O': [[1, 1, 8400], [35, 35, 240], [8400, 8400, 1]]}<trans_time_real />{'W': [[0, 1, 8400], [[1, 35, 240], [10, 35, 240]], [[2400, 8400, 1], [600, 8400, 1]]], 'I': [[0, 1, 8400], [[4, 4200, 2], [61, 4200, 2]], [[122, 8400, 1], [31, 8400, 1]]], 'O': [[0, 1, 8400], [[1, 35, 240], [6, 35, 240]], [[735, 8400, 1], [184, 8400, 1]]]}<single_stall_cycle />{'W': [[-1], [-34, -25], [-6000, -7800]], 'I': [[-1], [-31, 26], [-8278, -8369]], 'O': [[-1], [-34, -29], [-7665, -8216]]}<single_stall_count />{'W': [8399, 239, 0], 'I': [8399, 1, 0], 'O': [8400, 240, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2390, 0], 'I': [35, 0], 'O': [1440, 735]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [735, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4535, -8400], [-6960, -7665]], 1: [[-8400, -8400], [-7665, -8400]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>