{"vcs1":{"timestamp_begin":1739185611.992346997, "rt":0.24, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739185612.318034547, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739185612.641112954, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739185611.762746291}
{"VCS_COMP_START_TIME": 1739185611.762746291}
{"VCS_COMP_END_TIME": 1739185612.857331588}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150352}}
