// Seed: 1268828806
module module_0 (
    input tri0 id_0
    , id_14,
    output tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri id_6,
    input wire id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12
);
  wire id_15;
  id_16(
      .id_0(id_9 - id_5), .id_1(id_7)
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 void id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    output logic id_6,
    output wor id_7,
    input supply1 id_8,
    input wand id_9,
    output wor id_10,
    output wor id_11,
    input uwire id_12,
    input supply1 id_13
);
  wire id_15;
  tri1 id_16;
  initial id_6 <= 1;
  wire id_17;
  wire id_18;
  rpmos (1, id_1);
  assign id_17 = 1;
  id_19(
      id_3
  );
  wire id_20;
  assign id_10 = ((1'b0));
  module_0 modCall_1 (
      id_5,
      id_11,
      id_11,
      id_4,
      id_10,
      id_10,
      id_7,
      id_9,
      id_11,
      id_9,
      id_12,
      id_11,
      id_10
  );
  assign id_16 = 1;
  wire id_21;
endmodule
