
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Imported 229 cell types from liberty file.
[INFO] Using SDC file '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_17-52-10/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v' to AST representation.
Storing AST representation for module `$abstract\tonegen'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tt_um_felixfeierabend'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tt_um_felixfeierabend'.
Generating RTLIL representation for module `\tt_um_felixfeierabend'.

4.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
Generating RTLIL representation for module `\signal_generator'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_scale'.
Generating RTLIL representation for module `\clock_scale'.
Note: Assuming pure combinatorial block at /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22.5-32.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

4.4. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:     \clock_scale

4.5. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:     \clock_scale
Removing unused module `$abstract\tt_um_felixfeierabend'.
Removing unused module `$abstract\clock_scale'.
Removing unused module `$abstract\signal_generator'.
Removing unused module `$abstract\tonegen'.
Removed 4 unused modules.
Renaming module tt_um_felixfeierabend to tt_um_felixfeierabend.

5. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_17-52-10/06-yosys-synthesis/hierarchy.dot'.
Dumping module tt_um_felixfeierabend to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:     \clock_scale

6.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:     \clock_scale
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:37$2 in module signal_generator.
Marked 2 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9 in module clock_scale.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$6 in module clock_scale.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 7 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$4'.
  Set init value: \volA = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$3'.
  Set init value: \periodA = 12'000011001000
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
  Set init value: \next_counter = 11'00000000001
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
  Set init value: \counter = 11'00000000000

11. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:37$2'.

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~5 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$4'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$3'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:37$2'.
     1/2: $1\volA[3:0]
     2/2: $1\periodA[11:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9'.
     1/1: $0\next_counter[10:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$6'.
     1/2: $0\clk_out[0:0]
     2/2: $0\counter[10:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\enableA' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
No latch inferred for signal `\clock_scale.\next_counter' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9'.
Removing init bit 1'1 for non-memory siginal `\clock_scale.\next_counter [0]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [1]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [2]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [3]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [4]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [5]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [6]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [7]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [8]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [9]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [10]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9`.

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\signal_generator.\periodA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:37$2'.
  created $adff cell `$procdff$32' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\volA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:37$2'.
  created $adff cell `$procdff$35' with positive edge clock and positive level reset.
Creating register for signal `\clock_scale.\clk_out' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$6'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\clock_scale.\counter' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$6'.
  created $dff cell `$procdff$37' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$4'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$3'.
Found and cleaned up 2 empty switches in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:37$2'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:37$2'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
Found and cleaned up 2 empty switches in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:22$9'.
Found and cleaned up 1 empty switch in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$6'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$6'.
Cleaned up 5 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Checking module signal_generator...
Warning: Wire signal_generator.\signal_out is used but has no driver.
Checking module clock_scale...
Found and reported 1 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
Optimizing module signal_generator.
<suppressed ~3 debug messages>
Optimizing module clock_scale.
<suppressed ~2 debug messages>

20. Executing FLATTEN pass (flatten design).
Deleting now unused module signal_generator.
Deleting now unused module clock_scale.
<suppressed ~2 debug messages>

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~2 debug messages>

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 16 unused cells and 37 unused wires.
<suppressed ~23 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

24. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

28. Executing OPT_DFF pass (perform DFF optimizations).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

31. Rerunning OPT passes. (Maybe there is more to do…)

32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

35. Executing OPT_DFF pass (perform DFF optimizations).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

38. Executing FSM pass (extract and optimize FSM).

38.1. Executing FSM_DETECT pass (finding FSMs in design).

38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

44. Executing OPT_DFF pass (perform DFF optimizations).

45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

47. Executing WREDUCE pass (reducing word size of cells).

48. Executing PEEPOPT pass (run peephole optimizers).

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

50. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tt_um_felixfeierabend:
  created 0 $alu and 0 $macc cells.

51. Executing SHARE pass (SAT-based resource sharing).

52. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

57. Executing OPT_DFF pass (perform DFF optimizations).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

59. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

60. Executing MEMORY pass.

60.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

60.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

60.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

60.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

60.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

60.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

60.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

60.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

60.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

60.10. Executing MEMORY_COLLECT pass (generating $mem cells).

61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

62. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~1 debug messages>

63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

64. Executing OPT_DFF pass (perform DFF optimizations).

65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

66. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

72. Executing OPT_SHARE pass.

73. Executing OPT_DFF pass (perform DFF optimizations).

74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

75. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

76. Executing TECHMAP pass (map to technology primitives).

76.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

76.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~75 debug messages>

77. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

79. Executing OPT_DFF pass (perform DFF optimizations).

80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

81. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

83. Executing OPT_DFF pass (perform DFF optimizations).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

85. Executing ABC pass (technology mapping using ABC).

85.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

86. Executing OPT pass (performing simple optimizations).

86.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

86.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

86.3. Executing OPT_DFF pass (perform DFF optimizations).

86.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

86.5. Finished fast OPT passes.

87. Executing HIERARCHY pass (managing design hierarchy).

87.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

87.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Removed 0 unused modules.

88. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.

89. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
       20 wires
       83 wire bits
       20 public wires
       83 public wire bits
        8 ports
       43 port bits
        2 cells
        2   $scopeinfo

90. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_17-52-10/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module tt_um_felixfeierabend to page 1.

91. Executing OPT pass (performing simple optimizations).

91.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

91.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

91.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

91.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

91.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

91.6. Executing OPT_DFF pass (perform DFF optimizations).

91.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

91.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

91.9. Finished OPT passes. (There is nothing left to do.)

92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 2 unused cells and 12 unused wires.
<suppressed ~14 debug messages>
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_17-52-10/tmp/200fe788e6044e49be91c06ef742e1b3.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
}

93. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
       43 wire bits
        8 public wires
       43 public wire bits
        8 ports
       43 port bits

94. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell gf180mcu_fd_sc_mcu7t5v0__dffnq_1 (noninv, pins=3, area=65.86) is a direct match for cell type $_DFF_N_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (noninv, pins=3, area=63.66) is a direct match for cell type $_DFF_P_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_NN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_NN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_PN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_PN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 (noninv, pins=5, area=94.39) is a direct match for cell type $_DFFSR_NNN_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (noninv, pins=5, area=85.61) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \gf180mcu_fd_sc_mcu7t5v0__dffnq_1 _DFF_N_ (.CLKN( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffq_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 _DFF_NN0_ (.CLKN( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 _DFF_NN1_ (.CLKN( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 _DFFSR_NNN_ (.CLKN( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

94.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tt_um_felixfeierabend':
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_17-52-10/tmp/200fe788e6044e49be91c06ef742e1b3.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
}

95. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
       43 wire bits
        8 public wires
       43 public wire bits
        8 ports
       43 port bits

[INFO] Using generated ABC script '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_17-52-10/06-yosys-synthesis/AREA_0.abc'…

96. Executing ABC pass (technology mapping using ABC).

96.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `/tmp/yosys-abc-mOGDuJ/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

97. Executing SETUNDEF pass (replace undef values with defined constants).

98. Executing HILOMAP pass (mapping to constant drivers).

99. Executing SPLITNETS pass (splitting up multi-bit signals).

100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

101. Executing INSBUF pass (insert buffer cells for connected wires).

102. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_17-52-10/tmp/200fe788e6044e49be91c06ef742e1b3.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_submodules":       0,
         "area":              210.739200,
         "sequential_area":    0.000000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 21
         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_submodules":       0,
         "area":              210.739200,
         "sequential_area":    0.000000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 21
         }
      }
}

103. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
       43        - wire bits
        8        - public wires
       43        - public wire bits
        8        - ports
       43        - port bits
       24  210.739 cells
        3   26.342   gf180mcu_fd_sc_mcu7t5v0__tieh
       21  184.397   gf180mcu_fd_sc_mcu7t5v0__tiel

   Chip area for module '\tt_um_felixfeierabend': 210.739200
     of which used for sequential elements: 0.000000 (0.00%)

104. Executing Verilog backend.
Dumping module `\tt_um_felixfeierabend'.

105. Executing JSON backend.
