Mridul Agarwal , Bipul C. Paul , Ming Zhang , Subhasish Mitra, Circuit Failure Prediction and Its Application to Transistor Aging, Proceedings of the 25th IEEE VLSI Test Symmposium, p.277-286, May 06-10, 2007[doi>10.1109/VTS.2007.22]
Nuno Alves , Alison Buben , Kundan Nepal , Jennifer Dworak , R. Iris Bahar, A cost effective approach for online error detection using invariant relationships, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.5, p.788-801, May 2010[doi>10.1109/TCAD.2010.2043590]
Nuno Alves , Jennifer Dworak , Iris Bahar , K. Nepal, Compacting test vector sets via strategic use of implications, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687418]
Nuno Alves , Kundan Nepal , Jennifer Dworak , R. Iris Bahar, Improving the testability and reliability of sequential circuits with invariant logic, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785513]
Alves, N., Shi, Y., Dworak, J., Bahar, I., and Nepal, K. 2011. Enhancing online error detection through area-efficient multi-site implications. In Proceedings of the IEEE VLSI Test Symposium (VTS'11). 241--246.
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Marc Boule , Jean-Samuel Chenard , Zeljko Zilic, Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.613-620, March 26-28, 2007[doi>10.1109/ISQED.2007.38]
Melvin A. Breuer, Intelligible Test Techniques to Support Error-Tolerance, Proceedings of the 13th Asian Test Symposium, p.386-393, November 15-17, 2004[doi>10.1109/ATS.2004.51]
Drechsler, R. 2003. Synthesizing checkers for on-line verification of system-on-chip designs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'03). 4, 748--751.
Petros Drineas , Yiorgos Makris, Concurrent Fault Detection in Random Combinational Logic, Proceedings of the 4th International Symposium on Quality Electronic Design, p.425, March 24-26, 2003
Dworak, J. 2007. Which defects are most critical&quest; Optimizing test sets to minimize failures due to test escapes. In Proceedings of the IEEE International Test Conference (ITC'07). 1--10.
Jennifer Dworak , Micheal R. Grimaila , Sooryong Lee , Li-C. Wang , M. Ray Mecer, Enhanced DO-RE-ME Based Defect Level Prediction Using Defect Site Aggregation-MPG-D, Proceedings of the 2000 IEEE International Test Conference, p.930, October 03-05, 2000
Jennifer Dworak , Jason D. Wicker , Sooryong Lee , Michael R. Grimaila , M. Ray Mercer , Kenneth M. Butler , Bret Stewart , Li-C. Wang, Defect-Oriented Testing and Defective-Part-Level Prediction, IEEE Design & Test, v.18 n.1, p.31-41, January 2001[doi>10.1109/54.902820]
Stephan EggersglÃ¼Î² , Daniel Tille , Rolf Drechsler, Speeding up SAT-Based ATPG Using Dynamic Clause Activation, Proceedings of the 2009 Asian Test Symposium, p.177-182, November 23-26, 2009[doi>10.1109/ATS.2009.26]
I. Hamzaoglu , J. H. Patel, Test set compaction algorithms for combinational circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.8, p.957-963, November 2006[doi>10.1109/43.856980]
Zhiyuan He , Gert Jervan , Zebo Peng , Petru Eles, Power-Constrained Hybrid BIST Test Scheduling in an Abort-on-First-Fail Test Environment, Proceedings of the 8th Euromicro Conference on Digital System Design, p.83-87, August 30-September 03, 2005[doi>10.1109/DSD.2005.63]
Sybille Hellebrand , Hans-Joachim Wunderlich , Andre Hertwig, Mixed-Mode BIST Using Embedded Processors, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.195-204, October 20-25, 1996
Hsieh, T.-Y., Lee, K.-J., and Breuer, M. 2008. An error rate based test methodology to support error-tolerance. IEEE Trans. Reliab. 57, 1, 204--214.
Inoue, H., Li, Y., and Mitra, S. 2008. VAST: Virtualization-assisted concurrent autonomous self-test. In Proceedings of the IEEE International Test Conference. (ITC'08). 1--10.
Zhigang Jiang , Sandeep K. Gupta, Threshold testing: improving yield for nanoscale VLSI, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.12, p.1883-1895, December 2009[doi>10.1109/TCAD.2009.2032375]
Kunhyuk Kang , Sang Phill Park , Kaushik Roy , Muhammad A. Alam, Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Rohit Kapur , Srinivas Patil , Thomas J. Snethen , T. W. Williams, Design of an efficient weighteld random pattern generation system, Proceedings of the 1994 international conference on Test, October 02-06, 1994, Washington, D.C.
Yanjing Li , Young Moon Kim , Evelyn Mintarno , Donald S. Gardner , Subhasish Mitra, Overcoming Early-Life Failure and Aging for Robust Systems, IEEE Design & Test, v.26 n.6, p.28-39, November 2009[doi>10.1109/MDT.2009.152]
Yanjing Li , Samy Makar , Subhasish Mitra, CASP: concurrent autonomous chip self-test using stored test patterns, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403590]
Yogesh S. Mahajan , Zhaohui Fu , Sharad Malik, Zchaff2004: an efficient SAT solver, Proceedings of the 7th international conference on Theory and Applications of Satisfiability Testing, May 10-13, 2004, Vancouver, BC, Canada[doi>10.1007/11527695_27]
S. Manich , J. Figueras, Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model, Proceedings of the 1997 European conference on Design and Test, p.597, March 17-20, 1997
Subhasish Mitra , Edward J. McCluskey, WHICH CONCURRENT ERROR DETECTION SCHEME TO CHOOSE?, Proceedings of the 2000 IEEE International Test Conference, p.985, October 03-05, 2000
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Nepal, K., Alves, N., Dworak, J., and Bahar, R. I. 2008. Using implications for online error detection. In Proceedings of the IEEE, International Test Conference (ITC'08). 1--10.
Zhaoliang Pan , Melvin A. Breuer, Estimating Error Rate in Defective Logic Using Signature Analysis, IEEE Transactions on Computers, v.56 n.5, p.650-661, May 2007[doi>10.1109/TC.2007.1017]
I. Pomeranz , S. M. Reddy, 3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.7, p.1050-1058, November 2006[doi>10.1109/43.238041]
Irith Pomeranz , Sudhakar M. Reddy, Reducing Fault Latency in Concurrent On-Line Testing by Using Checking Functions over Internal Lines, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.183-190, October 10-13, 2004
Samudrala, P., Ramos, J., and Katkoori, S. 2004. Selective triple modular redundancy (stmr) based single-event upset (seu) tolerant synthesis for FPGAs. IEEE Trans. Nucl. Sci. 51, 5, 2957--2969.
Shideh Shahidi , Sandeep Gupta, Multi-vector tests: a path to perfect error-rate testing, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403662]
Shahidi, S. and Gupta, S. K. 2006. Estimating error rate during self-test via one's counting. In Proceedings of the IEEE International Test Conference (ITC'06). 1--9.
Sharma, R. and Saluja, K. 1988. An implementation and analysis of a concurrent built-in self-test technique. In Proceedings of the 18th International Symposium on Fault-Tolerant Computing. 164--169.
Yiwen Shi , Kellie DiPalma , Jennifer Dworak, Efficient Determination of Fault Criticality for Manufacturing Test Set Optimization, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.403-411, October 01-03, 2008[doi>10.1109/DFT.2008.48]
Shi, Y., Hu, W., and Dworak, J. 2010. Too many faults, too little time on creating test sets for enhanced detection of highly critical faults and defects. In Proceedings of the VLSI Test Symposium (VTS'10). 319--324.
Jeonghee Shin , Victor Zyuban , Zhigang Hu , Jude A. Rivers , Pradip Bose, A Framework for Architecture-Level Lifetime Reliability Modeling, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.534-543, June 25-28, 2007[doi>10.1109/DSN.2007.8]
Desta Tadesse , R. Iris Bahar , Joel Grodstein, Test Vector Generation for Post-Silicon Delay Testing Using SAT-Based Decision Problems, Journal of Electronic Testing: Theory and Applications, v.27 n.2, p.123-136, April     2011[doi>10.1007/s10836-011-5205-z]
Rajeshwary Tayade , Jacob A. Abraham, Critical Path Selection for Delay Test Considering Coupling Noise, Proceedings of the 2008 13th European Test Symposium, p.119-124, May 25-29, 2008[doi>10.1109/ETS.2008.28]
Daniel Tille , Rolf Drechsler, Incremental SAT Instance Generation for SAT-based ATPG, Proceedings of the 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, p.1-6, April 16-18, 2008[doi>10.1109/DDECS.2008.4538759]
C. F. Webb , J. S. Liptay, A high-frequency custom CMOS S/390 microprocessor, IBM Journal of Research and Development, v.41 n.4-5, p.463-473, July/Sept. 1997[doi>10.1147/rd.414.0463]
