================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Jan 27 16:39:16 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              23634
FF:               13435
DSP:              324
BRAM:             24
URAM:             0
SRL:              140


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.881       |
| Post-Route     | 8.923       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 23634 | 13435 | 324 | 24   |      |     |        |      |         |          |        |
|   (inst)                                                | 9     | 2667  |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_phase1_norm_fu_490            | 4801  | 5064  |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_phase1_norm_fu_490)        | 22    | 66    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|     sdiv_40ns_24s_40_44_1_U4                            | 2410  | 2530  |     |      |      |     |        |      |         |          |        |
|       (sdiv_40ns_24s_40_44_1_U4)                        | 1016  | 88    |     |      |      |     |        |      |         |          |        |
|     sdiv_40ns_24s_40_44_1_U5                            | 2342  | 2466  |     |      |      |     |        |      |         |          |        |
|       (sdiv_40ns_24s_40_44_1_U5)                        | 983   | 64    |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_phase1_sum_fu_398             | 109   | 34    |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_phase1_sum_fu_398)         | 63    | 32    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_phase2_accum_row_fu_406       | 283   | 1567  |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_phase2_accum_row_fu_406)   | 164   | 1560  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 119   | 7     |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_phase2_write_row_fu_515       | 2298  | 4103  | 4   |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_phase2_write_row_fu_515)   | 882   | 4101  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_24s_48_1_1_U97                              | 675   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_24s_24s_48_1_1_U98                              | 701   |       | 2   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U173                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U174                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U175                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U176                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U177                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U178                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U179                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U180                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U181                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U182                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U183                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U184                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U185                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U186                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U187                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U188                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U189                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U190                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U191                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U192                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U193                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U194                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U195                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U196                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U197                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U198                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U199                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U200                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U201                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U202                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U203                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U204                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U205                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U206                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U207                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U208                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U209                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U210                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U211                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U212                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U213                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U214                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U215                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U216                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U217                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U218                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U219                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U220                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U221                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U222                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U223                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U224                              | 185   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U225                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U226                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U227                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U228                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U229                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U230                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U231                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U232                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U233                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U234                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U235                              | 203   |       | 5   |      |      |     |        |      |         |          |        |
|   mul_40s_42ns_81_1_1_U236                              | 200   |       | 5   |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U | 499   |       |     | 3    |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U | 535   |       |     | 3    |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U | 517   |       |     | 3    |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U | 490   |       |     | 3    |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U | 508   |       |     | 3    |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U | 526   |       |     | 3    |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U | 508   |       |     | 3    |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U   | 499   |       |     | 3    |      |     |        |      |         |          |        |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 33.49% | OK     |
| FD                                                        | 50%       | 9.52%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.49%  | OK     |
| CARRY8                                                    | 25%       | 25.66% | REVIEW |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 90.00% | REVIEW |
| RAMB/FIFO                                                 | 80%       | 5.56%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 47.78% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 198    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.93   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                    | ENDPOINT PIN                                                                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                   |                                                                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.077 | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]/S  |           19 |        168 |          8.805 |          4.004 |        4.801 |
| Path2 | 1.093 | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]/S |           19 |        168 |          8.788 |          4.004 |        4.784 |
| Path3 | 1.093 | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]/S  |           19 |        168 |          8.788 |          4.004 |        4.784 |
| Path4 | 1.101 | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]/S |           19 |        168 |          8.779 |          4.021 |        4.758 |
| Path5 | 1.101 | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]/S |           19 |        168 |          8.779 |          4.021 |        4.758 |
+-------+-------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]                            | REGISTER.SDR.FDSE      |
    +--------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]                            | REGISTER.SDR.FDSE      |
    +--------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]                            | REGISTER.SDR.FDSE      |
    +--------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]                            | REGISTER.SDR.FDSE      |
    +--------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]                             | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]                            | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg                              | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5              | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0                  | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183                     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106                     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6     | CLB.LUT.LUT5           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1     | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]                            | REGISTER.SDR.FDSE      |
    +--------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_routed.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_routed.rpt                    |
| status                   | impl/verilog/report/top_kernel_status_routed.rpt                   |
| timing                   | impl/verilog/report/top_kernel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


