$date
	Thu Dec  7 20:30:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dflipflop_testbench $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module dff $end
$var wire 1 # clk $end
$var wire 1 & clk_bar $end
$var wire 1 $ d $end
$var wire 1 ' data $end
$var wire 1 % reset $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var wire 1 ( n1 $end
$scope module master_latch $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var wire 1 ) r $end
$var wire 1 * s $end
$var wire 1 + qbar $end
$var wire 1 ( q $end
$scope module lsr $end
$var wire 1 ( q $end
$var wire 1 + qbar $end
$var wire 1 ) r $end
$var wire 1 * s $end
$upscope $end
$upscope $end
$scope module slave_latch $end
$var wire 1 # clk $end
$var wire 1 ( d $end
$var wire 1 , r $end
$var wire 1 - s $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$scope module lsr $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 , r $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$upscope $end
$scope task display $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
1)
1(
0'
1&
0%
0$
0#
x"
x!
$end
#10
1+
0(
0)
1*
1'
1$
#20
1"
0!
0*
0&
1,
1#
#30
1(
0+
1)
1&
0,
0'
0#
0$
#40
1!
0"
0)
0&
1-
1#
#50
