* c:\users\chand\esim\fossee\esim\library\subcircuitlibrary\sn74cbtlv3126\sn74cbtlv3126.cir

.include PMOS-180nm.lib
.include NMOS-180nm.lib
m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ gnd CMOSN W=100u L=100u M=1
m3 net-_m1-pad1_ net-_m3-pad2_ net-_m1-pad3_ vcc CMOSP W=100u L=100u M=1
* u1  net-_u1-pad1_ net-_u1-pad2_ d_inverter
* u7  net-_m1-pad2_ net-_u1-pad1_ adc_bridge_1
* u3  net-_u1-pad2_ net-_m3-pad2_ dac_bridge_1
* u13  net-_m1-pad3_ net-_u13-pad2_ adc_bridge_1
* u17  net-_u13-pad2_ net-_u17-pad2_ d_buffer
* u21  net-_u17-pad2_ net-_u21-pad2_ dac_bridge_1
m4 net-_m4-pad1_ net-_m4-pad2_ net-_m4-pad3_ gnd CMOSN W=100u L=100u M=1
m6 net-_m4-pad1_ net-_m6-pad2_ net-_m4-pad3_ vcc CMOSP W=100u L=100u M=1
* u4  net-_u11-pad2_ net-_u4-pad2_ d_inverter
* u11  net-_m4-pad2_ net-_u11-pad2_ adc_bridge_1
* u8  net-_u4-pad2_ net-_m6-pad2_ dac_bridge_1
* u15  net-_m4-pad3_ net-_u15-pad2_ adc_bridge_1
* u19  net-_u15-pad2_ net-_u19-pad2_ d_buffer
* u23  net-_u19-pad2_ net-_u23-pad2_ dac_bridge_1
m7 net-_m7-pad1_ net-_m7-pad2_ net-_m7-pad3_ gnd CMOSN W=100u L=100u M=1
m8 net-_m7-pad1_ net-_m8-pad2_ net-_m7-pad3_ vcc CMOSP W=100u L=100u M=1
* u6  net-_u12-pad2_ net-_u10-pad1_ d_inverter
* u12  net-_m7-pad2_ net-_u12-pad2_ adc_bridge_1
* u10  net-_u10-pad1_ net-_m8-pad2_ dac_bridge_1
* u16  net-_m7-pad3_ net-_u16-pad2_ adc_bridge_1
* u20  net-_u16-pad2_ net-_u20-pad2_ d_buffer
* u24  net-_u20-pad2_ net-_u24-pad2_ dac_bridge_1
m2 net-_m2-pad1_ net-_m2-pad2_ net-_m2-pad3_ gnd CMOSN W=100u L=100u M=1
m5 net-_m2-pad1_ net-_m5-pad2_ net-_m2-pad3_ vcc CMOSP W=100u L=100u M=1
* u2  net-_u2-pad1_ net-_u2-pad2_ d_inverter
* u9  net-_m2-pad2_ net-_u2-pad1_ adc_bridge_1
* u5  net-_u2-pad2_ net-_m5-pad2_ dac_bridge_1
* u14  net-_m2-pad3_ net-_u14-pad2_ adc_bridge_1
* u18  net-_u14-pad2_ net-_u18-pad2_ d_buffer
* u22  net-_u18-pad2_ net-_u22-pad2_ dac_bridge_1
* u25  net-_m1-pad2_ net-_m1-pad1_ net-_u21-pad2_ net-_m4-pad2_ net-_m4-pad1_ net-_u23-pad2_ gnd net-_u24-pad2_ net-_m7-pad1_ net-_m7-pad2_ net-_u22-pad2_ net-_m2-pad1_ net-_m2-pad2_ vcc port
a1 net-_u1-pad1_ net-_u1-pad2_ u1
a2 [net-_m1-pad2_ ] [net-_u1-pad1_ ] u7
a3 [net-_u1-pad2_ ] [net-_m3-pad2_ ] u3
a4 [net-_m1-pad3_ ] [net-_u13-pad2_ ] u13
a5 net-_u13-pad2_ net-_u17-pad2_ u17
a6 [net-_u17-pad2_ ] [net-_u21-pad2_ ] u21
a7 net-_u11-pad2_ net-_u4-pad2_ u4
a8 [net-_m4-pad2_ ] [net-_u11-pad2_ ] u11
a9 [net-_u4-pad2_ ] [net-_m6-pad2_ ] u8
a10 [net-_m4-pad3_ ] [net-_u15-pad2_ ] u15
a11 net-_u15-pad2_ net-_u19-pad2_ u19
a12 [net-_u19-pad2_ ] [net-_u23-pad2_ ] u23
a13 net-_u12-pad2_ net-_u10-pad1_ u6
a14 [net-_m7-pad2_ ] [net-_u12-pad2_ ] u12
a15 [net-_u10-pad1_ ] [net-_m8-pad2_ ] u10
a16 [net-_m7-pad3_ ] [net-_u16-pad2_ ] u16
a17 net-_u16-pad2_ net-_u20-pad2_ u20
a18 [net-_u20-pad2_ ] [net-_u24-pad2_ ] u24
a19 net-_u2-pad1_ net-_u2-pad2_ u2
a20 [net-_m2-pad2_ ] [net-_u2-pad1_ ] u9
a21 [net-_u2-pad2_ ] [net-_m5-pad2_ ] u5
a22 [net-_m2-pad3_ ] [net-_u14-pad2_ ] u14
a23 net-_u14-pad2_ net-_u18-pad2_ u18
a24 [net-_u18-pad2_ ] [net-_u22-pad2_ ] u22
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u1 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u7 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u3 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u13 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u17 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u21 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u11 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u8 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u15 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u19 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u23 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u12 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u10 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u16 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u20 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u24 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u9 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u5 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u14 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u18 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u22 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
