
*** Running vivado
    with args -log Block_Diagram_UART_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_Diagram_UART_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 23 12:55:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Block_Diagram_UART_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.srcs/sources_1/bd/Block_Diagram_UART/Block_Diagram_UART.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 488.320 ; gain = 121.691
Command: read_checkpoint -auto_incremental -incremental C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.srcs/utils_1/imports/synth_1/Block_Diagram_UART_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.srcs/utils_1/imports/synth_1/Block_Diagram_UART_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Block_Diagram_UART_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1154.117 ; gain = 467.816
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_cb54_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_cb54_aroutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_cb54_aroutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb54_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb54_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb54_routsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb54_routsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb54_routsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb54_routsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_cb54_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_cb54_awoutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_cb54_awoutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_cb54_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_cb54_woutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_cb54_woutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb54_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb54_boutsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb54_boutsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb54_boutsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb54_boutsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb54_boutsw_0.sv:88]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:1219]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:1223]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:1224]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:1225]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_wrapper' [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/hdl/Block_Diagram_UART_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:13]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_axi_gpio_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_gpio_0_0/synth/Block_Diagram_UART_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 2 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_gpio_0_0/synth/Block_Diagram_UART_axi_gpio_0_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:837]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_axi_gpio_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_gpio_0_0/synth/Block_Diagram_UART_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_axi_timer_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_timer_0_0/synth/Block_Diagram_UART_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:2000' bound to instance 'U0' of component 'axi_timer' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_timer_0_0/synth/Block_Diagram_UART_axi_timer_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:980]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:990]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1820]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_axi_timer_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_timer_0_0/synth/Block_Diagram_UART_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7071] port 'generateout0' of module 'Block_Diagram_UART_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:253]
WARNING: [Synth 8-7071] port 'generateout1' of module 'Block_Diagram_UART_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:253]
WARNING: [Synth 8-7071] port 'pwm0' of module 'Block_Diagram_UART_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:253]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'Block_Diagram_UART_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:253]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_clk_wiz_1_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_clk_wiz_1_0_clk_wiz' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_clk_wiz_1_0_clk_wiz' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_clk_wiz_1_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0.v:66]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:283]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_ila_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149134]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149134]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:3217]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1027 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:3217]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_ila_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_mdm_1_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mdm_1_0/synth/Block_Diagram_UART_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DEVICE bound to: xc7a100t - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:12684' bound to instance 'U0' of component 'MDM' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mdm_1_0/synth/Block_Diagram_UART_mdm_1_0.vhd:1660]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:14368]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:330' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:15985]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:354]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:354]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1543' bound to instance 'LUT1_I' of component 'MB_LUT1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:16003]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_LUT1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1557]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1579]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_LUT1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1557]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:392' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:16517]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:405]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:405]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:5803' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:16615]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7040]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7723]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_xil_scan_reset_control' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:315]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7733]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7743]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3087' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:10434]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3360]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3669]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3677]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:756' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3734]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:793]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:772]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:815' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3744]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:832]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:855]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:832]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3938]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:906]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3956]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:4027]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:4045]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3360]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7040]
INFO: [Synth 8-256] done synthesizing module 'MDM' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:14368]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_mdm_1_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mdm_1_0/synth/Block_Diagram_UART_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_microblaze_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_0/synth/Block_Diagram_UART_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 83333333 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: Block_Diagram_UART_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 8 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/a243/hdl/microblaze_v11_0_vh_rfs.vhd:164914' bound to instance 'U0' of component 'MicroBlaze' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_0/synth/Block_Diagram_UART_microblaze_0_0.vhd:829]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_microblaze_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_0/synth/Block_Diagram_UART_microblaze_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_microblaze_0_axi_intc_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_axi_intc_0/synth/Block_Diagram_UART_microblaze_0_axi_intc_0.vhd:89]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: Block_Diagram_UART_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:3442' bound to instance 'U0' of component 'axi_intc' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_axi_intc_0/synth/Block_Diagram_UART_microblaze_0_axi_intc_0.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_microblaze_0_axi_intc_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_axi_intc_0/synth/Block_Diagram_UART_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_2A1F5' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:596]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_dlmb_bram_if_cntlr_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_dlmb_bram_if_cntlr_0/synth/Block_Diagram_UART_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_dlmb_bram_if_cntlr_0/synth/Block_Diagram_UART_dlmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_dlmb_bram_if_cntlr_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_dlmb_bram_if_cntlr_0/synth/Block_Diagram_UART_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_dlmb_v10_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_dlmb_v10_0/synth/Block_Diagram_UART_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_dlmb_v10_0/synth/Block_Diagram_UART_dlmb_v10_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_dlmb_v10_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_dlmb_v10_0/synth/Block_Diagram_UART_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Block_Diagram_UART_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:721]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'Block_Diagram_UART_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:721]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_ilmb_bram_if_cntlr_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ilmb_bram_if_cntlr_0/synth/Block_Diagram_UART_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ilmb_bram_if_cntlr_0/synth/Block_Diagram_UART_ilmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_ilmb_bram_if_cntlr_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ilmb_bram_if_cntlr_0/synth/Block_Diagram_UART_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_ilmb_v10_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ilmb_v10_0/synth/Block_Diagram_UART_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ilmb_v10_0/synth/Block_Diagram_UART_ilmb_v10_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_ilmb_v10_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ilmb_v10_0/synth/Block_Diagram_UART_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Block_Diagram_UART_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:767]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'Block_Diagram_UART_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:767]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_lmb_bram_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_lmb_bram_0/synth/Block_Diagram_UART_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Block_Diagram_UART_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_lmb_bram_0/synth/Block_Diagram_UART_lmb_bram_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_lmb_bram_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_lmb_bram_0/synth/Block_Diagram_UART_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'Block_Diagram_UART_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:792]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'Block_Diagram_UART_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:792]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'Block_Diagram_UART_lmb_bram_0' has 16 connections declared, but only 14 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:792]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_2A1F5' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:596]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_microblaze_0_xlconcat_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_xlconcat_0/synth/Block_Diagram_UART_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_microblaze_0_xlconcat_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_xlconcat_0/synth/Block_Diagram_UART_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_mig_7series_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_mig_7series_0_0_mig' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: BLOCK_DIAGRAM_UART_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: BLOCK_DIAGRAM_UART_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: SINGLE_ENDED - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: SINGLE_ENDED - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 6000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: SINGLE_ENDED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 666 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3000 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2924]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2924]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: BLOCK_DIAGRAM_UART_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: BLOCK_DIAGRAM_UART_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3000 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010 
	Parameter BANK_MAP bound to: 36'b000000011011000000010111000000010011 
	Parameter CAS_MAP bound to: 12'b000000010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010110 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter DATA1_MAP bound to: 96'b000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: ROUND_ROBIN - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:137799]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:137799]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99816]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99816]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:81184]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:81184]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80698]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80698]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117543]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117543]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103794]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103794]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:68]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:109]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:67]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117406]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117406]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80323]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80323]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117543]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117543]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103794]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103794]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:68]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2949]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2949]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117634]
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117634]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117618]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117618]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:81]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2745]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:78]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:202]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:204]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:91]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5272]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_init' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:88]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1366]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1366]
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_calib_top' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:81]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1339]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_top' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mem_intfc' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:69]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:405]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:402]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:402]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:402]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:402]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:431]
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:183]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
WARNING: [Synth 8-7071] port 'mmcm_locked' of module 'Block_Diagram_UART_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'Block_Diagram_UART_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'Block_Diagram_UART_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'Block_Diagram_UART_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'Block_Diagram_UART_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'Block_Diagram_UART_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
WARNING: [Synth 8-7071] port 'device_temp' of module 'Block_Diagram_UART_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'Block_Diagram_UART_mig_7series_0_0' has 64 connections declared, but only 57 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_rst_clk_wiz_1_100M_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/synth/Block_Diagram_UART_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/synth/Block_Diagram_UART_rst_clk_wiz_1_100M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_rst_clk_wiz_1_100M_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/synth/Block_Diagram_UART_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Block_Diagram_UART_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:466]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Block_Diagram_UART_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:466]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'Block_Diagram_UART_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:466]
INFO: [Synth 8-638] synthesizing module 'bd_cb54_psr_aclk_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_cb54_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_cb54_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_cb54_psr_aclk_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_cb54_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_cb54_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:1912]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_cb54_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:1912]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_cb54_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:1912]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_cb54_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:1912]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_cb54_psr_aclk_0' has 10 connections declared, but only 6 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:1912]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_cb54_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:4554]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_cb54_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:4554]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_cb54_s00tr_0' has 82 connections declared, but only 80 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:4554]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'Block_Diagram_UART_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:475]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'Block_Diagram_UART_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:475]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'Block_Diagram_UART_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:475]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'Block_Diagram_UART_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:475]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'Block_Diagram_UART_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:475]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'Block_Diagram_UART_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:475]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'Block_Diagram_UART_smartconnect_0_0' has 111 connections declared, but only 105 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:475]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:789]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:789]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:922]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity Block_Diagram_UART_ila_0_0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/synth/Block_Diagram_UART_ila_0_0.v:106]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:4133]
WARNING: [Synth 8-6014] Unused sequential element ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d3_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:1322]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:142]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:91]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:305]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:145]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:429]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:196]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:273]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:274]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:142]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:91]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:305]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:145]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:429]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:196]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:273]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:274]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:184]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:267]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:268]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:267]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:268]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2473]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:685]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:939]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1043]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2695]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:609]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:155]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:173]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4270]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4272]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1420]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1538]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1780]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1813]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_done_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1814]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1940]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2719]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2726]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2777]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2782]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3338]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3631]
WARNING: [Synth 8-6014] Unused sequential element extend_cal_pat_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3637]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3713]
WARNING: [Synth 8-6014] Unused sequential element victim_byte_cnt_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1227]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1229]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1231]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[1] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4264]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[2] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4264]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[3] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4264]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[1] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4267]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[2] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4267]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[3] was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4267]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1302]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4228]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:275]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:181]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:187]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:289]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:882]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:897]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2261]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_mux_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:833]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:672]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:661]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:334]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:340]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:618]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:532]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:591]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:596]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:614]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:267]
WARNING: [Synth 8-6014] Unused sequential element queue_id_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:840]
WARNING: [Synth 8-6014] Unused sequential element M_AXI_WUSER_II_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v:1056]
WARNING: [Synth 8-6014] Unused sequential element queue_id_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:840]
WARNING: [Synth 8-6014] Unused sequential element ruser_wrap_buffer_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v:814]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:554]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:499]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:750]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:752]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:756]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:759]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:762]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:764]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:767]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity Block_Diagram_UART_mig_7series_0_0_mig does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/Block_Diagram_UART_mig_7series_0_0_mig.v:780]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1KBC2XM does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/synth/bd_cb54.v:1890]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mig_7series_0'. This will prevent further optimization [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:408]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Block_Diagram_UART_i'. This will prevent further optimization [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/hdl/Block_Diagram_UART_wrapper.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlconcat_0'. This will prevent further optimization [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:587]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:283]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_vector_logic_1'. This will prevent further optimization [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:584]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_1'. This will prevent further optimization [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:277]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rst_clk_wiz_1_100M'. This will prevent further optimization [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/synth/Block_Diagram_UART.v:466]
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2170.281 ; gain = 1483.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 2170.281 ; gain = 1483.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 2170.281 ; gain = 1483.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2170.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1114 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_0/Block_Diagram_UART_microblaze_0_0.xdc] for cell 'Block_Diagram_UART_i/microblaze_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_0/Block_Diagram_UART_microblaze_0_0.xdc] for cell 'Block_Diagram_UART_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_0/Block_Diagram_UART_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_axi_intc_0/Block_Diagram_UART_microblaze_0_axi_intc_0.xdc] for cell 'Block_Diagram_UART_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_axi_intc_0/Block_Diagram_UART_microblaze_0_axi_intc_0.xdc] for cell 'Block_Diagram_UART_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_UART_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_UART_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0.xdc] for cell 'Block_Diagram_UART_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0.xdc] for cell 'Block_Diagram_UART_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/Block_Diagram_UART_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/Block_Diagram_UART_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/Block_Diagram_UART_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/Block_Diagram_UART_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_rst_clk_wiz_1_100M_0/Block_Diagram_UART_rst_clk_wiz_1_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/bd_cb54_psr_aclk_0_board.xdc] for cell 'Block_Diagram_UART_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/bd_cb54_psr_aclk_0_board.xdc] for cell 'Block_Diagram_UART_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/bd_cb54_psr_aclk_0.xdc] for cell 'Block_Diagram_UART_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/bd_cb54_psr_aclk_0.xdc] for cell 'Block_Diagram_UART_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/bd_0/ip/ip_1/bd_cb54_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_UART_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_UART_i/smartconnect_0/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_gpio_0_0/Block_Diagram_UART_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_UART_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_gpio_0_0/Block_Diagram_UART_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_UART_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_gpio_0_0/Block_Diagram_UART_axi_gpio_0_0.xdc] for cell 'Block_Diagram_UART_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_gpio_0_0/Block_Diagram_UART_axi_gpio_0_0.xdc] for cell 'Block_Diagram_UART_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_timer_0_0/Block_Diagram_UART_axi_timer_0_0.xdc] for cell 'Block_Diagram_UART_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_axi_timer_0_0/Block_Diagram_UART_axi_timer_0_0.xdc] for cell 'Block_Diagram_UART_i/axi_timer_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc] for cell 'Block_Diagram_UART_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: Block_Diagram_UART_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc:41]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc:275]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc:276]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc:361]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc:368]
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc] for cell 'Block_Diagram_UART_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Block_Diagram_UART_i/ila_0/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Block_Diagram_UART_i/ila_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_ila_0_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_axi_intc_0/Block_Diagram_UART_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Block_Diagram_UART_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_microblaze_0_axi_intc_0/Block_Diagram_UART_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Block_Diagram_UART_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mdm_1_0/Block_Diagram_UART_mdm_1_0.xdc] for cell 'Block_Diagram_UART_i/mdm_1/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mdm_1_0/Block_Diagram_UART_mdm_1_0.xdc] for cell 'Block_Diagram_UART_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mdm_1_0/Block_Diagram_UART_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2396.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 665 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  CFGLUT5 => SRLC32E: 9 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 73 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 33 instances
  FDS => FDSE: 5 instances
  IBUFG => IBUF: 1 instance 
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 169 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 121 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 51 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRL16 => SRL16E: 2 instances

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:34 ; elapsed = 00:02:53 . Memory (MB): peak = 2396.117 ; gain = 1709.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:34 ; elapsed = 00:02:53 . Memory (MB): peak = 2396.117 ; gain = 1709.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for Block_Diagram_UART_i/clk_wiz_1/inst. (constraint file  c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_clk_wiz_1_0/Block_Diagram_UART_clk_wiz_1_0.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 235).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_axi_intc/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 242).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/mdm_1/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 250).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/clk_wiz_1/inst. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 255).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 263).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 367).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/axi_gpio_0/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 370).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/axi_timer_0/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 378).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/ila_0/inst. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/dont_touch.xdc, line 388).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:54 . Memory (MB): peak = 2396.117 ; gain = 1709.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch Block_Diagram_UART
Is not a child genome
got a mismatch blk_mem_gen_v8_4_9
Is not a child genome
got a mismatch blk_mem_gen_v8_4_9_synth
Is not a child genome
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:02:48 ; elapsed = 00:03:08 . Memory (MB): peak = 2396.117 ; gain = 1709.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:02:48 ; elapsed = 00:03:08 . Memory (MB): peak = 2396.117 ; gain = 1709.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' in module 'intc_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_2_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-802] inferred FSM for state register 'init_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_init'
INFO: [Synth 8-802] inferred FSM for state register 'cal2_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrcal'
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           gen_level_irq |                               01 |                               01
                wait_ack |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' using encoding 'sequential' in module 'intc_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                          0101100 |                          0000000
      INIT_WAIT_CKE_EXIT |                          0101011 |                          0000001
            INIT_LOAD_MR |                          0000011 |                          0000010
       INIT_LOAD_MR_WAIT |                          0100111 |                          0000011
               INIT_ZQCL |                          0000110 |                          0000100
   INIT_WAIT_DLLK_ZQINIT |                          0000010 |                          0000101
          INIT_RDLVL_ACT |                          0000100 |                          0001100
     INIT_RDLVL_ACT_WAIT |                          0111000 |                          0001101
 INIT_PI_PHASELOCK_READS |                          0011011 |                          0100110
  INIT_PRECHARGE_PREWAIT |                          0001011 |                          0010011
          INIT_PRECHARGE |                          0001000 |                          0010100
     INIT_PRECHARGE_WAIT |                          0110101 |                          0010101
               INIT_DONE |                          0110011 |                          0010110
            INIT_REFRESH |                          0110001 |                          0011001
       INIT_REFRESH_WAIT |                          0110000 |                          0011010
    INIT_OCAL_CENTER_ACT |                          0101000 |                          0111111
INIT_OCAL_CENTER_ACT_WAIT |                          0010100 |                          1000010
INIT_OCAL_CENTER_WRITE_WAIT |                          0001100 |                          1000001
INIT_OCAL_COMPLEX_ACT_WAIT |                          0011100 |                          0111100
   INIT_RDLVL_STG1_WRITE |                          0101010 |                          0001110
INIT_OCAL_COMPLEX_WRITE_WAIT |                          0101101 |                          0111101
INIT_RDLVL_STG1_WRITE_READ |                          0110110 |                          0001111
INIT_RDLVL_COMPLEX_PI_WAIT |                          0010010 |                          1000011
INIT_RDLVL_COMPLEX_ACT_WAIT |                          0010011 |                          0110111
 INIT_RDLVL_COMPLEX_READ |                          0111011 |                          0111000
INIT_RDLVL_COMPLEX_READ_WAIT |                          0111110 |                          0111001
INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT |                          0101110 |                          0111010
INIT_RDLVL_COMPLEX_PRECHARGE |                          0111100 |                          0110100
INIT_RDLVL_COMPLEX_PRECHARGE_WAIT |                          0111111 |                          0110101
  INIT_RDLVL_COMPLEX_ACT |                          0111101 |                          0110110
INIT_OCAL_COMPLEX_RESUME_WAIT |                          0101001 |                          0111110
    INIT_RDLVL_STG1_READ |                          0110111 |                          0010000
INIT_OCLKDELAY_READ_WAIT |                          0001001 |                          0110010
    INIT_OCLKDELAY_WRITE |                          0001010 |                          0101111
INIT_OCLKDELAY_WRITE_WAIT |                          0010101 |                          0110000
     INIT_OCLKDELAY_READ |                          0001111 |                          0110001
  INIT_OCAL_CENTER_WRITE |                          0011101 |                          1000000
          INIT_WRCAL_ACT |                          0001101 |                          0011111
     INIT_WRCAL_ACT_WAIT |                          0001110 |                          0100000
        INIT_WRCAL_WRITE |                          0100101 |                          0100001
   INIT_WRCAL_WRITE_READ |                          0110100 |                          0100010
         INIT_WRCAL_READ |                          0100100 |                          0100011
    INIT_WRCAL_READ_WAIT |                          0100001 |                          0100100
   INIT_WRCAL_MULT_READS |                          0100000 |                          0100101
INIT_RDLVL_STG2_READ_WAIT |                          0100110 |                          0010010
    INIT_RDLVL_STG2_READ |                          0111001 |                          0010001
     INIT_WRLVL_LOAD_MR2 |                          0000001 |                          0001010
INIT_WRLVL_LOAD_MR2_WAIT |                          1000011 |                          0001011
        INIT_WRLVL_START |                          0110010 |                          0000110
         INIT_WRLVL_WAIT |                          1000100 |                          0000111
      INIT_WRLVL_LOAD_MR |                          0000101 |                          0001000
 INIT_WRLVL_LOAD_MR_WAIT |                          0000000 |                          0001001
           INIT_MPR_RDEN |                          0010111 |                          0100111
           INIT_MPR_WAIT |                          0011000 |                          0101000
           INIT_MPR_READ |                          0011110 |                          0101001
INIT_MPR_DISABLE_PREWAIT |                          0010110 |                          0101010
        INIT_MPR_DISABLE |                          0010000 |                          0101011
   INIT_MPR_DISABLE_WAIT |                          0010001 |                          0101100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL2_IDLE |                             0010 |                             0000
          CAL2_READ_WAIT |                             0100 |                             0001
           CAL2_NEXT_DQS |                             0101 |                             0010
        CAL2_SANITY_WAIT |                             0011 |                             0111
                CAL2_ERR |                             0000 |                             1000
         CAL2_WRLVL_WAIT |                             1000 |                             0011
        CAL2_DQ_IDEL_DEC |                             0111 |                             0101
        CAL2_IFIFO_RESET |                             0110 |                             0100
               CAL2_DONE |                             0001 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal2_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrcal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:12 ; elapsed = 00:04:36 . Memory (MB): peak = 2396.117 ; gain = 1709.816
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[15].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[15].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[14].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-3886] merging instance 'byte_sel_data_map_reg[3]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'byte_sel_data_map_reg[1]' (FD) to 'fine_delay_mod7[-1111111110]'
INFO: [Synth 8-3886] merging instance 'byte_sel_data_map_reg[2]' (FD) to 'fine_delay_mod5[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod7[-1111111108]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod7[-1111111111]' (FD) to 'fine_delay_mod3[-1111111110]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod7[-1111111109]' (FD) to 'fine_delay_mod4[-1111111111]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod6[-1111111108]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod6[-1111111111]' (FD) to 'fine_delay_mod2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod6[-1111111109]' (FD) to 'fine_delay_mod5[-1111111111]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod5[-1111111108]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod5[-1111111110]' (FD) to 'fine_delay_mod4[-1111111110]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod5[-1111111109]' (FD) to 'fine_delay_mod4[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod4[-1111111108]' (FD) to 'fine_delay_mod2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod4[-1111111111]' (FD) to 'fine_delay_mod4[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod4[-1111111109]' (FD) to 'fine_delay_mod3[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111108]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111110]' (FD) to 'fine_delay_mod1[-1111111110]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111111]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111109]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod2[-1111111108]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod2[-1111111111]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod2[-1111111109]' (FD) to 'fine_delay_mod1[-1111111111]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod1[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[1] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[3]' (FDE) to 'fine_delay_mod_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[4] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[6]' (FDE) to 'fine_delay_mod_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[7] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[9]' (FDE) to 'fine_delay_mod_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[10] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[12]' (FDE) to 'fine_delay_mod_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[13] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[15]' (FDE) to 'fine_delay_mod_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[16] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[18]' (FDE) to 'fine_delay_mod_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[19] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[21]' (FDE) to 'fine_delay_mod_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[22] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[24]' (FDE) to 'fine_delay_mod_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[25] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[27]' (FDE) to 'fine_delay_mod_reg[29]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[28]' (FDE) to 'fine_delay_mod_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[29] )
INFO: [Synth 8-4471] merging register 'single_rank.chip_cnt_r_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1231]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1229]
INFO: [Synth 8-4471] merging register 'rdlvl_stg1_done_r1_reg' into 'prbs_rdlvl_done_r1_reg' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1196]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:961]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:961]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\FSM_onehot_cal1_state_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\cal1_cnt_cpt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /dual_rnk_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\odd_cwl.phy_cas_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/calib_tap_inc_start_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\calib_zero_ctrl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/ext_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_last_byte_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[0].mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /wrlvl_final_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_cnt_inc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\calib_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/mpr_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_c_incdec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[33]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3917] design sc_mmu_v1_0_14_top__GB0 has port m_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_14_top__GB0 has port m_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_14_top__GB0 has port s_axi_bid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_14_top__GB0 has port s_axi_rid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_14_top__GB0 has port m_axi_wuser[6] driven by constant 0
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_enable_reg' (FDRE) to 'gen_endpoint.w_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_cnt_reg[1]' (FDRE) to 'gen_endpoint.w_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_cnt_reg[2]' (FDRE) to 'gen_endpoint.w_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_cnt_reg[3]' (FDRE) to 'gen_endpoint.w_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_cnt_reg[4]' (FDRE) to 'gen_endpoint.b_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.b_cnt_reg[1]' (FDRE) to 'gen_endpoint.b_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.b_cnt_reg[2]' (FDRE) to 'gen_endpoint.b_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.b_cnt_reg[3]' (FDRE) to 'gen_endpoint.b_cnt_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.b_cnt_reg[4] )
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_cnt_reg[3]' (FDRE) to 'gen_endpoint.r_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_cnt_reg[4]' (FDRE) to 'gen_endpoint.r_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_cnt_reg[2]' (FDRE) to 'gen_endpoint.r_cnt_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_cnt_reg[1] )
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[6]' (FDE) to 'ar_reg_stall/skid_buffer_reg[7]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[7]' (FDE) to 'ar_reg_stall/skid_buffer_reg[8]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[8]' (FDE) to 'ar_reg_stall/skid_buffer_reg[9]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[9]' (FDE) to 'ar_reg_stall/skid_buffer_reg[10]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[10]' (FDE) to 'ar_reg_stall/skid_buffer_reg[11]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[11]' (FDE) to 'ar_reg_stall/skid_buffer_reg[12]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[12]' (FDE) to 'ar_reg_stall/skid_buffer_reg[13]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[13]' (FDE) to 'ar_reg_stall/skid_buffer_reg[14]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[14]' (FDE) to 'ar_reg_stall/skid_buffer_reg[15]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[15]' (FDE) to 'ar_reg_stall/skid_buffer_reg[16]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[16]' (FDE) to 'ar_reg_stall/skid_buffer_reg[17]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[17]' (FDE) to 'ar_reg_stall/skid_buffer_reg[18]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[18]' (FDE) to 'ar_reg_stall/skid_buffer_reg[19]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[19]' (FDE) to 'ar_reg_stall/skid_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[20]' (FDE) to 'ar_reg_stall/skid_buffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[21]' (FDE) to 'ar_reg_stall/skid_buffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[22]' (FDE) to 'ar_reg_stall/skid_buffer_reg[23]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[23]' (FDE) to 'ar_reg_stall/skid_buffer_reg[24]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[24]' (FDE) to 'ar_reg_stall/skid_buffer_reg[25]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[25]' (FDE) to 'ar_reg_stall/skid_buffer_reg[26]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[26]' (FDE) to 'ar_reg_stall/skid_buffer_reg[27]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[27]' (FDE) to 'ar_reg_stall/skid_buffer_reg[28]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[28]' (FDE) to 'ar_reg_stall/skid_buffer_reg[29]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[29]' (FDE) to 'ar_reg_stall/skid_buffer_reg[30]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[30]' (FDE) to 'ar_reg_stall/skid_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[31]' (FDE) to 'ar_reg_stall/skid_buffer_reg[32]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[32]' (FDE) to 'ar_reg_stall/skid_buffer_reg[33]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[33]' (FDE) to 'ar_reg_stall/skid_buffer_reg[34]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[34]' (FDE) to 'ar_reg_stall/skid_buffer_reg[35]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[35]' (FDE) to 'ar_reg_stall/skid_buffer_reg[36]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[36]' (FDE) to 'ar_reg_stall/skid_buffer_reg[37]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[37]' (FDE) to 'ar_reg_stall/skid_buffer_reg[38]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[38]' (FDE) to 'ar_reg_stall/skid_buffer_reg[39]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[39]' (FDE) to 'ar_reg_stall/skid_buffer_reg[40]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[40]' (FDE) to 'ar_reg_stall/skid_buffer_reg[41]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[41]' (FDE) to 'ar_reg_stall/skid_buffer_reg[42]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[42]' (FDE) to 'ar_reg_stall/skid_buffer_reg[43]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[43]' (FDE) to 'ar_reg_stall/skid_buffer_reg[44]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[44]' (FDE) to 'ar_reg_stall/skid_buffer_reg[45]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[45]' (FDE) to 'ar_reg_stall/skid_buffer_reg[46]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[46]' (FDE) to 'ar_reg_stall/skid_buffer_reg[47]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[47]' (FDE) to 'ar_reg_stall/skid_buffer_reg[48]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[48]' (FDE) to 'ar_reg_stall/skid_buffer_reg[49]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[49]' (FDE) to 'ar_reg_stall/skid_buffer_reg[50]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[50]' (FDE) to 'ar_reg_stall/skid_buffer_reg[51]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[51]' (FDE) to 'ar_reg_stall/skid_buffer_reg[52]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[52]' (FDE) to 'ar_reg_stall/skid_buffer_reg[53]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[53]' (FDE) to 'ar_reg_stall/skid_buffer_reg[54]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[54]' (FDE) to 'ar_reg_stall/skid_buffer_reg[55]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[55]' (FDE) to 'ar_reg_stall/skid_buffer_reg[56]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[56]' (FDE) to 'ar_reg_stall/skid_buffer_reg[57]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[57]' (FDE) to 'ar_reg_stall/skid_buffer_reg[58]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[58]' (FDE) to 'ar_reg_stall/skid_buffer_reg[59]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[59]' (FDE) to 'ar_reg_stall/skid_buffer_reg[60]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[60]' (FDE) to 'ar_reg_stall/skid_buffer_reg[61]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[61]' (FDE) to 'ar_reg_stall/skid_buffer_reg[62]'
INFO: [Synth 8-3886] merging instance 'ar_reg_stall/skid_buffer_reg[62]' (FDE) to 'ar_reg_stall/skid_buffer_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ar_reg_stall/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aw_reg_stall/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_reg_stall/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ar_reg_stall/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aw_reg_stall/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_reg_stall/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[1132] )
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg'
INFO: [Synth 8-4471] merging register 'MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/second_request_reg' into 'MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg' [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/1993/src/timing_p.vhd:97834]
INFO: [Synth 8-4471] merging register 'MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_pause_reg' into 'MicroBlaze_Core_I/Area.Core/Decode_I/of_Pause_reg' [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/1993/src/timing_p.vhd:89103]
INFO: [Synth 8-4471] merging register 'MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.watchpoint_brk_1_reg' into 'MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg' [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/1993/src/timing_p.vhd:89906]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/sync_trig_out_0/Single_Synchronize.use_sync_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/sleep_reset_mode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/saved_reset_mode_dbg_halt_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_2nd_cycle_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/of_Pause_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0_axi_intc/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0_axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0_axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_stop_Detected_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_halt_reset_mode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/saved_reset_mode_sleep_reg )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module Block_Diagram_UART_dlmb_v10_0.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module Block_Diagram_UART_ilmb_v10_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/xsdb_memory_read_inst/\current_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:28 ; elapsed = 00:08:20 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Block_Diagram_UART_i/mig_7series_0/sys_clk_i' to pin 'clkout1_buf/O'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 374 of c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ip/Block_Diagram_UART_mig_7series_0_0/Block_Diagram_UART_mig_7series_0_0/user_design/constraints/Block_Diagram_UART_mig_7series_0_0.xdc:374]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:09 ; elapsed = 00:09:08 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:24 ; elapsed = 00:09:24 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:53 ; elapsed = 00:10:19 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:12676]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:12671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:12669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1425]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1435]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1733]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1740]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:1740]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:6090]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:327]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:291]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:356]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:240]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:4187]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:677]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:2523]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.gen/sources_1/bd/Block_Diagram_UART/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:2454]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd:711]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:22 ; elapsed = 00:10:53 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:23 ; elapsed = 00:10:54 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:34 ; elapsed = 00:11:07 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:35 ; elapsed = 00:11:07 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:37 ; elapsed = 00:11:09 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:37 ; elapsed = 00:11:10 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MB_DSP48E1__parameterized1 | (PCIN>>17+(A*B)')' | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MB_DSP48E1__parameterized3 | PCIN+(A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1                 | (A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |AND2B1L               |    10|
|2     |BSCANE2               |     1|
|3     |BUFG                  |     7|
|4     |BUFH                  |     1|
|5     |BUFIO                 |     1|
|6     |CARRY4                |   161|
|7     |CFGLUT5               |    57|
|8     |DSP48E1               |     3|
|11    |IDELAYCTRL            |     1|
|12    |IDELAYE2              |    16|
|13    |IN_FIFO               |     2|
|14    |ISERDESE2             |    16|
|15    |LUT1                  |   616|
|16    |LUT2                  |   885|
|17    |LUT3                  |  1440|
|18    |LUT4                  |  1782|
|19    |LUT5                  |  1868|
|20    |LUT6                  |  2969|
|22    |MMCME2_ADV            |     2|
|23    |MULT_AND              |     2|
|24    |MUXCY                 |   192|
|25    |MUXCY_L               |   119|
|26    |MUXF7                 |    75|
|27    |ODDR                  |     5|
|28    |OR2L                  |     2|
|29    |OSERDESE2             |    43|
|32    |OUT_FIFO              |     4|
|34    |PHASER_IN_PHY         |     2|
|35    |PHASER_OUT_PHY        |     4|
|37    |PHASER_REF            |     1|
|38    |PHY_CONTROL           |     1|
|39    |PLLE2_ADV             |     1|
|40    |RAM16X1D              |    32|
|41    |RAM32M                |   112|
|42    |RAM32X1D              |    66|
|43    |RAMB18E1              |     1|
|44    |RAMB36E1              |     8|
|45    |SRL16                 |     2|
|46    |SRL16E                |   112|
|47    |SRLC16E               |    10|
|48    |SRLC32E               |   205|
|49    |XADC                  |     1|
|50    |XORCY                 |   121|
|51    |FD                    |    32|
|52    |FDCE                  |   240|
|53    |FDC                   |     1|
|54    |FDE                   |    32|
|55    |FDPE                  |    78|
|56    |FDR                   |    37|
|57    |FDRE                  |  7757|
|59    |FDS                   |     3|
|60    |FDSE                  |   239|
|61    |IBUF                  |     4|
|62    |IBUFG                 |     1|
|63    |IOBUFDS_INTERMDISABLE |     2|
|64    |IOBUF_INTERMDISABLE   |    16|
|65    |OBUF                  |    28|
|66    |OBUFDS                |     1|
|67    |OBUFT                 |     2|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:37 ; elapsed = 00:11:10 . Memory (MB): peak = 2483.051 ; gain = 1796.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2632 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:25 ; elapsed = 00:10:24 . Memory (MB): peak = 2483.051 ; gain = 1570.914
Synthesis Optimization Complete : Time (s): cpu = 00:09:39 ; elapsed = 00:11:14 . Memory (MB): peak = 2483.051 ; gain = 1796.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1283 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: Block_Diagram_UART_i/ila_0 UUID: a6eef0f4-7786-5b9f-96f9-a3859683065e 
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2483.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 669 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 108 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  CFGLUT5 => SRLC32E: 9 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 37 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 3 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 165 instances
  MULT_AND => LUT2: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 112 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 66 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: cd588f3e
INFO: [Common 17-83] Releasing license: Synthesis
1050 Infos, 538 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:15 ; elapsed = 00:12:01 . Memory (MB): peak = 2483.051 ; gain = 1994.703
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2483.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.runs/synth_1/Block_Diagram_UART_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.051 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file Block_Diagram_UART_wrapper_utilization_synth.rpt -pb Block_Diagram_UART_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 13:08:18 2025...
