# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../async_single_port_RAM.srcs/sources_1/new/async_single_port_RAM.v" \
"../../../../async_single_port_RAM.srcs/sim_1/new/tsetbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
