Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 13 13:49:07 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       36          
HPDR-1     Warning           Port pin direction inconsistency  16          
LUTAR-1    Warning           LUT drives async reset alert      2           
TIMING-20  Warning           Non-clocked latch                 16          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (26)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: arm_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: w_ADC_TRIG_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.175        0.000                      0                  435        0.139        0.000                      0                  435        2.000        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.175        0.000                      0                  435        0.139        0.000                      0                  435        2.000        0.000                       0                   211  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.801ns (48.968%)  route 1.877ns (51.032%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.922     2.447    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.373     2.820 r  v_DelCount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.820    v_DelCount[1]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[1]/C
                         clock pessimism              0.601     4.142    
                         clock uncertainty           -0.224     3.918    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.077     3.995    v_DelCount_reg[1]
  -------------------------------------------------------------------
                         required time                          3.995    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.801ns (49.077%)  route 1.869ns (50.923%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.914     2.439    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.373     2.812 r  v_DelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.812    v_DelCount[3]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[3]/C
                         clock pessimism              0.601     4.142    
                         clock uncertainty           -0.224     3.918    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.081     3.999    v_DelCount_reg[3]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.793ns (48.857%)  route 1.877ns (51.143%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.922     2.447    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.365     2.812 r  v_DelCount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.812    v_DelCount[2]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[2]/C
                         clock pessimism              0.601     4.142    
                         clock uncertainty           -0.224     3.918    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.118     4.036    v_DelCount_reg[2]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.794ns (48.980%)  route 1.869ns (51.020%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.914     2.439    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.366     2.805 r  v_DelCount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.805    v_DelCount[4]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[4]/C
                         clock pessimism              0.601     4.142    
                         clock uncertainty           -0.224     3.918    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.118     4.036    v_DelCount_reg[4]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 2.188ns (60.859%)  route 1.407ns (39.141%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -0.380 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.576     0.196    v_DelCount_reg_n_0_[2]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.041 r  v_DelCount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.041    v_DelCount_reg[4]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  v_DelCount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.155    v_DelCount_reg[8]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  v_DelCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.269    v_DelCount_reg[12]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.603 r  v_DelCount_reg[16]_i_4/O[1]
                         net (fo=1, routed)           0.831     2.434    v_DelCount0[14]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.303     2.737 r  v_DelCount[14]_i_1/O
                         net (fo=1, routed)           0.000     2.737    v_DelCount[14]
    SLICE_X6Y46          FDRE                                         r  v_DelCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y46          FDRE                                         r  v_DelCount_reg[14]/C
                         clock pessimism              0.576     4.117    
                         clock uncertainty           -0.224     3.893    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.081     3.974    v_DelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          3.974    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.801ns (50.898%)  route 1.737ns (49.102%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.783     2.308    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y45          LUT3 (Prop_lut3_I2_O)        0.373     2.681 r  v_DelCount[10]_i_1/O
                         net (fo=1, routed)           0.000     2.681    v_DelCount[10]
    SLICE_X6Y45          FDRE                                         r  v_DelCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y45          FDRE                                         r  v_DelCount_reg[10]/C
                         clock pessimism              0.576     4.117    
                         clock uncertainty           -0.224     3.893    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.077     3.970    v_DelCount_reg[10]
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.801ns (51.024%)  route 1.729ns (48.976%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.774     2.299    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y46          LUT3 (Prop_lut3_I1_O)        0.373     2.672 r  v_DelCount[0]_i_1/O
                         net (fo=1, routed)           0.000     2.672    v_DelCount[0]
    SLICE_X6Y46          FDRE                                         r  v_DelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y46          FDRE                                         r  v_DelCount_reg[0]/C
                         clock pessimism              0.576     4.117    
                         clock uncertainty           -0.224     3.893    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.077     3.970    v_DelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                          -2.672    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 1.801ns (50.740%)  route 1.748ns (49.260%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.794     2.319    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.373     2.692 r  v_DelCount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.692    v_DelCount[7]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
                         clock pessimism              0.601     4.142    
                         clock uncertainty           -0.224     3.918    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.079     3.997    v_DelCount_reg[7]
  -------------------------------------------------------------------
                         required time                          3.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 1.801ns (50.797%)  route 1.744ns (49.203%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.790     2.315    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.373     2.688 r  v_DelCount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.688    v_DelCount[5]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[5]/C
                         clock pessimism              0.601     4.142    
                         clock uncertainty           -0.224     3.918    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.079     3.997    v_DelCount_reg[5]
  -------------------------------------------------------------------
                         required time                          3.997    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 v_DelCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.801ns (51.136%)  route 1.721ns (48.864%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.635    -0.858    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  v_DelCount_reg[7]/Q
                         net (fo=3, routed)           0.954     0.615    v_DelCount_reg_n_0_[7]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.739 r  FSM_onehot_s_byte[1]_i_18/O
                         net (fo=1, routed)           0.000     0.739    FSM_onehot_s_byte[1]_i_18_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.140 r  FSM_onehot_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.140    FSM_onehot_s_byte_reg[1]_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.254    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.525 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.767     2.291    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y45          LUT3 (Prop_lut3_I2_O)        0.373     2.664 r  v_DelCount[11]_i_1/O
                         net (fo=1, routed)           0.000     2.664    v_DelCount[11]
    SLICE_X6Y45          FDRE                                         r  v_DelCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517     3.541    clk_out1
    SLICE_X6Y45          FDRE                                         r  v_DelCount_reg[11]/C
                         clock pessimism              0.576     4.117    
                         clock uncertainty           -0.224     3.893    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.081     3.974    v_DelCount_reg[11]
  -------------------------------------------------------------------
                         required time                          3.974    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                  1.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SETTLE_MEM.v_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.595    -0.569    clk_out1
    SLICE_X3Y44          FDRE                                         r  SETTLE_MEM.v_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SETTLE_MEM.v_Count_reg[5]/Q
                         net (fo=4, routed)           0.087    -0.340    SETTLE_MEM.v_Count_reg[5]
    SLICE_X2Y44          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  init_i_1/O
                         net (fo=1, routed)           0.000    -0.295    init_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.866    -0.805    clk_out1
    SLICE_X2Y44          FDRE                                         r  init_reg/C
                         clock pessimism              0.249    -0.556    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121    -0.435    init_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_HiBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.593    -0.571    MEM_DIST1/clk_out1
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MEM_DIST1/w_HiBYTE_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.343    MEM_DIST1/w_HiBYTE[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.298 r  MEM_DIST1/o_DATA_EMEM[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    MEM_DIST1/o_DATA_EMEM[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X2Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[0]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.438    MEM_DIST1/o_DATA_EMEM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_ADC_DATA_SIM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.592    -0.572    clk_out1
    SLICE_X7Y41          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  count_reg[12]/Q
                         net (fo=1, routed)           0.101    -0.330    count_reg_n_0_[12]
    SLICE_X5Y41          FDRE                                         r  w_ADC_DATA_SIM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.863    -0.808    clk_out1
    SLICE_X5Y41          FDRE                                         r  w_ADC_DATA_SIM_reg[12]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.072    -0.484    w_ADC_DATA_SIM_reg[12]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 w_ADC_DATA_SIM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_HiBYTE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.593    -0.571    clk_out1
    SLICE_X7Y43          FDRE                                         r  w_ADC_DATA_SIM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  w_ADC_DATA_SIM_reg[13]/Q
                         net (fo=1, routed)           0.099    -0.331    MEM_DIST1/w_HiBYTE_reg[7]_0[13]
    SLICE_X5Y42          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.863    -0.808    MEM_DIST1/clk_out1
    SLICE_X5Y42          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[5]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.066    -0.490    MEM_DIST1/w_HiBYTE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_CMPLT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.574    ext_memRW/CLK
    SLICE_X7Y37          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/Q
                         net (fo=13, routed)          0.110    -0.323    ext_memRW/ExtMem_Comm.v_Count_reg[0]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  ext_memRW/w_CMPLT_i_1/O
                         net (fo=1, routed)           0.000    -0.278    ext_memRW/w_CMPLT_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  ext_memRW/w_CMPLT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.860    -0.811    ext_memRW/CLK
    SLICE_X6Y37          FDRE                                         r  ext_memRW/w_CMPLT_reg/C
                         clock pessimism              0.250    -0.561    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.441    ext_memRW/w_CMPLT_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 w_ADC_DATA_SIM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_HiBYTE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.829%)  route 0.112ns (44.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.591    -0.573    clk_out1
    SLICE_X5Y38          FDRE                                         r  w_ADC_DATA_SIM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  w_ADC_DATA_SIM_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.320    MEM_DIST1/w_HiBYTE_reg[7]_0[8]
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[0]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.046    -0.488    MEM_DIST1/w_HiBYTE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.589    -0.575    ext_memRW/CLK
    SLICE_X5Y35          FDRE                                         r  ext_memRW/o_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  ext_memRW/o_DATA_reg[3]/Q
                         net (fo=2, routed)           0.101    -0.333    MEM_DIST1/w_iLoBYTE_reg[7]_0[3]
    SLICE_X6Y35          FDRE                                         r  MEM_DIST1/o_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.859    -0.812    MEM_DIST1/clk_out1
    SLICE_X6Y35          FDRE                                         r  MEM_DIST1/o_DATA_reg[11]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.059    -0.501    MEM_DIST1/o_DATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.589    -0.575    ext_memRW/CLK
    SLICE_X5Y35          FDRE                                         r  ext_memRW/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  ext_memRW/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.321    MEM_DIST1/w_iLoBYTE_reg[7]_0[1]
    SLICE_X7Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.859    -0.812    MEM_DIST1/clk_out1
    SLICE_X7Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[1]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.070    -0.490    MEM_DIST1/w_iLoBYTE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_ADC_DATA_SIM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.591    -0.573    clk_out1
    SLICE_X5Y39          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  count_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.316    count_reg_n_0_[0]
    SLICE_X4Y38          FDRE                                         r  w_ADC_DATA_SIM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.862    -0.809    clk_out1
    SLICE_X4Y38          FDRE                                         r  w_ADC_DATA_SIM_reg[0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.070    -0.487    w_ADC_DATA_SIM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.980%)  route 0.111ns (44.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.589    -0.575    ext_memRW/CLK
    SLICE_X5Y36          FDRE                                         r  ext_memRW/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  ext_memRW/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.111    -0.323    MEM_DIST1/w_iLoBYTE_reg[7]_0[2]
    SLICE_X7Y36          FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.859    -0.812    MEM_DIST1/clk_out1
    SLICE_X7Y36          FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.066    -0.494    MEM_DIST1/o_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y44      CMPLT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y44      CMPLT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y44      CMPLT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y44      CMPLT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y44      CMPLT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y45      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y44      SETTLE_MEM.v_Count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[4]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 3.874ns (45.115%)  route 4.713ns (54.885%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[4]_inst_i_2/G
    SLICE_X7Y34          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[4]_inst_i_2/Q
                         net (fo=1, routed)           0.796     1.355    io_COMM_BUS_OBUFT[4]_inst_i_2_n_0
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     1.479 f  io_COMM_BUS_OBUFT[4]_inst_i_1/O
                         net (fo=1, routed)           3.917     5.396    io_COMM_BUS_TRI[4]
    U5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.191     8.587 r  io_COMM_BUS_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     8.587    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 3.859ns (46.392%)  route 4.459ns (53.608%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[6]_inst_i_2/G
    SLICE_X9Y38          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[6]_inst_i_2/Q
                         net (fo=1, routed)           0.655     1.214    io_COMM_BUS_OBUFT[6]_inst_i_2_n_0
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     1.338 f  io_COMM_BUS_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           3.804     5.142    io_COMM_BUS_TRI[6]
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.176     8.318 r  io_COMM_BUS_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     8.318    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.266ns  (logic 3.968ns (48.009%)  route 4.297ns (51.991%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE                         0.000     0.000 r  arm_reg_lopt_replica/C
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_reg_lopt_replica/Q
                         net (fo=1, routed)           4.297     4.753    arm_reg_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         3.512     8.266 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.266    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[5]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 3.865ns (46.807%)  route 4.392ns (53.193%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[5]_inst_i_2/G
    SLICE_X7Y34          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[5]_inst_i_2/Q
                         net (fo=1, routed)           0.797     1.356    io_COMM_BUS_OBUFT[5]_inst_i_2_n_0
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     1.480 f  io_COMM_BUS_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           3.595     5.075    io_COMM_BUS_TRI[5]
    W4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.182     8.256 r  io_COMM_BUS_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     8.256    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.886ns (47.345%)  route 4.321ns (52.655%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[0]_inst_i_2/G
    SLICE_X7Y33          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[0]_inst_i_2/Q
                         net (fo=1, routed)           0.753     1.312    io_COMM_BUS_OBUFT[0]_inst_i_2_n_0
    SLICE_X8Y33          LUT1 (Prop_lut1_I0_O)        0.124     1.436 f  io_COMM_BUS_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           3.568     5.004    io_COMM_BUS_TRI[0]
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.203     8.207 r  io_COMM_BUS_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     8.207    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[1]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 3.858ns (47.219%)  route 4.312ns (52.781%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[1]_inst_i_2/G
    SLICE_X7Y34          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[1]_inst_i_2/Q
                         net (fo=1, routed)           0.798     1.357    io_COMM_BUS_OBUFT[1]_inst_i_2_n_0
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     1.481 f  io_COMM_BUS_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           3.514     4.995    io_COMM_BUS_TRI[1]
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.175     8.171 r  io_COMM_BUS_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     8.171    io_COMM_BUS[1]
    U3                                                                r  io_COMM_BUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_init_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 1.602ns (19.647%)  route 6.554ns (80.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.752     7.201    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.154     7.355 f  MEM_DIST1/w_init_i_2/O
                         net (fo=1, routed)           0.801     8.156    MEM_DIST1/w_init0
    SLICE_X4Y40          FDCE                                         f  MEM_DIST1/w_init_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 3.949ns (48.526%)  route 4.189ns (51.474%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[2]_inst_i_2/G
    SLICE_X6Y33          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[2]_inst_i_2/Q
                         net (fo=1, routed)           0.521     1.146    io_COMM_BUS_OBUFT[2]_inst_i_2_n_0
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     1.270 f  io_COMM_BUS_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           3.668     4.938    io_COMM_BUS_TRI[2]
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.200     8.139 r  io_COMM_BUS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.139    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            ext_memRW/w_RUN_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 1.572ns (19.329%)  route 6.563ns (80.671%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.752     7.201    ext_memRW/i_ADC_RDY_IBUF
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  ext_memRW/w_RUN_i_1/O
                         net (fo=1, routed)           0.811     8.135    ext_memRW/w_RUN0
    SLICE_X5Y40          FDCE                                         f  ext_memRW/w_RUN_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 3.853ns (47.986%)  route 4.177ns (52.014%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[7]_inst_i_2/G
    SLICE_X9Y38          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           0.656     1.215    io_COMM_BUS_OBUFT[7]_inst_i_2_n_0
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     1.339 f  io_COMM_BUS_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           3.521     4.860    io_COMM_BUS_TRI[7]
    U4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.170     8.030 r  io_COMM_BUS_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     8.030    io_COMM_BUS[7]
    U4                                                                r  io_COMM_BUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.254ns (68.425%)  route 0.117ns (31.575%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[11]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.263    IV_SAVER/sample_count_reg[11]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.371 r  IV_SAVER/sample_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.371    IV_SAVER/sample_count_reg[8]_i_1_n_4
    SLICE_X1Y41          FDCE                                         r  IV_SAVER/sample_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.254ns (68.271%)  route 0.118ns (31.729%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[15]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[15]/Q
                         net (fo=2, routed)           0.118     0.264    IV_SAVER/sample_count_reg[15]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.372 r  IV_SAVER/sample_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.372    IV_SAVER/sample_count_reg[12]_i_1_n_4
    SLICE_X1Y42          FDCE                                         r  IV_SAVER/sample_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.254ns (68.271%)  route 0.118ns (31.729%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[7]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[7]/Q
                         net (fo=2, routed)           0.118     0.264    IV_SAVER/sample_count_reg[7]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.372 r  IV_SAVER/sample_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.372    IV_SAVER/sample_count_reg[4]_i_1_n_4
    SLICE_X1Y40          FDCE                                         r  IV_SAVER/sample_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[3]/C
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[3]/Q
                         net (fo=2, routed)           0.120     0.266    IV_SAVER/sample_count_reg[3]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  IV_SAVER/sample_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    IV_SAVER/sample_count_reg[0]_i_1_n_4
    SLICE_X1Y39          FDCE                                         r  IV_SAVER/sample_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[12]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[12]/Q
                         net (fo=2, routed)           0.117     0.263    IV_SAVER/sample_count_reg[12]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.378 r  IV_SAVER/sample_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.378    IV_SAVER/sample_count_reg[12]_i_1_n_7
    SLICE_X1Y42          FDCE                                         r  IV_SAVER/sample_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[8]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[8]/Q
                         net (fo=2, routed)           0.117     0.263    IV_SAVER/sample_count_reg[8]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.378 r  IV_SAVER/sample_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.378    IV_SAVER/sample_count_reg[8]_i_1_n_7
    SLICE_X1Y41          FDCE                                         r  IV_SAVER/sample_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.257ns (67.897%)  route 0.122ns (32.103%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[14]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[14]/Q
                         net (fo=2, routed)           0.122     0.268    IV_SAVER/sample_count_reg[14]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  IV_SAVER/sample_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    IV_SAVER/sample_count_reg[12]_i_1_n_5
    SLICE_X1Y42          FDCE                                         r  IV_SAVER/sample_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[10]/C
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[10]/Q
                         net (fo=2, routed)           0.127     0.294    IV_SAVER/sample_count2_reg[10]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  IV_SAVER/sample_count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    IV_SAVER/sample_count2_reg[8]_i_1_n_5
    SLICE_X2Y41          FDCE                                         r  IV_SAVER/sample_count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[2]/C
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[2]/Q
                         net (fo=2, routed)           0.127     0.294    IV_SAVER/sample_count2_reg[2]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  IV_SAVER/sample_count2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    IV_SAVER/sample_count2_reg[0]_i_1_n_5
    SLICE_X2Y39          FDCE                                         r  IV_SAVER/sample_count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[6]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[6]/Q
                         net (fo=2, routed)           0.127     0.294    IV_SAVER/sample_count2_reg[6]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  IV_SAVER/sample_count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    IV_SAVER/sample_count2_reg[4]_i_1_n_5
    SLICE_X2Y40          FDCE                                         r  IV_SAVER/sample_count2_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_RUN_COUNT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 4.478ns (61.734%)  route 2.776ns (38.266%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.634    -0.859    MEM_DIST1/clk_out1
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.440 r  MEM_DIST1/w_CMPLT_reg/Q
                         net (fo=6, routed)           0.934     0.494    MEM_DIST1/w_CMPLT_reg_n_0
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.322     0.816 r  MEM_DIST1/o_RUN_COUNT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.842     2.658    o_RUN_COUNT_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.737     6.395 r  o_RUN_COUNT_OBUF_inst/O
                         net (fo=0)                   0.000     6.395    o_RUN_COUNT
    G17                                                               r  o_RUN_COUNT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_EMEM_HOLD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.399ns (61.691%)  route 2.732ns (38.309%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.631    -0.862    ext_memRW/CLK
    SLICE_X6Y37          FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518    -0.344 r  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           1.036     0.692    ext_memRW/w_CMPLT_reg_0
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.154     0.846 r  ext_memRW/o_EMEM_HOLD_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.696     2.542    o_EMEM_HOLD_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.727     6.268 r  o_EMEM_HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     6.268    o_EMEM_HOLD
    G19                                                               r  o_EMEM_HOLD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.042ns  (logic 3.445ns (48.926%)  route 3.597ns (51.074%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.630    -0.863    ext_memRW/CLK
    SLICE_X4Y36          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.407 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.597     3.190    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989     6.179 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.179    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 3.440ns (49.879%)  route 3.457ns (50.121%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.630    -0.863    ext_memRW/CLK
    SLICE_X4Y36          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.407 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.457     3.050    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.984     6.034 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.034    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 3.443ns (51.012%)  route 3.307ns (48.988%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.630    -0.863    ext_memRW/CLK
    SLICE_X4Y36          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.407 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.307     2.900    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.987     5.887 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.887    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 3.444ns (52.176%)  route 3.157ns (47.824%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.630    -0.863    ext_memRW/CLK
    SLICE_X4Y36          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.407 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.157     2.750    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988     5.738 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.738    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 3.454ns (53.458%)  route 3.007ns (46.542%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.630    -0.863    ext_memRW/CLK
    SLICE_X4Y36          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.407 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.007     2.600    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.998     5.598 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.598    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 3.444ns (54.657%)  route 2.857ns (45.343%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.630    -0.863    ext_memRW/CLK
    SLICE_X4Y36          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.407 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           2.857     2.450    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988     5.438 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.438    io_Mem_IO_ext[2]
    W14                                                               r  io_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 3.445ns (54.836%)  route 2.837ns (45.164%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.630    -0.863    ext_memRW/CLK
    SLICE_X4Y36          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.407 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           2.837     2.430    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989     5.419 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.419    io_Mem_IO_ext[0]
    W15                                                               r  io_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_DATA_TO_ERAM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.180ns  (logic 3.438ns (55.627%)  route 2.742ns (44.373%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.633    -0.860    ext_memRW/CLK
    SLICE_X3Y36          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/o_DATA_TO_ERAM_reg[1]/Q
                         net (fo=1, routed)           2.742     2.338    gen_io_port_extRam[1].IOBUF_inst/I
    W13                  OBUFT (Prop_obuft_I_O)       2.982     5.320 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.320    io_Mem_IO_ext[1]
    W13                                                               r  io_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arm_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.881ns  (logic 0.418ns (47.458%)  route 0.463ns (52.542%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.450    -1.526    clk_out1
    SLICE_X8Y44          FDRE                                         r  CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.418    -1.108 f  CMPLT_reg/Q
                         net (fo=3, routed)           0.463    -0.645    CMPLT
    SLICE_X9Y44          FDCE                                         f  arm_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arm_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.946ns  (logic 0.418ns (44.178%)  route 0.528ns (55.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.450    -1.526    clk_out1
    SLICE_X8Y44          FDRE                                         r  CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.418    -1.108 f  CMPLT_reg/Q
                         net (fo=3, routed)           0.528    -0.579    CMPLT
    SLICE_X9Y46          FDCE                                         f  arm_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[5]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.462ns (42.855%)  route 0.616ns (57.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X7Y36          FDRE                                         r  MEM_DIST1/o_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.367    -1.097 f  MEM_DIST1/o_DATA_reg[5]/Q
                         net (fo=1, routed)           0.335    -0.761    MEM_DIST1/o_DATA_reg_n_0_[5]
    SLICE_X7Y36          LUT3 (Prop_lut3_I0_O)        0.095    -0.666 r  MEM_DIST1/io_COMM_BUS_OBUFT[5]_inst_i_3/O
                         net (fo=1, routed)           0.281    -0.386    MEM_DIST1_n_13
    SLICE_X7Y34          LDCE                                         r  io_COMM_BUS_OBUFT[5]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[1]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.148ns  (logic 0.518ns (45.112%)  route 0.630ns (54.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X6Y35          FDRE                                         r  MEM_DIST1/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.418    -1.046 f  MEM_DIST1/o_DATA_reg[1]/Q
                         net (fo=1, routed)           0.354    -0.691    MEM_DIST1/o_DATA_reg_n_0_[1]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.100    -0.591 r  MEM_DIST1/io_COMM_BUS_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.276    -0.315    MEM_DIST1_n_17
    SLICE_X7Y34          LDCE                                         r  io_COMM_BUS_OBUFT[1]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[12]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.217ns  (logic 0.518ns (42.566%)  route 0.699ns (57.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.446    -1.530    MEM_DIST1/clk_out1
    SLICE_X8Y37          FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.418    -1.112 f  MEM_DIST1/o_DATA_reg[12]/Q
                         net (fo=1, routed)           0.423    -0.688    MEM_DIST1/o_DATA_reg_n_0_[12]
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.100    -0.588 r  MEM_DIST1/io_COMM_BUS_OBUFT[12]_inst_i_3/O
                         net (fo=1, routed)           0.276    -0.313    MEM_DIST1_n_6
    SLICE_X9Y38          LDCE                                         r  io_COMM_BUS_OBUFT[12]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[10]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.183ns  (logic 0.467ns (39.488%)  route 0.716ns (60.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X7Y36          FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.367    -1.097 f  MEM_DIST1/o_DATA_reg[10]/Q
                         net (fo=1, routed)           0.556    -0.540    MEM_DIST1/o_DATA_reg_n_0_[10]
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.100    -0.440 r  MEM_DIST1/io_COMM_BUS_OBUFT[10]_inst_i_3/O
                         net (fo=1, routed)           0.159    -0.281    MEM_DIST1_n_8
    SLICE_X9Y37          LDCE                                         r  io_COMM_BUS_OBUFT[10]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[2]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.382ns  (logic 0.518ns (37.484%)  route 0.864ns (62.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X6Y35          FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.418    -1.046 f  MEM_DIST1/o_DATA_reg[2]/Q
                         net (fo=1, routed)           0.583    -0.462    MEM_DIST1/o_DATA_reg_n_0_[2]
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.100    -0.362 r  MEM_DIST1/io_COMM_BUS_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.281    -0.082    MEM_DIST1_n_16
    SLICE_X6Y33          LDCE                                         r  io_COMM_BUS_OBUFT[2]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[4]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.391ns  (logic 0.467ns (33.568%)  route 0.924ns (66.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X7Y36          FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.367    -1.097 f  MEM_DIST1/o_DATA_reg[4]/Q
                         net (fo=1, routed)           0.529    -0.567    MEM_DIST1/o_DATA_reg_n_0_[4]
    SLICE_X7Y36          LUT3 (Prop_lut3_I0_O)        0.100    -0.467 r  MEM_DIST1/io_COMM_BUS_OBUFT[4]_inst_i_3/O
                         net (fo=1, routed)           0.395    -0.072    MEM_DIST1_n_14
    SLICE_X7Y34          LDCE                                         r  io_COMM_BUS_OBUFT[4]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[7]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.407ns  (logic 0.488ns (34.673%)  route 0.919ns (65.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/o_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.367    -1.095 f  MEM_DIST1/o_DATA_reg[7]/Q
                         net (fo=1, routed)           0.757    -0.337    MEM_DIST1/o_DATA_reg_n_0_[7]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.121    -0.216 r  MEM_DIST1/io_COMM_BUS_OBUFT[7]_inst_i_3/O
                         net (fo=1, routed)           0.162    -0.054    MEM_DIST1_n_11
    SLICE_X9Y38          LDCE                                         r  io_COMM_BUS_OBUFT[7]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[14]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.419ns  (logic 0.467ns (32.913%)  route 0.952ns (67.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.367    -1.095 f  MEM_DIST1/o_DATA_reg[14]/Q
                         net (fo=1, routed)           0.554    -0.540    MEM_DIST1/o_DATA_reg_n_0_[14]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.100    -0.440 r  MEM_DIST1/io_COMM_BUS_OBUFT[14]_inst_i_3/O
                         net (fo=1, routed)           0.397    -0.043    MEM_DIST1_n_4
    SLICE_X8Y42          LDCE                                         r  io_COMM_BUS_OBUFT[14]_inst_i_2/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           275 Endpoints
Min Delay           275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_HiBYTE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.572ns (19.617%)  route 6.444ns (80.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.302     6.750    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.142     8.016    MEM_DIST1/w_LoBYTE_2
    SLICE_X5Y42          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.516    -1.460    MEM_DIST1/clk_out1
    SLICE_X5Y42          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[4]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_HiBYTE_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.572ns (19.617%)  route 6.444ns (80.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.302     6.750    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.142     8.016    MEM_DIST1/w_LoBYTE_2
    SLICE_X5Y42          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.516    -1.460    MEM_DIST1/clk_out1
    SLICE_X5Y42          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[5]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[10]
                            (input port)
  Destination:            v_DelCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.001ns  (logic 2.768ns (34.600%)  route 5.232ns (65.400%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  i_SAMPLE_F[10] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[10]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  i_SAMPLE_F_IBUF[10]_inst/O
                         net (fo=2, routed)           4.310     5.760    i_SAMPLE_F_IBUF[10]
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.124     5.884 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     5.884    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.434 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.434    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.705 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.922     7.628    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.373     8.001 r  v_DelCount[1]_i_1/O
                         net (fo=1, routed)           0.000     8.001    v_DelCount[1]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517    -1.459    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[1]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.572ns (19.659%)  route 6.427ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.302     6.750    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.125     7.999    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.518    -1.458    MEM_DIST1/clk_out1
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[12]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.572ns (19.659%)  route 6.427ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.302     6.750    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.125     7.999    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.518    -1.458    MEM_DIST1/clk_out1
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.572ns (19.659%)  route 6.427ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.302     6.750    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.125     7.999    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.518    -1.458    MEM_DIST1/clk_out1
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[14]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.572ns (19.659%)  route 6.427ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.302     6.750    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.125     7.999    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.518    -1.458    MEM_DIST1/clk_out1
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[15]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[10]
                            (input port)
  Destination:            v_DelCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.993ns  (logic 2.760ns (34.534%)  route 5.232ns (65.466%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  i_SAMPLE_F[10] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[10]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  i_SAMPLE_F_IBUF[10]_inst/O
                         net (fo=2, routed)           4.310     5.760    i_SAMPLE_F_IBUF[10]
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.124     5.884 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     5.884    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.434 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.434    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.705 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.922     7.628    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.365     7.993 r  v_DelCount[2]_i_1/O
                         net (fo=1, routed)           0.000     7.993    v_DelCount[2]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517    -1.459    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[2]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[10]
                            (input port)
  Destination:            v_DelCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.992ns  (logic 2.768ns (34.635%)  route 5.224ns (65.365%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  i_SAMPLE_F[10] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[10]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  i_SAMPLE_F_IBUF[10]_inst/O
                         net (fo=2, routed)           4.310     5.760    i_SAMPLE_F_IBUF[10]
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.124     5.884 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     5.884    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.434 r  FSM_onehot_s_byte_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.434    FSM_onehot_s_byte_reg[1]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.705 f  FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=19, routed)          0.914     7.619    FSM_onehot_s_byte_reg[1]_i_2_n_3
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.373     7.992 r  v_DelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     7.992    v_DelCount[3]
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.517    -1.459    clk_out1
    SLICE_X6Y44          FDRE                                         r  v_DelCount_reg[3]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.572ns (19.681%)  route 6.418ns (80.319%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=44, routed)          5.302     6.750    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.116     7.990    MEM_DIST1/w_LoBYTE_2
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         1.518    -1.458    MEM_DIST1/clk_out1
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.191ns (63.886%)  route 0.108ns (36.114%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[0]/C
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[0]/Q
                         net (fo=2, routed)           0.108     0.254    IV_SAVER/sample_count_reg[0]
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.045     0.299 r  IV_SAVER/w_LoADDR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[0]
    SLICE_X0Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X0Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[0]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[8]/C
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[8]/Q
                         net (fo=2, routed)           0.094     0.261    IV_SAVER/sample_count2_reg[8]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.306 r  IV_SAVER/w_LoADDR[8]_i_1/O
                         net (fo=1, routed)           0.000     0.306    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[8]
    SLICE_X3Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X3Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[8]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.407%)  route 0.142ns (42.593%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[6]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[6]/Q
                         net (fo=2, routed)           0.142     0.288    IV_SAVER/sample_count_reg[6]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  IV_SAVER/w_LoADDR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[6]
    SLICE_X3Y40          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X3Y40          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[6]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.191ns (53.792%)  route 0.164ns (46.208%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[4]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[4]/Q
                         net (fo=2, routed)           0.164     0.310    IV_SAVER/sample_count_reg[4]
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.045     0.355 r  IV_SAVER/w_LoADDR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[4]
    SLICE_X0Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X0Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.213ns (59.331%)  route 0.146ns (40.669%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[13]/C
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[13]/Q
                         net (fo=2, routed)           0.146     0.313    IV_SAVER/sample_count2_reg[13]
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.046     0.359 r  IV_SAVER/w_LoADDR[13]_i_1/O
                         net (fo=1, routed)           0.000     0.359    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[13]
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.213ns (59.331%)  route 0.146ns (40.669%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[9]/C
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[9]/Q
                         net (fo=2, routed)           0.146     0.313    IV_SAVER/sample_count2_reg[9]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.046     0.359 r  IV_SAVER/w_LoADDR[9]_i_1/O
                         net (fo=1, routed)           0.000     0.359    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[9]
    SLICE_X3Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X3Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[9]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.212ns (59.041%)  route 0.147ns (40.959%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[2]/C
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[2]/Q
                         net (fo=2, routed)           0.147     0.314    IV_SAVER/sample_count2_reg[2]
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  IV_SAVER/w_LoADDR[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[2]
    SLICE_X3Y40          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X3Y40          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[2]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.215ns (58.523%)  route 0.152ns (41.477%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[11]/C
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count2_reg[11]/Q
                         net (fo=2, routed)           0.152     0.319    IV_SAVER/sample_count2_reg[11]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.048     0.367 r  IV_SAVER/w_LoADDR[11]_i_1/O
                         net (fo=1, routed)           0.000     0.367    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[11]
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[11]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.191ns (49.991%)  route 0.191ns (50.009%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[14]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[14]/Q
                         net (fo=2, routed)           0.191     0.337    IV_SAVER/sample_count_reg[14]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045     0.382 r  IV_SAVER/w_LoADDR[14]_i_1/O
                         net (fo=1, routed)           0.000     0.382    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[14]
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X3Y42          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[14]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.192ns (49.830%)  route 0.193ns (50.170%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[3]/C
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[3]/Q
                         net (fo=2, routed)           0.193     0.339    IV_SAVER/sample_count_reg[3]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.046     0.385 r  IV_SAVER/w_LoADDR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.385    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[3]
    SLICE_X3Y40          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=209, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X3Y40          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[3]/C





