{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 22:00:26 2017 " "Info: Processing started: Tue Oct 24 22:00:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multiplier -c Multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multiplier -c Multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a0 out_2\[0\] 16.964 ns Longest " "Info: Longest tpd from source pin \"a0\" to destination pin \"out_2\[0\]\" is 16.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a0 1 PIN PIN_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 14; PIN Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "Block_Schematic.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { { 152 88 256 168 "a0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.410 ns) 3.477 ns Block2:inst\|FullAdder:inst9\|sum~1 2 COMB LCCOMB_X8_Y16_N28 2 " "Info: 2: + IC(2.068 ns) + CELL(0.410 ns) = 3.477 ns; Loc. = LCCOMB_X8_Y16_N28; Fanout = 2; COMB Node = 'Block2:inst\|FullAdder:inst9\|sum~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { a0 Block2:inst|FullAdder:inst9|sum~1 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.149 ns Block2:inst\|FullAdder:inst\|cout~0 3 COMB LCCOMB_X8_Y16_N24 2 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 4.149 ns; Loc. = LCCOMB_X8_Y16_N24; Fanout = 2; COMB Node = 'Block2:inst\|FullAdder:inst\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Block2:inst|FullAdder:inst9|sum~1 Block2:inst|FullAdder:inst|cout~0 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 4.853 ns Block2:inst\|FullAdder:inst7\|cout~0 4 COMB LCCOMB_X8_Y16_N30 2 " "Info: 4: + IC(0.267 ns) + CELL(0.437 ns) = 4.853 ns; Loc. = LCCOMB_X8_Y16_N30; Fanout = 2; COMB Node = 'Block2:inst\|FullAdder:inst7\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Block2:inst|FullAdder:inst|cout~0 Block2:inst|FullAdder:inst7|cout~0 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.420 ns) 6.028 ns Block2:inst\|FullAdder:inst8\|sum~0 5 COMB LCCOMB_X8_Y13_N22 2 " "Info: 5: + IC(0.755 ns) + CELL(0.420 ns) = 6.028 ns; Loc. = LCCOMB_X8_Y13_N22; Fanout = 2; COMB Node = 'Block2:inst\|FullAdder:inst8\|sum~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { Block2:inst|FullAdder:inst7|cout~0 Block2:inst|FullAdder:inst8|sum~0 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.393 ns) 7.342 ns Block2:inst\|FullAdder:inst10\|sum~5 6 COMB LCCOMB_X16_Y13_N10 2 " "Info: 6: + IC(0.921 ns) + CELL(0.393 ns) = 7.342 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'Block2:inst\|FullAdder:inst10\|sum~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Block2:inst|FullAdder:inst8|sum~0 Block2:inst|FullAdder:inst10|sum~5 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.752 ns Block2:inst\|FullAdder:inst10\|sum~6 7 COMB LCCOMB_X16_Y13_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 7.752 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'Block2:inst\|FullAdder:inst10\|sum~6'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Block2:inst|FullAdder:inst10|sum~5 Block2:inst|FullAdder:inst10|sum~6 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.414 ns) 8.431 ns Block2:inst\|FullAdder:inst14\|sum~5 8 COMB LCCOMB_X16_Y13_N20 2 " "Info: 8: + IC(0.265 ns) + CELL(0.414 ns) = 8.431 ns; Loc. = LCCOMB_X16_Y13_N20; Fanout = 2; COMB Node = 'Block2:inst\|FullAdder:inst14\|sum~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Block2:inst|FullAdder:inst10|sum~6 Block2:inst|FullAdder:inst14|sum~5 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.502 ns Block2:inst\|FullAdder:inst14\|sum~7 9 COMB LCCOMB_X16_Y13_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.502 ns; Loc. = LCCOMB_X16_Y13_N22; Fanout = 1; COMB Node = 'Block2:inst\|FullAdder:inst14\|sum~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Block2:inst|FullAdder:inst14|sum~5 Block2:inst|FullAdder:inst14|sum~7 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.912 ns Block2:inst\|FullAdder:inst14\|sum~8 10 COMB LCCOMB_X16_Y13_N24 7 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 8.912 ns; Loc. = LCCOMB_X16_Y13_N24; Fanout = 7; COMB Node = 'Block2:inst\|FullAdder:inst14\|sum~8'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Block2:inst|FullAdder:inst14|sum~7 Block2:inst|FullAdder:inst14|sum~8 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(0.438 ns) 13.425 ns Seg_Display_Two:inst4\|Mux13~0 11 COMB LCCOMB_X64_Y5_N12 1 " "Info: 11: + IC(4.075 ns) + CELL(0.438 ns) = 13.425 ns; Loc. = LCCOMB_X64_Y5_N12; Fanout = 1; COMB Node = 'Seg_Display_Two:inst4\|Mux13~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.513 ns" { Block2:inst|FullAdder:inst14|sum~8 Seg_Display_Two:inst4|Mux13~0 } "NODE_NAME" } } { "Seg_Display_Two.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Seg_Display_Two.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(2.789 ns) 16.964 ns out_2\[0\] 12 PIN PIN_V20 0 " "Info: 12: + IC(0.750 ns) + CELL(2.789 ns) = 16.964 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'out_2\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.539 ns" { Seg_Display_Two:inst4|Mux13~0 out_2[0] } "NODE_NAME" } } { "Block_Schematic.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { { 248 872 1048 264 "out_2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.611 ns ( 44.87 % ) " "Info: Total cell delay = 7.611 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.353 ns ( 55.13 % ) " "Info: Total interconnect delay = 9.353 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.964 ns" { a0 Block2:inst|FullAdder:inst9|sum~1 Block2:inst|FullAdder:inst|cout~0 Block2:inst|FullAdder:inst7|cout~0 Block2:inst|FullAdder:inst8|sum~0 Block2:inst|FullAdder:inst10|sum~5 Block2:inst|FullAdder:inst10|sum~6 Block2:inst|FullAdder:inst14|sum~5 Block2:inst|FullAdder:inst14|sum~7 Block2:inst|FullAdder:inst14|sum~8 Seg_Display_Two:inst4|Mux13~0 out_2[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.964 ns" { a0 {} a0~combout {} Block2:inst|FullAdder:inst9|sum~1 {} Block2:inst|FullAdder:inst|cout~0 {} Block2:inst|FullAdder:inst7|cout~0 {} Block2:inst|FullAdder:inst8|sum~0 {} Block2:inst|FullAdder:inst10|sum~5 {} Block2:inst|FullAdder:inst10|sum~6 {} Block2:inst|FullAdder:inst14|sum~5 {} Block2:inst|FullAdder:inst14|sum~7 {} Block2:inst|FullAdder:inst14|sum~8 {} Seg_Display_Two:inst4|Mux13~0 {} out_2[0] {} } { 0.000ns 0.000ns 2.068ns 0.252ns 0.267ns 0.755ns 0.921ns 0.000ns 0.265ns 0.000ns 0.000ns 4.075ns 0.750ns } { 0.000ns 0.999ns 0.410ns 0.420ns 0.437ns 0.420ns 0.393ns 0.410ns 0.414ns 0.071ns 0.410ns 0.438ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 22:00:26 2017 " "Info: Processing ended: Tue Oct 24 22:00:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
