

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Tue Jan  7 20:04:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13601|  13601|  13601|  13601|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  13600|  13600|      1700|          -|          -|     8|    no    |
        | + Loop 1.1          |     16|     16|         2|          -|          -|     8|    no    |
        | + Loop 1.2          |   1680|   1680|       240|          -|          -|     7|    no    |
        |  ++ Loop 1.2.1      |    238|    238|        34|          -|          -|     7|    no    |
        |   +++ Loop 1.2.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 2 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_1 = alloca [16 x i15], align 2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 12 'alloca' 'kernel_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i9 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 15 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %phi_mul1 to i10" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 16 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln24 = add i9 %phi_mul1, 49" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 20 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %6, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 22 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_2 = getelementptr [8 x i14]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 23 'getelementptr' 'SeparableConv2D_2_b_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i14* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 24 'load' 'SeparableConv2D_2_b_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i14* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 27 'load' 'SeparableConv2D_2_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i14 %SeparableConv2D_2_b_3 to i23" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 28 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln28, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %3 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 32 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 33 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader6.preheader, label %3" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %i_0 to i6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln28 = add i6 %zext_ln28_3, %shl_ln" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 37 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i6 %add_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_w_2 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln28_4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'getelementptr' 'SeparableConv2D_2_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'load' 'SeparableConv2D_2_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 41 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'load' 'SeparableConv2D_2_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_buffer_addr = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'getelementptr' 'kernel_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.32ns)   --->   "store i15 %SeparableConv2D_2_w_3, i15* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.82>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 47 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln31 = icmp eq i3 %out_h_0, -1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 48 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 49 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 50 'add' 'out_h' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'zext' 'zext_ln37_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 53 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i6 %shl_ln2 to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 54 'zext' 'zext_ln37_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.82ns)   --->   "%sub_ln37 = sub i7 %zext_ln37_8, %zext_ln37_7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 55 'sub' 'sub_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 56 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.87>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ %out_w, %5 ], [ 0, %.preheader5.preheader ]"   --->   Operation 58 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln33 = icmp eq i3 %out_w_0, -1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 59 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 60 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.65ns)   --->   "%out_w = add i3 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 61 'add' 'out_w' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 63 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln37 = add i7 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 64 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i7 %add_ln37 to i10" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 65 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 66 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 67 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.07>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %4 ], [ %zext_ln34, %.preheader.preheader ]"   --->   Operation 68 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ %add_ln37_6, %4 ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 70 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i9 %phi_mul to i10" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 71 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 72 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 73 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.73ns)   --->   "%in_d = add i4 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 74 'add' 'in_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %5, label %4" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln37_6 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 76 'add' 'add_ln37_6' <Predicate = (!icmp_ln35)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln37_1 = add i10 %zext_ln35_3, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 77 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln37_7 = sext i10 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 78 'sext' 'sext_ln37_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i32 %sext_ln37_7 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 79 'zext' 'zext_ln37_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_6" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 80 'getelementptr' 'input_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer_0, i32 22)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 82 'bitselect' 'tmp' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i23 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 83 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 84 'xor' 'xor_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 85 'select' 'select_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 86 'and' 'and_ln43' <Predicate = (icmp_ln35)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln43 = add i10 %zext_ln24, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 87 'add' 'add_ln43' <Predicate = (icmp_ln35)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i10 %add_ln43 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 88 'sext' 'sext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 89 'zext' 'zext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 90 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 91 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 92 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 93 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %in_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 94 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_buffer_addr_2 = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 95 'getelementptr' 'kernel_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (2.32ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr_2, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 96 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 10 <SV = 8> <Delay = 8.70>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln37_8 = sext i16 %input_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 97 'sext' 'sext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/2] (2.32ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr_2, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln37_10 = sext i15 %kernel_buffer_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 99 'sext' 'sext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i31 %sext_ln37_8, %sext_ln37_10" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 100 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = call i18 @_ssdm_op_PartSelect.i18.i31.i32.i32(i31 %mul_ln37, i32 13, i32 30)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.28>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln37_9 = sext i18 %tmp_2 to i23" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 102 'sext' 'sext_ln37_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (2.28ns)   --->   "%buffer = add i23 %buffer_0, %sext_ln37_9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 103 'add' 'buffer' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:24) [8]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:24) [8]  (0 ns)
	'getelementptr' operation ('SeparableConv2D_2_b_2', ../layers_c/pointwise_conv2d.cpp:25) [18]  (0 ns)
	'load' operation ('SeparableConv2D_2_b_3', ../layers_c/pointwise_conv2d.cpp:25) on array 'SeparableConv2D_2_b_s' [19]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('SeparableConv2D_2_b_3', ../layers_c/pointwise_conv2d.cpp:25) on array 'SeparableConv2D_2_b_s' [19]  (3.25 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../layers_c/pointwise_conv2d.cpp:26) [25]  (0 ns)
	'add' operation ('add_ln28', ../layers_c/pointwise_conv2d.cpp:28) [32]  (1.83 ns)
	'getelementptr' operation ('SeparableConv2D_2_w_2', ../layers_c/pointwise_conv2d.cpp:28) [34]  (0 ns)
	'load' operation ('SeparableConv2D_2_w_3', ../layers_c/pointwise_conv2d.cpp:28) on array 'SeparableConv2D_2_w_s' [35]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('SeparableConv2D_2_w_3', ../layers_c/pointwise_conv2d.cpp:28) on array 'SeparableConv2D_2_w_s' [35]  (3.25 ns)
	'store' operation ('store_ln28', ../layers_c/pointwise_conv2d.cpp:28) of variable 'SeparableConv2D_2_w_3', ../layers_c/pointwise_conv2d.cpp:28 on array 'kernel_buffer', ../layers_c/pointwise_conv2d.cpp:20 [38]  (2.32 ns)

 <State 6>: 1.83ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/pointwise_conv2d.cpp:31) [43]  (0 ns)
	'sub' operation ('sub_ln37', ../layers_c/pointwise_conv2d.cpp:37) [52]  (1.83 ns)

 <State 7>: 1.87ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/pointwise_conv2d.cpp:33) [55]  (0 ns)
	'add' operation ('add_ln37', ../layers_c/pointwise_conv2d.cpp:37) [62]  (1.87 ns)

 <State 8>: 5.08ns
The critical path consists of the following:
	'phi' operation ('phi_mul', ../layers_c/pointwise_conv2d.cpp:37) with incoming values : ('add_ln37_6', ../layers_c/pointwise_conv2d.cpp:37) [68]  (0 ns)
	'add' operation ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [76]  (1.82 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [79]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [80]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [80]  (3.25 ns)

 <State 10>: 8.7ns
The critical path consists of the following:
	'load' operation ('kernel_buffer_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'kernel_buffer', ../layers_c/pointwise_conv2d.cpp:20 [84]  (2.32 ns)
	'mul' operation of DSP[86] ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) [86]  (6.38 ns)

 <State 11>: 2.28ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:37) [89]  (2.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
