{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627306384598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627306384599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 26 10:33:04 2021 " "Processing started: Mon Jul 26 10:33:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627306384599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306384599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gfex_toy -c gfex_toy " "Command: quartus_map --read_settings_files=on --write_settings_files=off gfex_toy -c gfex_toy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306384599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627306385012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627306385012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jet_engine_tb-sim " "Found design unit 1: jet_engine_tb-sim" {  } { { "../jet_engine_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395595 ""} { "Info" "ISGN_ENTITY_NAME" "1 jet_engine_tb " "Found entity 1: jet_engine_tb" {  } { { "../jet_engine_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306395595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jet_engine-rtl " "Found design unit 1: jet_engine-rtl" {  } { { "../jet_engine.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395597 ""} { "Info" "ISGN_ENTITY_NAME" "1 jet_engine " "Found entity 1: jet_engine" {  } { { "../jet_engine.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306395597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfex_2_tb-sim " "Found design unit 1: gfex_2_tb-sim" {  } { { "../gfex_2_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395599 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfex_2_tb " "Found entity 1: gfex_2_tb" {  } { { "../gfex_2_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306395599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfex_2-rtl " "Found design unit 1: gfex_2-rtl" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395601 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfex_2 " "Found entity 1: gfex_2" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306395601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306395601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gfex_2 " "Elaborating entity \"gfex_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627306395739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "jet_engine jet_engine:jet_engine0 A:rtl " "Elaborating entity \"jet_engine\" using architecture \"A:rtl\" for hierarchy \"jet_engine:jet_engine0\"" {  } { { "../gfex_2.vhd" "jet_engine0" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627306395787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[1\] GND " "Pin \"jet_engine_number\[1\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[2\] GND " "Pin \"jet_engine_number\[2\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[3\] GND " "Pin \"jet_engine_number\[3\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[4\] GND " "Pin \"jet_engine_number\[4\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[5\] GND " "Pin \"jet_engine_number\[5\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[6\] GND " "Pin \"jet_engine_number\[6\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[7\] GND " "Pin \"jet_engine_number\[7\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[8\] GND " "Pin \"jet_engine_number\[8\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[9\] GND " "Pin \"jet_engine_number\[9\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[10\] GND " "Pin \"jet_engine_number\[10\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[11\] GND " "Pin \"jet_engine_number\[11\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[12\] GND " "Pin \"jet_engine_number\[12\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[13\] GND " "Pin \"jet_engine_number\[13\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[14\] GND " "Pin \"jet_engine_number\[14\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[15\] GND " "Pin \"jet_engine_number\[15\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[16\] GND " "Pin \"jet_engine_number\[16\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[17\] GND " "Pin \"jet_engine_number\[17\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[18\] GND " "Pin \"jet_engine_number\[18\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[19\] GND " "Pin \"jet_engine_number\[19\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[20\] GND " "Pin \"jet_engine_number\[20\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[21\] GND " "Pin \"jet_engine_number\[21\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[22\] GND " "Pin \"jet_engine_number\[22\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[23\] GND " "Pin \"jet_engine_number\[23\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[24\] GND " "Pin \"jet_engine_number\[24\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[25\] GND " "Pin \"jet_engine_number\[25\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[26\] GND " "Pin \"jet_engine_number\[26\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[27\] GND " "Pin \"jet_engine_number\[27\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[28\] GND " "Pin \"jet_engine_number\[28\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[29\] GND " "Pin \"jet_engine_number\[29\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jet_engine_number\[30\] GND " "Pin \"jet_engine_number\[30\]\" is stuck at GND" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627306397711 "|gfex_2|jet_engine_number[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627306397711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627306397902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627306399263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627306399263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627306399873 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627306399873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627306399873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627306399873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627306399890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 26 10:33:19 2021 " "Processing ended: Mon Jul 26 10:33:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627306399890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627306399890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627306399890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306399890 ""}
