# Day 5

Loading from CTS stage we read LEF, DEF, DB and Verilog file. 

![image](https://github.com/user-attachments/assets/ccd94452-d5ba-4c1b-9f05-b4b0e5453e83)

## Hold Time and Setup time : 

![image](https://github.com/user-attachments/assets/720a4ab8-5e0e-4ac3-aa2f-005ef938a9ee)

![image](https://github.com/user-attachments/assets/f9880cd3-c207-463c-8375-dbc4d09395f1)

## PDN GEN STEP

![image](https://github.com/user-attachments/assets/19032c3a-d3bd-4c33-a45e-7ff478425ab6)

![image](https://github.com/user-attachments/assets/8a16755e-2224-4fb1-86a6-cec49f4f35a8)

![image](https://github.com/user-attachments/assets/1fa3521a-4713-4769-817c-7dcc2ddb70a3)


## Routing 

![image](https://github.com/user-attachments/assets/f1e5aa7b-9948-495f-adda-a256dca6fe8a)

![image](https://github.com/user-attachments/assets/868820f5-eec5-431f-9c9b-17e5ee76a418)
