$date
  Tue Oct 31 16:25:11 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module fsm $end
$var reg 1 ! x $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 2 $ y[1:0] $end
$var reg 1 % z $end
$var reg 3 & state[2:0] $end
$comment ps is not handled $end
$comment ns is not handled $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
bUU $
0%
b000 &
