
*** Running vivado
    with args -log INTT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source INTT.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source INTT.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 404.938 ; gain = 74.551
Command: read_checkpoint -auto_incremental -incremental C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/utils_1/imports/synth_1/DIV2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/utils_1/imports/synth_1/DIV2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top INTT -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29348
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.066 ; gain = 398.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'INTT' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/counter.v:23]
	Parameter BW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:77]
INFO: [Synth 8-6157] synthesizing module 'BUA' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/BUA.sv:23]
	Parameter BW bound to: 48 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UBU' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/UBU.v:23]
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
	Parameter N bound to: 15 - type: integer 
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mod_Sub' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Sub.v:23]
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mod_Sub' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Sub.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mod_Add' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Add.v:23]
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mod_Add' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Add.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mod_Mul' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Mul.v:23]
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
	Parameter N bound to: 4 - type: integer 
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
	Parameter N bound to: 4 - type: integer 
	Parameter BW bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba48' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba48.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
	Parameter A_WIDTH bound to: 17 - type: integer 
	Parameter B_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiply__parameterized0' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
	Parameter A_WIDTH bound to: 16 - type: integer 
	Parameter B_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply__parameterized0' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba48' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba48.v:23]
INFO: [Synth 8-6157] synthesizing module 'modred' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/modred.v:23]
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized2' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
	Parameter N bound to: 8 - type: integer 
	Parameter BW bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized2' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba51' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba51.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiply__parameterized1' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
	Parameter A_WIDTH bound to: 18 - type: integer 
	Parameter B_WIDTH bound to: 18 - type: integer 
	Parameter OUT_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply__parameterized1' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba51' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba51.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modred' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/modred.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mod_Mul' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Mul.v:23]
INFO: [Synth 8-6157] synthesizing module 'DIV2' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/DIV2.v:23]
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DIV2' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/DIV2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UBU' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/UBU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUA' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/BUA.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'INTT' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.195 ; gain = 494.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.195 ; gain = 494.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.195 ; gain = 494.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2229.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2370.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 2370.938 ; gain = 0.016
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.938 ; gain = 636.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.938 ; gain = 636.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.938 ; gain = 636.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/utils_1/imports/synth_1/DIV2.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.938 ; gain = 636.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.938 ; gain = 636.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'INTT'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                  STAGE1 |                              001 |                              001
                  STAGE2 |                              010 |                              010
                  STAGE3 |                              011 |                              011
                    DONE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'INTT'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'A0_reg_reg[3]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'A0_reg_reg[2]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'A0_reg_reg[1]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'A0_reg_reg[0]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'A1_reg_reg[3]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'A1_reg_reg[2]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'A1_reg_reg[1]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'A1_reg_reg[0]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'inv_psi_reg_reg[3]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'inv_psi_reg_reg[2]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'inv_psi_reg_reg[1]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'inv_psi_reg_reg[0]' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/INTT.sv:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.938 ; gain = 636.738
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input  102 Bit       Adders := 16    
	   5 Input  102 Bit       Adders := 8     
	   3 Input  102 Bit       Adders := 16    
	   4 Input   96 Bit       Adders := 8     
	   5 Input   96 Bit       Adders := 4     
	   3 Input   96 Bit       Adders := 8     
	   3 Input   50 Bit       Adders := 4     
	   4 Input   49 Bit       Adders := 4     
	   2 Input   49 Bit       Adders := 4     
	   3 Input   48 Bit       Adders := 12    
	   2 Input   48 Bit       Adders := 16    
	   2 Input   18 Bit       Adders := 48    
	   2 Input   17 Bit       Adders := 24    
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	              102 Bit    Registers := 16    
	               96 Bit    Registers := 44    
	               51 Bit    Registers := 20    
	               50 Bit    Registers := 20    
	               48 Bit    Registers := 180   
	               36 Bit    Registers := 32    
	               34 Bit    Registers := 20    
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 48    
	   5 Input   48 Bit        Muxes := 12    
	   2 Input   35 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C+A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (A*B)'.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2370.938 ; gain = 636.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply    | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply    | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply    | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply    | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2728.246 ; gain = 994.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 2789.738 ; gain = 1055.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2809.230 ; gain = 1075.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 2848.848 ; gain = 1114.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 2848.848 ; gain = 1114.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2848.848 ; gain = 1114.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2848.848 ; gain = 1114.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2848.848 ; gain = 1114.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2848.848 ; gain = 1114.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|INTT        | BU_Array/UBF_inst[0].UBU_i/ModMul/barrett/shift2/buffer_reg[7][49] | 8      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|INTT        | BU_Array/UBF_inst[0].UBU_i/ModMul/barrett/shift2/buffer_reg[7][46] | 9      | 188   | YES          | NO                 | YES               | 188    | 0       | 
|INTT        | BU_Array/UBF_inst[0].UBU_i/inv2_0/sel_reg                          | 17     | 192   | YES          | NO                 | YES               | 192    | 0       | 
|INTT        | BU_Array/UBF_inst[3].UBU_i/ModMul/barrett/mu_reg_reg[34]           | 5      | 98    | YES          | NO                 | YES               | 98     | 0       | 
|INTT        | BU_Array/UBF_inst[3].UBU_i/ModMul/shift1/buffer_reg[3][8]          | 4      | 48    | YES          | NO                 | YES               | 48     | 0       | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 15     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 15     | 14     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | ((A*B)')'   | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 15     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 15     | 14     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | ((A*B)')'   | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 15     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 15     | 14     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | ((A*B)')'   | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 15     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | (A''*B')'   | 15     | 14     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | ((A*B)')'   | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply    | (A'*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   788|
|2     |DSP_ALU         |    68|
|4     |DSP_A_B_DATA    |    68|
|8     |DSP_C_DATA      |    68|
|10    |DSP_MULTIPLIER  |    68|
|11    |DSP_M_DATA      |    68|
|13    |DSP_OUTPUT      |    68|
|15    |DSP_PREADD      |    68|
|16    |DSP_PREADD_DATA |    68|
|17    |LUT1            |    33|
|18    |LUT2            |  3831|
|19    |LUT3            |  3092|
|20    |LUT4            |  1824|
|21    |LUT5            |   433|
|22    |LUT6            |  1074|
|23    |SRL16E          |   538|
|24    |FDCE            |  2276|
|25    |FDRE            |  5110|
|26    |LD              |   579|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2848.848 ; gain = 1114.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 2848.848 ; gain = 972.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2848.848 ; gain = 1114.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.305 . Memory (MB): peak = 2877.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3027.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 647 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 68 instances
  LD => LDCE: 579 instances

Synth Design complete, checksum: c8079437
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 3027.785 ; gain = 2597.992
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.runs/synth_1/INTT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file INTT_utilization_synth.rpt -pb INTT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 02:57:16 2024...
