# Unsigned-Multiplication-by-repeated-Addition-
Creating a Data path and Controller for Multiplication by repeated addition using verilog HDL
