// Seed: 4045097919
module module_0;
  wand id_1, id_2 = id_2 & id_1;
  assign module_1.id_2 = 0;
  wire id_3, id_4, id_5, id_6;
  id_7 :
  assert property (@(posedge id_3, posedge 1 or negedge -1) id_1(
      ""
  ) * -1)
    if (1'b0) if (1) id_2 = id_4;
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
endmodule
