INFO-FLOW: Workspace /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1 opened at Wed Mar 17 06:05:57 PDT 2021
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 1.18 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.42 sec.
Execute     create_clock -period 3.33 
Execute       config_clock -quiet -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'kernel_gemm.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling kernel_gemm.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted kernel_gemm.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "kernel_gemm.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp" 
INFO-FLOW: exec /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E kernel_gemm.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot -I /local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp
Command         clang done; 1.82 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.57 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp"  -o "/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot -I /local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.06 sec.
INFO-FLOW: Done: GCC PP time: 4.5 seconds per iteration
Execute         source /local-scratch/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp std=gnu++98 -directive=/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.51 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp std=gnu++98 -directive=/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.52 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_gemm.pp.0.cpp.diag.yml /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_gemm.pp.0.cpp.out.log 2> /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_gemm.pp.0.cpp.err.log 
Command         ap_eval done; 0.57 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/tidy-3.1.kernel_gemm.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/tidy-3.1.kernel_gemm.pp.0.cpp.out.log 2> /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/tidy-3.1.kernel_gemm.pp.0.cpp.err.log 
Command           ap_eval done; 0.99 sec.
Execute           source /local-scratch/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_gemm.pp.0.cpp.out.log 2> /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_gemm.pp.0.cpp.err.log 
Command           ap_eval done; 0.44 sec.
Command         tidy_31 done; 1.47 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.bc" 
INFO-FLOW: exec /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /local-scratch/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot -I /local-scratch/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.bc
Command         clang done; 2.07 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.g.bc -hls-opt -except-internalize kernel_gemm -L/local-scratch/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.89 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.363 ; gain = 1208.961 ; free physical = 113789 ; free virtual = 190283
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.363 ; gain = 1208.961 ; free physical = 113789 ; free virtual = 190283
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.pp.bc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/local-scratch/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.88 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_gemm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.0.bc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1697.363 ; gain = 1208.961 ; free physical = 113786 ; free virtual = 190280
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.1.bc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] kernel_gemm.cpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1697.363 ; gain = 1208.961 ; free physical = 113785 ; free virtual = 190280
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.g.1.bc to /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.o.1.bc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BETA_MULT_LOCAL_C' (kernel_gemm.cpp:84) in function 'kernel_gemm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COMPUTE_I' (kernel_gemm.cpp:29) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (kernel_gemm.cpp:86) in function 'kernel_gemm' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'COMPUTE_J' (kernel_gemm.cpp:31) in function 'compute' completely with a factor of 128.
INFO: [XFORM 203-101] Partitioning array 'local_B_ping.V' (kernel_gemm.cpp:60) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B_pong.V' (kernel_gemm.cpp:63) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C.V' (kernel_gemm.cpp:65) in dimension 2 completely.
Command           transform done; 4.03 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 2.03 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1697.363 ; gain = 1208.961 ; free physical = 113761 ; free virtual = 190255
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.o.2.bc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_A_LOOP' (kernel_gemm.cpp:7:55) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_B_LOOP' (kernel_gemm.cpp:14:55) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'COPYING_C_ARRAY' (kernel_gemm.cpp:75:63) in function 'kernel_gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_C' (kernel_gemm.cpp:115:48) in function 'kernel_gemm'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'MATRIX_PART_J' (kernel_gemm.cpp:72:59) in function 'kernel_gemm' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'MATRIX_PART_I' (kernel_gemm.cpp:71:56) in function 'kernel_gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'COMPUTE_K' (kernel_gemm.cpp:28:53) in function 'compute'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[0].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[1].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[2].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[3].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[4].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[5].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[6].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[7].V' (kernel_gemm.cpp:65).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[6].V' (kernel_gemm.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[7].V' (kernel_gemm.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[1].V' (kernel_gemm.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[5].V' (kernel_gemm.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[3].V' (kernel_gemm.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[2].V' (kernel_gemm.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[0].V' (kernel_gemm.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_C[4].V' (kernel_gemm.cpp:23).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem' (kernel_gemm.cpp:78:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 8 on port 'gmem' (kernel_gemm.cpp:118:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'A.V' (kernel_gemm.cpp:10:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'A.V' (kernel_gemm.cpp:17:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (kernel_gemm.cpp:92:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (kernel_gemm.cpp:78:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (kernel_gemm.cpp:42:7)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A.V' (kernel_gemm.cpp:10:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (kernel_gemm.cpp:17:2)
Command           transform done; 2.74 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.363 ; gain = 1208.961 ; free physical = 113744 ; free virtual = 190238
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.84 sec.
Command       elaborate done; 21.57 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_gemm' ...
Execute         ap_set_top_model kernel_gemm 
Execute         get_model_list kernel_gemm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_gemm 
Execute         preproc_iomode -model compute 
Execute         preproc_iomode -model load 
Execute         get_model_list kernel_gemm -filter all-wo-channel 
INFO-FLOW: Model list for configure: load compute kernel_gemm
INFO-FLOW: Configuring Module : load ...
Execute         set_default_model load 
Execute         apply_spec_resource_limit load 
INFO-FLOW: Configuring Module : compute ...
Execute         set_default_model compute 
Execute         apply_spec_resource_limit compute 
INFO-FLOW: Configuring Module : kernel_gemm ...
Execute         set_default_model kernel_gemm 
Execute         apply_spec_resource_limit kernel_gemm 
INFO-FLOW: Model list for preprocess: load compute kernel_gemm
INFO-FLOW: Preprocessing Module: load ...
Execute         set_default_model load 
Execute         cdfg_preprocess -model load 
Execute         rtl_gen_preprocess load 
INFO-FLOW: Preprocessing Module: compute ...
Execute         set_default_model compute 
Execute         cdfg_preprocess -model compute 
Execute         rtl_gen_preprocess compute 
INFO-FLOW: Preprocessing Module: kernel_gemm ...
Execute         set_default_model kernel_gemm 
Execute         cdfg_preprocess -model kernel_gemm 
Execute         rtl_gen_preprocess kernel_gemm 
INFO-FLOW: Model list for synthesis: load compute kernel_gemm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load 
Execute         schedule -model load 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_A_LOOP_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_B_LOOP_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.31 seconds; current allocated memory: 157.348 MB.
Execute         syn_report -verbosereport -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.verbose.sched.rpt 
Execute         db_write -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.sched.adb -f 
INFO-FLOW: Finish scheduling load.
Execute         set_default_model load 
Execute         bind -model load 
BIND OPTION: model=load
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 157.973 MB.
Execute         syn_report -verbosereport -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.verbose.bind.rpt 
Execute         db_write -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.bind.adb -f 
INFO-FLOW: Finish binding load.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute 
Execute         schedule -model compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COMPUTE_K_COMPUTE_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.27 sec.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 161.957 MB.
Execute         syn_report -verbosereport -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.verbose.sched.rpt 
Command         syn_report done; 1.03 sec.
Execute         db_write -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling compute.
Execute         set_default_model compute 
Execute         bind -model compute 
BIND OPTION: model=compute
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 169.336 MB.
Execute         syn_report -verbosereport -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.verbose.bind.rpt 
Command         syn_report done; 1.72 sec.
Execute         db_write -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_gemm 
Execute         schedule -model kernel_gemm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPYING_C_ARRAY_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'BETA_MULT_LOCAL_C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'STORE_C_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 172.974 MB.
Execute         syn_report -verbosereport -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.verbose.sched.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_gemm.
Execute         set_default_model kernel_gemm 
Execute         bind -model kernel_gemm 
BIND OPTION: model=kernel_gemm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 177.511 MB.
Execute         syn_report -verbosereport -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.verbose.bind.rpt 
Command         syn_report done; 1.55 sec.
Execute         db_write -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.bind.adb -f 
INFO-FLOW: Finish binding kernel_gemm.
Execute         get_model_list kernel_gemm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load 
Execute         rtl_gen_preprocess compute 
Execute         rtl_gen_preprocess kernel_gemm 
INFO-FLOW: Model list for RTL generation: load compute kernel_gemm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load -vendor xilinx -mg_file /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 179.401 MB.
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.rtl_wrap.cfg.tcl 
Execute         gen_rtl load -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/systemc/load -synmodules load compute kernel_gemm 
Execute         gen_rtl load -style xilinx -f -lang vhdl -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/vhdl/load 
Execute         gen_rtl load -style xilinx -f -lang vlog -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/verilog/load 
Execute         syn_report -csynth -model load -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/report/load_csynth.rpt 
Execute         syn_report -rtlxml -model load -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/report/load_csynth.xml 
Execute         syn_report -verbosereport -model load -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.verbose.rpt 
Execute         db_write -model load -f -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.adb 
Execute         gen_tb_info load -p /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute -vendor xilinx -mg_file /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1' to 'kernel_gemm_fadd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_gemm_fmul_cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 8192 from HDL expression: ((icmp_ln28_reg_5877_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_fadd_bkb': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_fmul_cud': 129 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
Command         create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 195.041 MB.
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/systemc/compute -synmodules load compute kernel_gemm 
Execute         gen_rtl compute -style xilinx -f -lang vhdl -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/vhdl/compute 
Execute         gen_rtl compute -style xilinx -f -lang vlog -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/verilog/compute 
Execute         syn_report -csynth -model compute -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/report/compute_csynth.rpt 
Command         syn_report done; 0.44 sec.
Execute         syn_report -rtlxml -model compute -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/report/compute_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model compute -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.verbose.rpt 
Command         syn_report done; 1.97 sec.
Execute         db_write -model compute -f -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info compute -p /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_gemm -vendor xilinx -mg_file /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_gemm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'C_V', 'A_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_A_ping_V' to 'kernel_gemm_localdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_0_V' to 'kernel_gemm_localeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_1_V' to 'kernel_gemm_localfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_2_V' to 'kernel_gemm_localg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_3_V' to 'kernel_gemm_localhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_4_V' to 'kernel_gemm_localibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_5_V' to 'kernel_gemm_localjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_6_V' to 'kernel_gemm_localkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_ping_7_V' to 'kernel_gemm_locallbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_A_pong_V' to 'kernel_gemm_localmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_0_V' to 'kernel_gemm_localncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_1_V' to 'kernel_gemm_localocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_2_V' to 'kernel_gemm_localpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_3_V' to 'kernel_gemm_localqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_4_V' to 'kernel_gemm_localrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_5_V' to 'kernel_gemm_localsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_6_V' to 'kernel_gemm_localtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_B_pong_7_V' to 'kernel_gemm_localudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_0_V' to 'kernel_gemm_localvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_1_V' to 'kernel_gemm_localwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_2_V' to 'kernel_gemm_localxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_3_V' to 'kernel_gemm_localyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_4_V' to 'kernel_gemm_localzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_5_V' to 'kernel_gemm_localAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_6_V' to 'kernel_gemm_localBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_local_C_7_V' to 'kernel_gemm_localCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_mux_83_512_1_1' to 'kernel_gemm_mux_8DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_fmul_cud': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_mux_8DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_gemm'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 221.965 MB.
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_gemm -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/systemc/kernel_gemm -synmodules load compute kernel_gemm 
Execute         gen_rtl kernel_gemm -istop -style xilinx -f -lang vhdl -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/vhdl/kernel_gemm 
Command         gen_rtl done; 0.35 sec.
Execute         gen_rtl kernel_gemm -istop -style xilinx -f -lang vlog -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/verilog/kernel_gemm 
Command         gen_rtl done; 0.18 sec.
Execute         syn_report -csynth -model kernel_gemm -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/report/kernel_gemm_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model kernel_gemm -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/syn/report/kernel_gemm_csynth.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model kernel_gemm -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.verbose.rpt 
Command         syn_report done; 1.73 sec.
Execute         db_write -model kernel_gemm -f -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.adb 
Command         db_write done; 0.52 sec.
Execute         gen_tb_info kernel_gemm -p /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm 
Execute         export_constraint_db -f -tool general -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.constraint.tcl 
Execute         syn_report -designview -model kernel_gemm -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.design.xml 
Command         syn_report done; 0.81 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel_gemm -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_gemm -o /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel_gemm 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel_gemm 
INFO-FLOW: Model list for RTL component generation: load compute kernel_gemm
INFO-FLOW: Handling components in module [load] ... 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.compgen.tcl 
INFO-FLOW: Handling components in module [compute] ... 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.compgen.tcl 
INFO-FLOW: Found component kernel_gemm_fadd_bkb.
INFO-FLOW: Append model kernel_gemm_fadd_bkb
INFO-FLOW: Found component kernel_gemm_fmul_cud.
INFO-FLOW: Append model kernel_gemm_fmul_cud
INFO-FLOW: Handling components in module [kernel_gemm] ... 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.tcl 
INFO-FLOW: Found component kernel_gemm_mux_8DeQ.
INFO-FLOW: Append model kernel_gemm_mux_8DeQ
INFO-FLOW: Found component kernel_gemm_localdEe.
INFO-FLOW: Append model kernel_gemm_localdEe
INFO-FLOW: Found component kernel_gemm_localeOg.
INFO-FLOW: Append model kernel_gemm_localeOg
INFO-FLOW: Found component kernel_gemm_localvdy.
INFO-FLOW: Append model kernel_gemm_localvdy
INFO-FLOW: Found component kernel_gemm_control_s_axi.
INFO-FLOW: Append model kernel_gemm_control_s_axi
INFO-FLOW: Found component kernel_gemm_gmem_m_axi.
INFO-FLOW: Append model kernel_gemm_gmem_m_axi
INFO-FLOW: Append model load
INFO-FLOW: Append model compute
INFO-FLOW: Append model kernel_gemm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_gemm_fadd_bkb kernel_gemm_fmul_cud kernel_gemm_mux_8DeQ kernel_gemm_localdEe kernel_gemm_localeOg kernel_gemm_localvdy kernel_gemm_control_s_axi kernel_gemm_gmem_m_axi load compute kernel_gemm
INFO-FLOW: To file: write model kernel_gemm_fadd_bkb
INFO-FLOW: To file: write model kernel_gemm_fmul_cud
INFO-FLOW: To file: write model kernel_gemm_mux_8DeQ
INFO-FLOW: To file: write model kernel_gemm_localdEe
INFO-FLOW: To file: write model kernel_gemm_localeOg
INFO-FLOW: To file: write model kernel_gemm_localvdy
INFO-FLOW: To file: write model kernel_gemm_control_s_axi
INFO-FLOW: To file: write model kernel_gemm_gmem_m_axi
INFO-FLOW: To file: write model load
INFO-FLOW: To file: write model compute
INFO-FLOW: To file: write model kernel_gemm
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel_gemm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 343.20 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.compgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_localdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_localeOg_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_localvdy_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /local-scratch/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel_gemm xml_exists=0
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.rtl_wrap.cfg.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.rtl_wrap.cfg.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.rtl_wrap.cfg.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.tbgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.compgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.compgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.compgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.constraint.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=11 #gSsdmPorts=4
Execute         source /local-scratch/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.tbgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.dataonly.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.dataonly.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.tbgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.rtl_wrap.cfg.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.compgen.dataonly.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.constraint.tcl 
Execute         sc_get_clocks kernel_gemm 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/impl/misc/kernel_gemm_ap_fadd_5_full_dsp_32_ip.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/impl/misc/kernel_gemm_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/load.tbgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/compute.tbgen.tcl 
Execute         source /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel_gemm.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_DRAM_reorg.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1697.363 ; gain = 1208.961 ; free physical = 113619 ; free virtual = 190149
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_gemm.
Command       autosyn done; 18.91 sec.
Command     csynth_design done; 40.48 sec.
Execute     close_project 
Execute     cleanup_all 
