<stg><name>compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %i_8 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln423 = icmp_eq  i32 %i_8, i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln423 = add i32 %i_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln423"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln423 = br i1 %icmp_ln423, void %.split5, void %._crit_edge26.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32">
<![CDATA[
.split5:2 %trunc_ln425 = trunc i32 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln425"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.split5:3 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln425, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="10">
<![CDATA[
.split5:4 %zext_ln425 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:5 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
.split5:6 %edge_list_load = load i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="edge_list_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split5:9 %or_ln425 = or i10 %shl_ln, i10 1

]]></Node>
<StgValue><ssdm name="or_ln425"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
.split5:10 %zext_ln425_1 = zext i10 %or_ln425

]]></Node>
<StgValue><ssdm name="zext_ln425_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:11 %edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425_1

]]></Node>
<StgValue><ssdm name="edge_list_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
.split5:12 %edge_list_load_1 = load i10 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="edge_list_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:26 %store_ln423 = store i32 %add_ln423, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
.split5:6 %edge_list_load = load i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="edge_list_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
.split5:7 %trunc_ln425_1 = trunc i32 %edge_list_load

]]></Node>
<StgValue><ssdm name="trunc_ln425_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5:8 %mul_ln425 = mul i16 %trunc_ln425_1, i16 200

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
.split5:12 %edge_list_load_1 = load i10 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="edge_list_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
.split5:13 %trunc_ln425_2 = trunc i32 %edge_list_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln425_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5:8 %mul_ln425 = mul i16 %trunc_ln425_1, i16 200

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5:8 %mul_ln425 = mul i16 %trunc_ln425_1, i16 200

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5:14 %add_ln425_1 = add i16 %mul_ln425, i16 %trunc_ln425_2

]]></Node>
<StgValue><ssdm name="add_ln425_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
._crit_edge26.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="42" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5:14 %add_ln425_1 = add i16 %mul_ln425, i16 %trunc_ln425_2

]]></Node>
<StgValue><ssdm name="add_ln425_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="16">
<![CDATA[
.split5:15 %zext_ln425_2 = zext i16 %add_ln425_1

]]></Node>
<StgValue><ssdm name="zext_ln425_2"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:16 %connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln425_2

]]></Node>
<StgValue><ssdm name="connectivity_mask_addr"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split5:18 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="16">
<![CDATA[
.split5:19 %connectivity_mask_load = load i16 %connectivity_mask_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:20 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln425_2

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:25 %store_ln425 = store i64 %zext_ln425_2, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split5:17 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="16">
<![CDATA[
.split5:19 %connectivity_mask_load = load i16 %connectivity_mask_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_load"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:21 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %connectivity_mask_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:22 %add_ln425 = add i32 %reuse_select, i32 1

]]></Node>
<StgValue><ssdm name="add_ln425"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:24 %store_ln425 = store i32 %add_ln425, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split5:0 %specpipeline_ln423 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln423"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln423"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5:23 %store_ln425 = store i32 %add_ln425, i16 %connectivity_mask_addr

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split5:27 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="num_of_edges" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_edges"/></StgValue>
</port>
<port id="79" name="edge_list" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="connectivity_mask" dir="2" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="reuse_addr_reg" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_81" to="reuse_reg" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_81" to="i" fromId="81" toId="12">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="connectivity_mask" to="specmemcore_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specmemcore_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="95" from="edge_list" to="specmemcore_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="14">
</dataflow>
<dataflow id="97" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_92" to="specmemcore_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.ap_auto.i32" to="num_of_edges_read" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="num_of_edges" to="num_of_edges_read" fromId="78" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln0" fromId="102" toId="16">
</dataflow>
<dataflow id="104" from="i" to="store_ln0" fromId="12" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_102" to="store_ln0" fromId="102" toId="17">
</dataflow>
<dataflow id="106" from="reuse_reg" to="store_ln0" fromId="11" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_92" to="store_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="108" from="reuse_addr_reg" to="store_ln0" fromId="10" toId="18">
</dataflow>
<dataflow id="109" from="i" to="i_8" fromId="12" toId="20">
</dataflow>
<dataflow id="110" from="i_8" to="icmp_ln423" fromId="20" toId="21">
</dataflow>
<dataflow id="111" from="num_of_edges_read" to="icmp_ln423" fromId="15" toId="21">
</dataflow>
<dataflow id="112" from="i_8" to="add_ln423" fromId="20" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_81" to="add_ln423" fromId="81" toId="22">
</dataflow>
<dataflow id="114" from="icmp_ln423" to="br_ln423" fromId="21" toId="23">
</dataflow>
<dataflow id="115" from="i_8" to="trunc_ln425" fromId="20" toId="24">
</dataflow>
<dataflow id="117" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="shl_ln" fromId="116" toId="25">
</dataflow>
<dataflow id="118" from="trunc_ln425" to="shl_ln" fromId="24" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_119" to="shl_ln" fromId="119" toId="25">
</dataflow>
<dataflow id="121" from="shl_ln" to="zext_ln425" fromId="25" toId="26">
</dataflow>
<dataflow id="122" from="edge_list" to="edge_list_addr" fromId="79" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_123" to="edge_list_addr" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="zext_ln425" to="edge_list_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="126" from="edge_list_addr" to="edge_list_load" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="shl_ln" to="or_ln425" fromId="25" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_128" to="or_ln425" fromId="128" toId="29">
</dataflow>
<dataflow id="130" from="or_ln425" to="zext_ln425_1" fromId="29" toId="30">
</dataflow>
<dataflow id="131" from="edge_list" to="edge_list_addr_1" fromId="79" toId="31">
</dataflow>
<dataflow id="132" from="StgValue_123" to="edge_list_addr_1" fromId="123" toId="31">
</dataflow>
<dataflow id="133" from="zext_ln425_1" to="edge_list_addr_1" fromId="30" toId="31">
</dataflow>
<dataflow id="134" from="edge_list_addr_1" to="edge_list_load_1" fromId="31" toId="32">
</dataflow>
<dataflow id="135" from="add_ln423" to="store_ln423" fromId="22" toId="33">
</dataflow>
<dataflow id="136" from="i" to="store_ln423" fromId="12" toId="33">
</dataflow>
<dataflow id="137" from="edge_list_addr" to="edge_list_load" fromId="27" toId="34">
</dataflow>
<dataflow id="138" from="edge_list_load" to="trunc_ln425_1" fromId="34" toId="35">
</dataflow>
<dataflow id="139" from="trunc_ln425_1" to="mul_ln425" fromId="35" toId="36">
</dataflow>
<dataflow id="141" from="StgValue_140" to="mul_ln425" fromId="140" toId="36">
</dataflow>
<dataflow id="142" from="edge_list_addr_1" to="edge_list_load_1" fromId="31" toId="37">
</dataflow>
<dataflow id="143" from="edge_list_load_1" to="trunc_ln425_2" fromId="37" toId="38">
</dataflow>
<dataflow id="144" from="trunc_ln425_1" to="mul_ln425" fromId="35" toId="39">
</dataflow>
<dataflow id="145" from="StgValue_140" to="mul_ln425" fromId="140" toId="39">
</dataflow>
<dataflow id="146" from="trunc_ln425_1" to="mul_ln425" fromId="35" toId="40">
</dataflow>
<dataflow id="147" from="StgValue_140" to="mul_ln425" fromId="140" toId="40">
</dataflow>
<dataflow id="148" from="mul_ln425" to="add_ln425_1" fromId="40" toId="41">
</dataflow>
<dataflow id="149" from="trunc_ln425_2" to="add_ln425_1" fromId="38" toId="41">
</dataflow>
<dataflow id="150" from="mul_ln425" to="add_ln425_1" fromId="40" toId="42">
</dataflow>
<dataflow id="151" from="trunc_ln425_2" to="add_ln425_1" fromId="38" toId="42">
</dataflow>
<dataflow id="152" from="add_ln425_1" to="zext_ln425_2" fromId="42" toId="43">
</dataflow>
<dataflow id="153" from="connectivity_mask" to="connectivity_mask_addr" fromId="80" toId="44">
</dataflow>
<dataflow id="154" from="StgValue_123" to="connectivity_mask_addr" fromId="123" toId="44">
</dataflow>
<dataflow id="155" from="zext_ln425_2" to="connectivity_mask_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="156" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="10" toId="45">
</dataflow>
<dataflow id="157" from="connectivity_mask_addr" to="connectivity_mask_load" fromId="44" toId="46">
</dataflow>
<dataflow id="158" from="reuse_addr_reg_load" to="addr_cmp" fromId="45" toId="47">
</dataflow>
<dataflow id="159" from="zext_ln425_2" to="addr_cmp" fromId="43" toId="47">
</dataflow>
<dataflow id="160" from="zext_ln425_2" to="store_ln425" fromId="43" toId="48">
</dataflow>
<dataflow id="161" from="reuse_addr_reg" to="store_ln425" fromId="10" toId="48">
</dataflow>
<dataflow id="162" from="reuse_reg" to="reuse_reg_load" fromId="11" toId="49">
</dataflow>
<dataflow id="163" from="connectivity_mask_addr" to="connectivity_mask_load" fromId="44" toId="50">
</dataflow>
<dataflow id="164" from="addr_cmp" to="reuse_select" fromId="47" toId="51">
</dataflow>
<dataflow id="165" from="reuse_reg_load" to="reuse_select" fromId="49" toId="51">
</dataflow>
<dataflow id="166" from="connectivity_mask_load" to="reuse_select" fromId="50" toId="51">
</dataflow>
<dataflow id="167" from="reuse_select" to="add_ln425" fromId="51" toId="52">
</dataflow>
<dataflow id="168" from="StgValue_81" to="add_ln425" fromId="81" toId="52">
</dataflow>
<dataflow id="169" from="add_ln425" to="store_ln425" fromId="52" toId="53">
</dataflow>
<dataflow id="170" from="reuse_reg" to="store_ln425" fromId="11" toId="53">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecPipeline" to="specpipeline_ln423" fromId="171" toId="54">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specpipeline_ln423" fromId="173" toId="54">
</dataflow>
<dataflow id="175" from="StgValue_102" to="specpipeline_ln423" fromId="102" toId="54">
</dataflow>
<dataflow id="176" from="StgValue_102" to="specpipeline_ln423" fromId="102" toId="54">
</dataflow>
<dataflow id="177" from="StgValue_102" to="specpipeline_ln423" fromId="102" toId="54">
</dataflow>
<dataflow id="179" from="empty_8" to="specpipeline_ln423" fromId="178" toId="54">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecLoopName" to="specloopname_ln423" fromId="180" toId="55">
</dataflow>
<dataflow id="183" from="empty_33" to="specloopname_ln423" fromId="182" toId="55">
</dataflow>
<dataflow id="184" from="add_ln425" to="store_ln425" fromId="52" toId="56">
</dataflow>
<dataflow id="185" from="connectivity_mask_addr" to="store_ln425" fromId="44" toId="56">
</dataflow>
<dataflow id="186" from="icmp_ln423" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="187" from="icmp_ln423" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="188" from="icmp_ln423" to="StgValue_4" fromId="21" toId="4">
</dataflow>
<dataflow id="189" from="addr_cmp" to="StgValue_7" fromId="47" toId="7">
</dataflow>
<dataflow id="190" from="icmp_ln423" to="StgValue_5" fromId="21" toId="5">
</dataflow>
</dataflows>


</stg>
