$date
	Thu Mar 16 13:14:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_tb $end
$var wire 1 ! shift_out $end
$var reg 1 " clock $end
$var reg 1 # shift_in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#1
1"
#2
0"
1#
#3
1"
#4
0"
0#
#5
1"
#6
0"
1#
#7
0!
1"
#8
0"
0#
#9
1!
1"
#10
0"
1#
#11
0!
1"
#12
0"
#13
1!
1"
#14
0"
#15
0!
1"
#16
0"
#17
1!
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
