Info: Starting: Create simulation model
Info: qsys-generate C:\intelFPGA_lite\computer_640_16bit_video\verilog\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\intelFPGA_lite\computer_640_16bit_video\verilog\Computer_System\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 23.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Bus_master_audio [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module Bus_master_audio
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Warning: SDRAM: Component type altera_avalon_new_sdram_controller is not in the library
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding my_pio_beta [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_beta
Progress: Adding my_pio_clknew [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_clknew
Progress: Adding my_pio_reset [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_reset
Progress: Adding my_pio_rho [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_rho
Progress: Adding my_pio_sigma [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_sigma
Progress: Adding my_pio_x0 [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_x0
Progress: Adding my_pio_xnew [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_xnew
Progress: Adding my_pio_y0 [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_y0
Progress: Adding my_pio_ynew [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_ynew
Progress: Adding my_pio_z0 [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_z0
Progress: Adding my_pio_znew [altera_avalon_pio 23.1]
Progress: Parameterizing module my_pio_znew
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Error: Computer_System.SDRAM: Component altera_avalon_new_sdram_controller 18.1 not found or could not be instantiated
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.my_pio_xnew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.my_pio_ynew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.my_pio_znew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Computer_System.Onchip_SRAM: Onchip_SRAM.s1 must be connected to an Avalon-MM master
Error: Computer_System.SDRAM.s1: Data width must be of power of two and between 8 and 4096  
Info: Computer_System: Generating Computer_System "Computer_System" for SIM_VERILOG
Error: null
