Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 16:26:26 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.364        0.000                      0                 9286        0.024        0.000                      0                 9286        0.264        0.000                       0                  3613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.390        0.000                      0                    7        0.122        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.364        0.000                      0                 9265        0.024        0.000                      0                 9265        3.750        0.000                       0                  3510  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.518ns (42.233%)  route 0.709ns (57.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           0.594     5.695    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     6.213 r  FDCE_5/Q
                         net (fo=1, routed)           0.709     6.922    soc_builder_basesoc_reset5
    SLICE_X51Y46         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           0.327    15.039    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.390    15.428    
                         clock uncertainty           -0.035    15.393    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)       -0.081    15.312    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.419ns (28.539%)  route 1.049ns (71.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           0.370     5.471    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.419     5.890 r  FDCE_1/Q
                         net (fo=1, routed)           1.049     6.940    soc_builder_basesoc_reset1
    SLICE_X46Y45         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           0.524    15.236    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.390    15.625    
                         clock uncertainty           -0.035    15.590    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)       -0.231    15.359    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.518ns (37.608%)  route 0.859ns (62.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           0.594     5.695    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     6.213 r  FDCE_3/Q
                         net (fo=1, routed)           0.859     7.073    soc_builder_basesoc_reset3
    SLICE_X46Y45         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           0.524    15.236    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.460    15.695    
                         clock uncertainty           -0.035    15.660    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)       -0.063    15.597    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.518ns (43.636%)  route 0.669ns (56.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           0.594     5.695    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     6.213 r  FDCE_4/Q
                         net (fo=1, routed)           0.669     6.882    soc_builder_basesoc_reset4
    SLICE_X46Y45         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           0.524    15.236    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.460    15.695    
                         clock uncertainty           -0.035    15.660    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)       -0.072    15.588    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.947%)  route 0.519ns (50.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           0.594     5.695    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     6.213 r  FDCE_2/Q
                         net (fo=1, routed)           0.519     6.732    soc_builder_basesoc_reset2
    SLICE_X46Y45         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           0.524    15.236    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.460    15.695    
                         clock uncertainty           -0.035    15.660    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)       -0.059    15.601    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           0.370     5.471    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.456     5.927 r  FDCE_6/Q
                         net (fo=1, routed)           0.568     6.496    soc_builder_basesoc_reset6
    SLICE_X51Y46         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           0.327    15.039    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.433    15.471    
                         clock uncertainty           -0.035    15.436    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)       -0.061    15.375    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  8.879    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           0.370     5.471    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.456     5.927 r  FDCE/Q
                         net (fo=1, routed)           0.190     6.117    soc_builder_basesoc_reset0
    SLICE_X51Y46         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           0.327    15.039    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.433    15.471    
                         clock uncertainty           -0.035    15.436    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)       -0.047    15.389    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  9.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.165     1.911    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     2.052 r  FDCE/Q
                         net (fo=1, routed)           0.056     2.108    soc_builder_basesoc_reset0
    SLICE_X51Y46         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.186     2.336    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.424     1.911    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.075     1.986    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.300     2.046    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     2.210 r  FDCE_2/Q
                         net (fo=1, routed)           0.163     2.373    soc_builder_basesoc_reset2
    SLICE_X46Y45         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.334     2.483    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.437     2.046    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.090     2.136    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.165     1.911    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     2.052 r  FDCE_6/Q
                         net (fo=1, routed)           0.176     2.229    soc_builder_basesoc_reset6
    SLICE_X51Y46         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.186     2.336    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.424     1.911    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.070     1.981    FDCE_7
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.300     2.046    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     2.210 r  FDCE_4/Q
                         net (fo=1, routed)           0.190     2.400    soc_builder_basesoc_reset4
    SLICE_X46Y45         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.334     2.483    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.437     2.046    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.086     2.132    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.828%)  route 0.409ns (76.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.165     1.911    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.128     2.039 r  FDCE_1/Q
                         net (fo=1, routed)           0.409     2.449    soc_builder_basesoc_reset1
    SLICE_X46Y45         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.334     2.483    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.403     2.080    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.036     2.116    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.495%)  route 0.285ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.300     2.046    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     2.210 r  FDCE_3/Q
                         net (fo=1, routed)           0.285     2.496    soc_builder_basesoc_reset3
    SLICE_X46Y45         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.334     2.483    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.437     2.046    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.088     2.134    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.634%)  route 0.310ns (65.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.300     2.046    soc_crg_clkin
    SLICE_X46Y45         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     2.210 r  FDCE_5/Q
                         net (fo=1, routed)           0.310     2.520    soc_builder_basesoc_reset5
    SLICE_X51Y46         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.186     2.336    soc_crg_clkin
    SLICE_X51Y46         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.403     1.932    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.066     1.998    FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y46    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y46    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y45    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y45    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y45    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y45    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y46    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y46    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y46    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y46    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y46    FDCE_6/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y46    FDCE_7/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_5/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_4/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y46    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y46    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y45    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 2.380ns (27.027%)  route 6.426ns (72.973%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.119ns = ( 19.119 - 10.000 ) 
    Source Clock Delay      (SCD):    9.900ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.566     9.900    sys_clk
    SLICE_X52Y14         FDRE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    10.418 r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/Q
                         net (fo=3, routed)           1.005    11.423    soc_basesoc_sdram_zqcs_timer_count1_reg[25]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    11.575 r  soc_builder_basesoc_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.581    12.156    soc_builder_basesoc_bankmachine5_state[3]_i_17_n_0
    SLICE_X51Y11         LUT4 (Prop_lut4_I3_O)        0.326    12.482 r  soc_builder_basesoc_bankmachine5_state[3]_i_10/O
                         net (fo=1, routed)           0.394    12.876    soc_builder_basesoc_bankmachine5_state[3]_i_10_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  soc_builder_basesoc_bankmachine5_state[3]_i_5/O
                         net (fo=85, routed)          0.962    13.962    soc_builder_basesoc_bankmachine5_state[3]_i_5_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.998    15.084    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    15.208    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.417 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.722    16.139    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.327    16.466 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          0.824    17.289    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I3_O)        0.327    17.616 r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_3/O
                         net (fo=4, routed)           0.588    18.204    soc_basesoc_sdram_bankmachine4_twtpcon_valid
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.149    18.353 r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.353    18.706    soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.445    19.119    sys_clk
    SLICE_X42Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.740    19.859    
                         clock uncertainty           -0.057    19.802    
    SLICE_X42Y9          FDRE (Setup_fdre_C_R)       -0.732    19.070    soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -18.706    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.355ns (26.237%)  route 6.621ns (73.763%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.113ns = ( 19.113 - 10.000 ) 
    Source Clock Delay      (SCD):    9.900ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.566     9.900    sys_clk
    SLICE_X52Y14         FDRE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    10.418 r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/Q
                         net (fo=3, routed)           1.005    11.423    soc_basesoc_sdram_zqcs_timer_count1_reg[25]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    11.575 r  soc_builder_basesoc_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.581    12.156    soc_builder_basesoc_bankmachine5_state[3]_i_17_n_0
    SLICE_X51Y11         LUT4 (Prop_lut4_I3_O)        0.326    12.482 r  soc_builder_basesoc_bankmachine5_state[3]_i_10/O
                         net (fo=1, routed)           0.394    12.876    soc_builder_basesoc_bankmachine5_state[3]_i_10_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  soc_builder_basesoc_bankmachine5_state[3]_i_5/O
                         net (fo=85, routed)          0.962    13.962    soc_builder_basesoc_bankmachine5_state[3]_i_5_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.998    15.084    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    15.208    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.417 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.722    16.139    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.327    16.466 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          1.018    17.484    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.327    17.811 r  soc_builder_basesoc_new_master_wdata_ready0_i_3/O
                         net (fo=5, routed)           0.364    18.175    soc_basesoc_sdram_bankmachine0_twtpcon_valid
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124    18.299 r  soc_basesoc_sdram_bankmachine0_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.576    18.876    soc_basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.439    19.113    sys_clk
    SLICE_X38Y15         FDRE                                         r  soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg/C
                         clock pessimism              0.740    19.853    
                         clock uncertainty           -0.057    19.796    
    SLICE_X38Y15         FDRE (Setup_fdre_C_R)       -0.524    19.272    soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                         -18.876    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_builder_basesoc_bankmachine4_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.355ns (25.327%)  route 6.943ns (74.673%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.120ns = ( 19.120 - 10.000 ) 
    Source Clock Delay      (SCD):    9.900ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.566     9.900    sys_clk
    SLICE_X52Y14         FDRE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    10.418 r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/Q
                         net (fo=3, routed)           1.005    11.423    soc_basesoc_sdram_zqcs_timer_count1_reg[25]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    11.575 r  soc_builder_basesoc_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.581    12.156    soc_builder_basesoc_bankmachine5_state[3]_i_17_n_0
    SLICE_X51Y11         LUT4 (Prop_lut4_I3_O)        0.326    12.482 r  soc_builder_basesoc_bankmachine5_state[3]_i_10/O
                         net (fo=1, routed)           0.394    12.876    soc_builder_basesoc_bankmachine5_state[3]_i_10_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  soc_builder_basesoc_bankmachine5_state[3]_i_5/O
                         net (fo=85, routed)          0.962    13.962    soc_builder_basesoc_bankmachine5_state[3]_i_5_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.998    15.084    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    15.208    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.417 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.722    16.139    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.327    16.466 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          1.103    17.569    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I1_O)        0.327    17.896 f  soc_builder_basesoc_bankmachine4_state[3]_i_5/O
                         net (fo=1, routed)           0.574    18.470    soc_builder_basesoc_bankmachine4_state[3]_i_5_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.594 r  soc_builder_basesoc_bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.604    19.198    soc_builder_basesoc_bankmachine4_next_state
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.446    19.120    sys_clk
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[0]/C
                         clock pessimism              0.740    19.860    
                         clock uncertainty           -0.057    19.803    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    19.598    soc_builder_basesoc_bankmachine4_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_builder_basesoc_bankmachine4_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.355ns (25.327%)  route 6.943ns (74.673%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.120ns = ( 19.120 - 10.000 ) 
    Source Clock Delay      (SCD):    9.900ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.566     9.900    sys_clk
    SLICE_X52Y14         FDRE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    10.418 r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/Q
                         net (fo=3, routed)           1.005    11.423    soc_basesoc_sdram_zqcs_timer_count1_reg[25]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    11.575 r  soc_builder_basesoc_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.581    12.156    soc_builder_basesoc_bankmachine5_state[3]_i_17_n_0
    SLICE_X51Y11         LUT4 (Prop_lut4_I3_O)        0.326    12.482 r  soc_builder_basesoc_bankmachine5_state[3]_i_10/O
                         net (fo=1, routed)           0.394    12.876    soc_builder_basesoc_bankmachine5_state[3]_i_10_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  soc_builder_basesoc_bankmachine5_state[3]_i_5/O
                         net (fo=85, routed)          0.962    13.962    soc_builder_basesoc_bankmachine5_state[3]_i_5_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.998    15.084    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    15.208    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.417 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.722    16.139    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.327    16.466 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          1.103    17.569    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I1_O)        0.327    17.896 f  soc_builder_basesoc_bankmachine4_state[3]_i_5/O
                         net (fo=1, routed)           0.574    18.470    soc_builder_basesoc_bankmachine4_state[3]_i_5_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.594 r  soc_builder_basesoc_bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.604    19.198    soc_builder_basesoc_bankmachine4_next_state
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.446    19.120    sys_clk
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[1]/C
                         clock pessimism              0.740    19.860    
                         clock uncertainty           -0.057    19.803    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    19.598    soc_builder_basesoc_bankmachine4_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_builder_basesoc_bankmachine4_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.355ns (25.327%)  route 6.943ns (74.673%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.120ns = ( 19.120 - 10.000 ) 
    Source Clock Delay      (SCD):    9.900ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.566     9.900    sys_clk
    SLICE_X52Y14         FDRE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    10.418 r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/Q
                         net (fo=3, routed)           1.005    11.423    soc_basesoc_sdram_zqcs_timer_count1_reg[25]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    11.575 r  soc_builder_basesoc_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.581    12.156    soc_builder_basesoc_bankmachine5_state[3]_i_17_n_0
    SLICE_X51Y11         LUT4 (Prop_lut4_I3_O)        0.326    12.482 r  soc_builder_basesoc_bankmachine5_state[3]_i_10/O
                         net (fo=1, routed)           0.394    12.876    soc_builder_basesoc_bankmachine5_state[3]_i_10_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  soc_builder_basesoc_bankmachine5_state[3]_i_5/O
                         net (fo=85, routed)          0.962    13.962    soc_builder_basesoc_bankmachine5_state[3]_i_5_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.998    15.084    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    15.208    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.417 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.722    16.139    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.327    16.466 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          1.103    17.569    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I1_O)        0.327    17.896 f  soc_builder_basesoc_bankmachine4_state[3]_i_5/O
                         net (fo=1, routed)           0.574    18.470    soc_builder_basesoc_bankmachine4_state[3]_i_5_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.594 r  soc_builder_basesoc_bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.604    19.198    soc_builder_basesoc_bankmachine4_next_state
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.446    19.120    sys_clk
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[2]/C
                         clock pessimism              0.740    19.860    
                         clock uncertainty           -0.057    19.803    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    19.598    soc_builder_basesoc_bankmachine4_state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_builder_basesoc_bankmachine4_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.355ns (25.327%)  route 6.943ns (74.673%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.120ns = ( 19.120 - 10.000 ) 
    Source Clock Delay      (SCD):    9.900ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.566     9.900    sys_clk
    SLICE_X52Y14         FDRE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    10.418 r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/Q
                         net (fo=3, routed)           1.005    11.423    soc_basesoc_sdram_zqcs_timer_count1_reg[25]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    11.575 r  soc_builder_basesoc_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.581    12.156    soc_builder_basesoc_bankmachine5_state[3]_i_17_n_0
    SLICE_X51Y11         LUT4 (Prop_lut4_I3_O)        0.326    12.482 r  soc_builder_basesoc_bankmachine5_state[3]_i_10/O
                         net (fo=1, routed)           0.394    12.876    soc_builder_basesoc_bankmachine5_state[3]_i_10_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  soc_builder_basesoc_bankmachine5_state[3]_i_5/O
                         net (fo=85, routed)          0.962    13.962    soc_builder_basesoc_bankmachine5_state[3]_i_5_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.998    15.084    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    15.208    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.417 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.722    16.139    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.327    16.466 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          1.103    17.569    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I1_O)        0.327    17.896 f  soc_builder_basesoc_bankmachine4_state[3]_i_5/O
                         net (fo=1, routed)           0.574    18.470    soc_builder_basesoc_bankmachine4_state[3]_i_5_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.594 r  soc_builder_basesoc_bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.604    19.198    soc_builder_basesoc_bankmachine4_next_state
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.446    19.120    sys_clk
    SLICE_X48Y13         FDRE                                         r  soc_builder_basesoc_bankmachine4_state_reg[3]/C
                         clock pessimism              0.740    19.860    
                         clock uncertainty           -0.057    19.803    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    19.598    soc_builder_basesoc_bankmachine4_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 4.147ns (46.901%)  route 4.695ns (53.099%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.154ns = ( 19.154 - 10.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.605     9.938    sys_clk
    RAMB18_X1Y12         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.392 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.182    13.574    VexRiscv/IBusCachedPlugin_cache/DOADO[0]
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.698 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    13.698    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.230 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.230    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.458 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.417    14.876    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.313    15.189 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=4, routed)           0.811    16.000    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124    16.124 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_6/O
                         net (fo=3, routed)           0.425    16.548    VexRiscv/IBusCachedPlugin_cache/soc_builder_grant_reg_2
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.672 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_1/O
                         net (fo=116, routed)         0.487    17.159    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.124    17.283 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11/O
                         net (fo=14, routed)          0.775    18.058    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11_n_0
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.124    18.182 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           0.598    18.780    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X0Y13         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.481    19.154    VexRiscv/banks_0_reg
    RAMB18_X0Y13         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.668    19.822    
                         clock uncertainty           -0.057    19.765    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    19.199    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -18.780    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 2.381ns (26.955%)  route 6.452ns (73.045%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.116ns = ( 19.116 - 10.000 ) 
    Source Clock Delay      (SCD):    9.900ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.566     9.900    sys_clk
    SLICE_X52Y14         FDRE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    10.418 r  soc_basesoc_sdram_zqcs_timer_count1_reg[25]/Q
                         net (fo=3, routed)           1.005    11.423    soc_basesoc_sdram_zqcs_timer_count1_reg[25]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    11.575 r  soc_builder_basesoc_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.581    12.156    soc_builder_basesoc_bankmachine5_state[3]_i_17_n_0
    SLICE_X51Y11         LUT4 (Prop_lut4_I3_O)        0.326    12.482 r  soc_builder_basesoc_bankmachine5_state[3]_i_10/O
                         net (fo=1, routed)           0.394    12.876    soc_builder_basesoc_bankmachine5_state[3]_i_10_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  soc_builder_basesoc_bankmachine5_state[3]_i_5/O
                         net (fo=85, routed)          0.962    13.962    soc_builder_basesoc_bankmachine5_state[3]_i_5_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.998    15.084    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    15.208    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.417 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.722    16.139    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.327    16.466 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          0.672    17.138    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.327    17.465 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_3/O
                         net (fo=4, routed)           0.468    17.932    soc_basesoc_sdram_bankmachine3_twtpcon_valid
    SLICE_X40Y10         LUT2 (Prop_lut2_I1_O)        0.150    18.082 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.650    18.733    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.442    19.116    sys_clk
    SLICE_X37Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg/C
                         clock pessimism              0.740    19.856    
                         clock uncertainty           -0.057    19.799    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    19.168    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                         -18.733    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 4.147ns (45.917%)  route 4.885ns (54.083%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.164ns = ( 19.164 - 10.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.605     9.938    sys_clk
    RAMB18_X1Y12         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.392 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.182    13.574    VexRiscv/IBusCachedPlugin_cache/DOADO[0]
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.698 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    13.698    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.230 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.230    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.458 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.417    14.876    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.313    15.189 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=4, routed)           0.811    16.000    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124    16.124 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_6/O
                         net (fo=3, routed)           0.425    16.548    VexRiscv/IBusCachedPlugin_cache/soc_builder_grant_reg_2
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.672 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_1/O
                         net (fo=116, routed)         0.487    17.159    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.124    17.283 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11/O
                         net (fo=14, routed)          0.655    17.938    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11_n_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.124    18.062 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=65, routed)          0.907    18.970    VexRiscv/IBusCachedPlugin_cache/E[0]
    RAMB18_X1Y14         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.491    19.164    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_0
    RAMB18_X1Y14         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.754    19.918    
                         clock uncertainty           -0.057    19.862    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.419    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         19.419    
                         arrival time                         -18.970    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 4.147ns (46.046%)  route 4.859ns (53.954%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.160ns = ( 19.160 - 10.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG/O
                         net (fo=3508, routed)        1.605     9.938    sys_clk
    RAMB18_X1Y12         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.392 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.182    13.574    VexRiscv/IBusCachedPlugin_cache/DOADO[0]
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.698 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    13.698    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.230 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.230    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.458 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.417    14.876    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.313    15.189 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=4, routed)           0.811    16.000    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124    16.124 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_6/O
                         net (fo=3, routed)           0.425    16.548    VexRiscv/IBusCachedPlugin_cache/soc_builder_grant_reg_2
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.672 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_1/O
                         net (fo=116, routed)         0.487    17.159    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.124    17.283 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11/O
                         net (fo=14, routed)          0.655    17.938    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11_n_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.124    18.062 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=65, routed)          0.882    18.944    VexRiscv/IBusCachedPlugin_cache/E[0]
    RAMB18_X1Y13         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844    14.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    14.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    15.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.582    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.673 r  BUFG/O
                         net (fo=3508, routed)        1.487    19.160    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_0
    RAMB18_X1Y13         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
                         clock pessimism              0.756    19.916    
                         clock uncertainty           -0.057    19.860    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.417    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.417    
                         arrival time                         -18.944    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.567     3.565    sys_clk
    SLICE_X53Y48         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     3.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.913    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y48         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.838     4.373    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y48         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.795     3.578    
    SLICE_X52Y48         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.888    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.566     3.564    sys_clk
    SLICE_X57Y38         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.924    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y38         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.835     4.370    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.793     3.577    
    SLICE_X56Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG/O
                         net (fo=3508, routed)        0.566     3.564    sys_clk
    SLICE_X57Y38         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.924    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y38         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG/O
                         net (fo=3508, routed)        0.835     4.370    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y38         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.793     3.577    
    SLICE_X56Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y13    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y13    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10    rom_dat0_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    rom_dat0_reg_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_2_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y47    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y47    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y23    storage_3_reg_0_7_18_21/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22    storage_3_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22    storage_3_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.186ns
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.964    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.456    10.420 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.610    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y16         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     6.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     6.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212     7.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.673 r  BUFG_4/O
                         net (fo=8, routed)           1.512    11.186    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.778    11.964    
                         clock uncertainty           -0.053    11.911    
    SLICE_X65Y16         FDPE (Setup_fdpe_C_D)       -0.047    11.864    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.518    10.481 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.363    soc_crg_reset_counter[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.124    11.487 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.676    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.778    14.963    
                         clock uncertainty           -0.053    14.910    
    SLICE_X64Y17         FDSE (Setup_fdse_C_CE)      -0.169    14.741    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.518    10.481 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.363    soc_crg_reset_counter[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.124    11.487 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.676    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.778    14.963    
                         clock uncertainty           -0.053    14.910    
    SLICE_X64Y17         FDSE (Setup_fdse_C_CE)      -0.169    14.741    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.518    10.481 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.363    soc_crg_reset_counter[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.124    11.487 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.676    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.778    14.963    
                         clock uncertainty           -0.053    14.910    
    SLICE_X64Y17         FDSE (Setup_fdse_C_CE)      -0.169    14.741    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.518    10.481 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.363    soc_crg_reset_counter[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.124    11.487 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.676    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.778    14.963    
                         clock uncertainty           -0.053    14.910    
    SLICE_X64Y17         FDSE (Setup_fdse_C_CE)      -0.169    14.741    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.478    10.441 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    11.513    soc_crg_reset_counter[1]
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.295    11.808 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.808    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.778    14.963    
                         clock uncertainty           -0.053    14.910    
    SLICE_X64Y17         FDSE (Setup_fdse_C_D)        0.081    14.991    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.478    10.441 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080    11.521    soc_crg_reset_counter[1]
    SLICE_X64Y17         LUT2 (Prop_lut2_I1_O)        0.317    11.838 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.838    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.778    14.963    
                         clock uncertainty           -0.053    14.910    
    SLICE_X64Y17         FDSE (Setup_fdse_C_D)        0.118    15.028    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.767%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.478    10.441 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    11.513    soc_crg_reset_counter[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.323    11.836 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.836    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.778    14.963    
                         clock uncertainty           -0.053    14.910    
    SLICE_X64Y17         FDSE (Setup_fdse_C_D)        0.118    15.028    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.963ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.629     9.963    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.478    10.441 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879    11.319    soc_crg_reset_counter[3]
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.301    11.620 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.620    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y17         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X65Y17         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.756    14.941    
                         clock uncertainty           -0.053    14.888    
    SLICE_X65Y17         FDRE (Setup_fdre_C_D)        0.029    14.917    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.185ns = ( 14.185 - 5.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.060     4.977    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.101 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.494    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.582 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.237    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.964    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.419    10.383 r  FDPE_9/Q
                         net (fo=5, routed)           0.352    10.735    idelay_rst
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.844     9.611    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100     9.711 r  clk100_inst/O
                         net (fo=9, routed)           1.212    10.923    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.582    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.673 r  BUFG_4/O
                         net (fo=8, routed)           1.511    14.185    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.754    14.939    
                         clock uncertainty           -0.053    14.886    
    SLICE_X64Y17         FDSE (Setup_fdse_C_S)       -0.699    14.187    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  3.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.588    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.141     3.729 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.785    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y16         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.394    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.806     3.588    
    SLICE_X65Y16         FDPE (Hold_fdpe_C_D)         0.075     3.663    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.589     3.587    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.164     3.751 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.868    soc_crg_reset_counter[0]
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.045     3.913 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.913    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y17         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X65Y17         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.793     3.600    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.091     3.691    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.589     3.587    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.164     3.751 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.925    soc_crg_reset_counter[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.048     3.973 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.973    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.806     3.587    
    SLICE_X64Y17         FDSE (Hold_fdse_C_D)         0.131     3.718    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.589     3.587    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.164     3.751 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.925    soc_crg_reset_counter[2]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.045     3.970 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.970    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.806     3.587    
    SLICE_X64Y17         FDSE (Hold_fdse_C_D)         0.121     3.708    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.708    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.589     3.587    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.164     3.751 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.949    soc_crg_reset_counter[0]
    SLICE_X64Y17         LUT2 (Prop_lut2_I0_O)        0.043     3.992 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.992    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.806     3.587    
    SLICE_X64Y17         FDSE (Hold_fdse_C_D)         0.131     3.718    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.589     3.587    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.164     3.751 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.949    soc_crg_reset_counter[0]
    SLICE_X64Y17         LUT1 (Prop_lut1_I0_O)        0.045     3.994 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.994    soc_crg_reset_counter0[0]
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.806     3.587    
    SLICE_X64Y17         FDSE (Hold_fdse_C_D)         0.120     3.707    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.792ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.588    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.716 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.845    idelay_rst
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.792     3.601    
    SLICE_X64Y17         FDSE (Hold_fdse_C_S)        -0.045     3.556    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.792ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.588    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.716 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.845    idelay_rst
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.792     3.601    
    SLICE_X64Y17         FDSE (Hold_fdse_C_S)        -0.045     3.556    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.792ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.588    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.716 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.845    idelay_rst
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.792     3.601    
    SLICE_X64Y17         FDSE (Hold_fdse_C_S)        -0.045     3.556    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.792ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.676     2.422    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.472 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.999 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.588    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.716 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.845    idelay_rst
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.029     2.093    clk100_IBUF_BUFG
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056     2.149 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.908    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.961 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.507    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.536 r  BUFG_4/O
                         net (fo=8, routed)           0.858     4.393    idelay_clk
    SLICE_X64Y17         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.792     3.601    
    SLICE_X64Y17         FDSE (Hold_fdse_C_S)        -0.045     3.556    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y16     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y16     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y17     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y17     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y17     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y17     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y17     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y17     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y17     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_9/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y17     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y17     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y17     soc_crg_reset_counter_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |     0.241 (r) | FAST    |     1.401 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.328 (r) | FAST    |     5.751 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.938 (r) | FAST    |     8.599 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.866 (f) | FAST    |     8.599 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.935 (r) | FAST    |     8.597 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.863 (f) | FAST    |     8.597 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.948 (r) | FAST    |     8.609 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.876 (f) | FAST    |     8.609 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.948 (r) | FAST    |     8.609 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.876 (f) | FAST    |     8.609 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.936 (r) | FAST    |     8.598 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.864 (f) | FAST    |     8.598 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.965 (r) | FAST    |     8.625 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.893 (f) | FAST    |     8.625 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.965 (r) | FAST    |     8.626 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.893 (f) | FAST    |     8.626 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.937 (r) | FAST    |     8.599 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.865 (f) | FAST    |     8.599 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.943 (r) | FAST    |     8.598 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.871 (f) | FAST    |     8.598 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.939 (r) | FAST    |     8.593 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.867 (f) | FAST    |     8.593 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.940 (r) | FAST    |     8.599 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.868 (f) | FAST    |     8.599 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.940 (r) | FAST    |     8.595 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.868 (f) | FAST    |     8.595 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.926 (r) | FAST    |     8.586 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.854 (f) | FAST    |     8.586 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.925 (r) | FAST    |     8.580 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.853 (f) | FAST    |     8.580 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.942 (r) | FAST    |     8.600 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.870 (f) | FAST    |     8.600 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.931 (r) | FAST    |     8.586 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.859 (f) | FAST    |     8.586 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     15.538 (r) | SLOW    |      4.853 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     15.830 (r) | SLOW    |      4.972 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     15.434 (r) | SLOW    |      4.813 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     15.321 (r) | SLOW    |      4.760 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     15.245 (r) | SLOW    |      4.728 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     15.461 (r) | SLOW    |      4.798 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     15.464 (r) | SLOW    |      4.802 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     15.236 (r) | SLOW    |      4.738 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.183 (r) | SLOW    |      4.683 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.163 (r) | SLOW    |      4.664 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.626 (r) | SLOW    |      4.879 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.333 (r) | SLOW    |      4.751 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.018 (r) | SLOW    |      4.646 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.024 (r) | SLOW    |      4.647 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.766 (r) | SLOW    |      4.933 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.033 (r) | SLOW    |      4.630 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.079 (r) | SLOW    |      4.588 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.689 (r) | SLOW    |      4.432 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.080 (r) | SLOW    |      4.590 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.690 (r) | SLOW    |      4.434 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     18.481 (r) | SLOW    |      6.466 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.021 (r) | SLOW    |      6.428 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.566 (r) | SLOW    |      6.287 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     19.430 (r) | SLOW    |      6.372 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     19.058 (r) | SLOW    |      6.259 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.134 (r) | SLOW    |      4.150 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.145 (r) | SLOW    |      4.155 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.145 (r) | SLOW    |      4.158 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.151 (r) | SLOW    |      4.162 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.140 (r) | SLOW    |      4.150 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.139 (r) | SLOW    |      4.147 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.153 (r) | SLOW    |      4.162 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.122 (r) | SLOW    |      4.130 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.136 (r) | SLOW    |      4.145 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.158 (r) | SLOW    |      4.167 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.130 (r) | SLOW    |      4.140 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.122 (r) | SLOW    |      4.131 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.137 (r) | SLOW    |      4.146 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     12.138 (r) | SLOW    |      4.147 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.155 (r) | SLOW    |      4.166 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.134 (r) | SLOW    |      4.150 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.139 (r) | SLOW    |      4.154 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.145 (r) | SLOW    |      4.158 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     12.122 (r) | SLOW    |      4.139 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.203 (r) | SLOW    |      4.133 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.208 (r) | SLOW    |      4.138 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.122 (r) | SLOW    |      4.139 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.144 (r) | SLOW    |      4.152 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.154 (r) | SLOW    |      4.165 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.050 (r) | SLOW    |      3.844 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.050 (r) | SLOW    |      3.847 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.051 (r) | SLOW    |      3.836 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.048 (r) | SLOW    |      3.832 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.049 (r) | SLOW    |      3.844 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.048 (r) | SLOW    |      3.815 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.048 (r) | SLOW    |      3.815 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.049 (r) | SLOW    |      3.842 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.037 (r) | SLOW    |      3.827 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.034 (r) | SLOW    |      3.827 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.044 (r) | SLOW    |      3.836 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.037 (r) | SLOW    |      3.829 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.045 (r) | SLOW    |      3.850 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.036 (r) | SLOW    |      3.843 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.044 (r) | SLOW    |      3.834 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.036 (r) | SLOW    |      3.837 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     12.127 (r) | SLOW    |      4.136 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.132 (r) | SLOW    |      4.147 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     12.124 (r) | SLOW    |      4.133 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     12.116 (r) | SLOW    |      4.125 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.673 (r) | SLOW    |      4.458 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.666 (r) | SLOW    |      4.462 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.674 (r) | SLOW    |      4.460 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.667 (r) | SLOW    |      4.464 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.636 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.772 ns
Ideal Clock Offset to Actual Clock: 5.739 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.938 (r) | FAST    |   8.599 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.866 (f) | FAST    |   8.599 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.935 (r) | FAST    |   8.597 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.863 (f) | FAST    |   8.597 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.948 (r) | FAST    |   8.609 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.876 (f) | FAST    |   8.609 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.948 (r) | FAST    |   8.609 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.876 (f) | FAST    |   8.609 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.936 (r) | FAST    |   8.598 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.864 (f) | FAST    |   8.598 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.965 (r) | FAST    |   8.625 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.893 (f) | FAST    |   8.625 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.965 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.893 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.937 (r) | FAST    |   8.599 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.865 (f) | FAST    |   8.599 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.943 (r) | FAST    |   8.598 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.871 (f) | FAST    |   8.598 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.939 (r) | FAST    |   8.593 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.867 (f) | FAST    |   8.593 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.940 (r) | FAST    |   8.599 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.868 (f) | FAST    |   8.599 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.940 (r) | FAST    |   8.595 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.868 (f) | FAST    |   8.595 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.926 (r) | FAST    |   8.586 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.854 (f) | FAST    |   8.586 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.925 (r) | FAST    |   8.580 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.853 (f) | FAST    |   8.580 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.942 (r) | FAST    |   8.600 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.870 (f) | FAST    |   8.600 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.931 (r) | FAST    |   8.586 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.859 (f) | FAST    |   8.586 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.853 (f) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.134 (r) | SLOW    |   4.150 (r) | FAST    |    0.019 |
ddram_a[1]         |   12.145 (r) | SLOW    |   4.155 (r) | FAST    |    0.025 |
ddram_a[2]         |   12.145 (r) | SLOW    |   4.158 (r) | FAST    |    0.028 |
ddram_a[3]         |   12.151 (r) | SLOW    |   4.162 (r) | FAST    |    0.032 |
ddram_a[4]         |   12.140 (r) | SLOW    |   4.150 (r) | FAST    |    0.020 |
ddram_a[5]         |   12.139 (r) | SLOW    |   4.147 (r) | FAST    |    0.017 |
ddram_a[6]         |   12.153 (r) | SLOW    |   4.162 (r) | FAST    |    0.032 |
ddram_a[7]         |   12.122 (r) | SLOW    |   4.130 (r) | FAST    |    0.000 |
ddram_a[8]         |   12.136 (r) | SLOW    |   4.145 (r) | FAST    |    0.014 |
ddram_a[9]         |   12.158 (r) | SLOW    |   4.167 (r) | FAST    |    0.037 |
ddram_a[10]        |   12.130 (r) | SLOW    |   4.140 (r) | FAST    |    0.010 |
ddram_a[11]        |   12.122 (r) | SLOW    |   4.131 (r) | FAST    |    0.000 |
ddram_a[12]        |   12.137 (r) | SLOW    |   4.146 (r) | FAST    |    0.015 |
ddram_a[13]        |   12.138 (r) | SLOW    |   4.147 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.158 (r) | SLOW    |   4.130 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.155 (r) | SLOW    |   4.166 (r) | FAST    |    0.020 |
ddram_ba[1]        |   12.134 (r) | SLOW    |   4.150 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.139 (r) | SLOW    |   4.154 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.155 (r) | SLOW    |   4.150 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.144 (r) | SLOW    |   4.152 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.154 (r) | SLOW    |   4.165 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.154 (r) | SLOW    |   4.152 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.812 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   15.538 (r) | SLOW    |   3.844 (r) | FAST    |    0.520 |
ddram_dq[1]        |   15.830 (r) | SLOW    |   3.847 (r) | FAST    |    0.812 |
ddram_dq[2]        |   15.434 (r) | SLOW    |   3.836 (r) | FAST    |    0.416 |
ddram_dq[3]        |   15.321 (r) | SLOW    |   3.832 (r) | FAST    |    0.303 |
ddram_dq[4]        |   15.245 (r) | SLOW    |   3.844 (r) | FAST    |    0.227 |
ddram_dq[5]        |   15.461 (r) | SLOW    |   3.815 (r) | FAST    |    0.443 |
ddram_dq[6]        |   15.464 (r) | SLOW    |   3.815 (r) | FAST    |    0.446 |
ddram_dq[7]        |   15.236 (r) | SLOW    |   3.842 (r) | FAST    |    0.217 |
ddram_dq[8]        |   15.183 (r) | SLOW    |   3.827 (r) | FAST    |    0.165 |
ddram_dq[9]        |   15.163 (r) | SLOW    |   3.827 (r) | FAST    |    0.145 |
ddram_dq[10]       |   15.626 (r) | SLOW    |   3.836 (r) | FAST    |    0.608 |
ddram_dq[11]       |   15.333 (r) | SLOW    |   3.829 (r) | FAST    |    0.315 |
ddram_dq[12]       |   15.018 (r) | SLOW    |   3.850 (r) | FAST    |    0.035 |
ddram_dq[13]       |   15.024 (r) | SLOW    |   3.843 (r) | FAST    |    0.028 |
ddram_dq[14]       |   15.766 (r) | SLOW    |   3.834 (r) | FAST    |    0.748 |
ddram_dq[15]       |   15.033 (r) | SLOW    |   3.837 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.830 (r) | SLOW    |   3.815 (r) | FAST    |    0.812 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.390 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.079 (r) | SLOW    |   4.458 (r) | FAST    |    0.389 |
ddram_dqs_n[1]     |   14.689 (r) | SLOW    |   4.432 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   15.080 (r) | SLOW    |   4.460 (r) | FAST    |    0.390 |
ddram_dqs_p[1]     |   14.690 (r) | SLOW    |   4.434 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.080 (r) | SLOW    |   4.432 (r) | FAST    |    0.390 |
-------------------+--------------+---------+-------------+---------+----------+




