--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
flashCe     |   14.350(R)|clk               |   0.000|
led<12>     |   17.954(R)|clk               |   0.000|
led<14>     |   19.403(R)|clk               |   0.000|
ram1Data<0> |   17.187(R)|clk               |   0.000|
ram1Data<1> |   17.166(R)|clk               |   0.000|
ram1Data<2> |   17.353(R)|clk               |   0.000|
ram1Data<3> |   16.926(R)|clk               |   0.000|
ram1Data<4> |   17.208(R)|clk               |   0.000|
ram1Data<5> |   16.831(R)|clk               |   0.000|
ram1Data<6> |   16.875(R)|clk               |   0.000|
ram1Data<7> |   16.876(R)|clk               |   0.000|
ram2Addr<0> |   16.173(R)|clk               |   0.000|
ram2Addr<1> |   16.177(R)|clk               |   0.000|
ram2Addr<2> |   16.535(R)|clk               |   0.000|
ram2Addr<3> |   16.834(R)|clk               |   0.000|
ram2Addr<4> |   16.510(R)|clk               |   0.000|
ram2Addr<5> |   16.502(R)|clk               |   0.000|
ram2Addr<6> |   16.801(R)|clk               |   0.000|
ram2Addr<7> |   16.783(R)|clk               |   0.000|
ram2Addr<8> |   16.415(R)|clk               |   0.000|
ram2Addr<9> |   16.951(R)|clk               |   0.000|
ram2Addr<10>|   16.642(R)|clk               |   0.000|
ram2Addr<11>|   17.163(R)|clk               |   0.000|
ram2Addr<12>|   17.235(R)|clk               |   0.000|
ram2Addr<13>|   16.374(R)|clk               |   0.000|
ram2Addr<14>|   16.101(R)|clk               |   0.000|
ram2Addr<15>|   16.773(R)|clk               |   0.000|
ram2Data<0> |   16.531(R)|clk               |   0.000|
ram2Data<1> |   17.747(R)|clk               |   0.000|
ram2Data<2> |   17.446(R)|clk               |   0.000|
ram2Data<3> |   17.437(R)|clk               |   0.000|
ram2Data<4> |   16.535(R)|clk               |   0.000|
ram2Data<5> |   16.796(R)|clk               |   0.000|
ram2Data<6> |   17.388(R)|clk               |   0.000|
ram2Data<7> |   16.789(R)|clk               |   0.000|
ram2Data<8> |   17.655(R)|clk               |   0.000|
ram2Data<9> |   18.290(R)|clk               |   0.000|
ram2Data<10>|   16.835(R)|clk               |   0.000|
ram2Data<11>|   16.487(R)|clk               |   0.000|
ram2Data<12>|   17.706(R)|clk               |   0.000|
ram2Data<13>|   18.821(R)|clk               |   0.000|
ram2Data<14>|   16.524(R)|clk               |   0.000|
ram2Data<15>|   18.238(R)|clk               |   0.000|
ram2Oe      |   16.276(R)|clk               |   0.000|
ram2We      |   20.972(R)|clk               |   0.000|
rdn         |   17.290(R)|clk               |   0.000|
wrn         |   18.995(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock clk_hand to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
flashCe     |   11.523(R)|clk               |   0.000|
led<12>     |   15.127(R)|clk               |   0.000|
led<14>     |   16.576(R)|clk               |   0.000|
ram1Data<0> |   14.360(R)|clk               |   0.000|
ram1Data<1> |   14.339(R)|clk               |   0.000|
ram1Data<2> |   14.526(R)|clk               |   0.000|
ram1Data<3> |   14.099(R)|clk               |   0.000|
ram1Data<4> |   14.381(R)|clk               |   0.000|
ram1Data<5> |   14.004(R)|clk               |   0.000|
ram1Data<6> |   14.048(R)|clk               |   0.000|
ram1Data<7> |   14.049(R)|clk               |   0.000|
ram2Addr<0> |   13.346(R)|clk               |   0.000|
ram2Addr<1> |   13.350(R)|clk               |   0.000|
ram2Addr<2> |   13.708(R)|clk               |   0.000|
ram2Addr<3> |   14.007(R)|clk               |   0.000|
ram2Addr<4> |   13.683(R)|clk               |   0.000|
ram2Addr<5> |   13.675(R)|clk               |   0.000|
ram2Addr<6> |   13.974(R)|clk               |   0.000|
ram2Addr<7> |   13.956(R)|clk               |   0.000|
ram2Addr<8> |   13.588(R)|clk               |   0.000|
ram2Addr<9> |   14.124(R)|clk               |   0.000|
ram2Addr<10>|   13.815(R)|clk               |   0.000|
ram2Addr<11>|   14.336(R)|clk               |   0.000|
ram2Addr<12>|   14.408(R)|clk               |   0.000|
ram2Addr<13>|   13.547(R)|clk               |   0.000|
ram2Addr<14>|   13.274(R)|clk               |   0.000|
ram2Addr<15>|   13.946(R)|clk               |   0.000|
ram2Data<0> |   13.704(R)|clk               |   0.000|
ram2Data<1> |   14.920(R)|clk               |   0.000|
ram2Data<2> |   14.619(R)|clk               |   0.000|
ram2Data<3> |   14.610(R)|clk               |   0.000|
ram2Data<4> |   13.708(R)|clk               |   0.000|
ram2Data<5> |   13.969(R)|clk               |   0.000|
ram2Data<6> |   14.561(R)|clk               |   0.000|
ram2Data<7> |   13.962(R)|clk               |   0.000|
ram2Data<8> |   14.828(R)|clk               |   0.000|
ram2Data<9> |   15.463(R)|clk               |   0.000|
ram2Data<10>|   14.008(R)|clk               |   0.000|
ram2Data<11>|   13.660(R)|clk               |   0.000|
ram2Data<12>|   14.879(R)|clk               |   0.000|
ram2Data<13>|   15.994(R)|clk               |   0.000|
ram2Data<14>|   13.697(R)|clk               |   0.000|
ram2Data<15>|   15.411(R)|clk               |   0.000|
ram2Oe      |   13.449(R)|clk               |   0.000|
ram2We      |   18.145(R)|clk               |   0.000|
rdn         |   14.463(R)|clk               |   0.000|
wrn         |   16.168(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock opt to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
flashCe     |   12.147(R)|clk               |   0.000|
led<12>     |   15.751(R)|clk               |   0.000|
led<14>     |   17.200(R)|clk               |   0.000|
ram1Data<0> |   14.984(R)|clk               |   0.000|
ram1Data<1> |   14.963(R)|clk               |   0.000|
ram1Data<2> |   15.150(R)|clk               |   0.000|
ram1Data<3> |   14.723(R)|clk               |   0.000|
ram1Data<4> |   15.005(R)|clk               |   0.000|
ram1Data<5> |   14.628(R)|clk               |   0.000|
ram1Data<6> |   14.672(R)|clk               |   0.000|
ram1Data<7> |   14.673(R)|clk               |   0.000|
ram2Addr<0> |   13.970(R)|clk               |   0.000|
ram2Addr<1> |   13.974(R)|clk               |   0.000|
ram2Addr<2> |   14.332(R)|clk               |   0.000|
ram2Addr<3> |   14.631(R)|clk               |   0.000|
ram2Addr<4> |   14.307(R)|clk               |   0.000|
ram2Addr<5> |   14.299(R)|clk               |   0.000|
ram2Addr<6> |   14.598(R)|clk               |   0.000|
ram2Addr<7> |   14.580(R)|clk               |   0.000|
ram2Addr<8> |   14.212(R)|clk               |   0.000|
ram2Addr<9> |   14.748(R)|clk               |   0.000|
ram2Addr<10>|   14.439(R)|clk               |   0.000|
ram2Addr<11>|   14.960(R)|clk               |   0.000|
ram2Addr<12>|   15.032(R)|clk               |   0.000|
ram2Addr<13>|   14.171(R)|clk               |   0.000|
ram2Addr<14>|   13.898(R)|clk               |   0.000|
ram2Addr<15>|   14.570(R)|clk               |   0.000|
ram2Data<0> |   14.328(R)|clk               |   0.000|
ram2Data<1> |   15.544(R)|clk               |   0.000|
ram2Data<2> |   15.243(R)|clk               |   0.000|
ram2Data<3> |   15.234(R)|clk               |   0.000|
ram2Data<4> |   14.332(R)|clk               |   0.000|
ram2Data<5> |   14.593(R)|clk               |   0.000|
ram2Data<6> |   15.185(R)|clk               |   0.000|
ram2Data<7> |   14.586(R)|clk               |   0.000|
ram2Data<8> |   15.452(R)|clk               |   0.000|
ram2Data<9> |   16.087(R)|clk               |   0.000|
ram2Data<10>|   14.632(R)|clk               |   0.000|
ram2Data<11>|   14.284(R)|clk               |   0.000|
ram2Data<12>|   15.503(R)|clk               |   0.000|
ram2Data<13>|   16.618(R)|clk               |   0.000|
ram2Data<14>|   14.321(R)|clk               |   0.000|
ram2Data<15>|   16.035(R)|clk               |   0.000|
ram2Oe      |   14.073(R)|clk               |   0.000|
ram2We      |   18.769(R)|clk               |   0.000|
rdn         |   15.087(R)|clk               |   0.000|
wrn         |   16.792(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
flashCe     |   12.185(R)|clk               |   0.000|
led<12>     |   15.789(R)|clk               |   0.000|
led<14>     |   17.238(R)|clk               |   0.000|
ram1Data<0> |   15.022(R)|clk               |   0.000|
ram1Data<1> |   15.001(R)|clk               |   0.000|
ram1Data<2> |   15.188(R)|clk               |   0.000|
ram1Data<3> |   14.761(R)|clk               |   0.000|
ram1Data<4> |   15.043(R)|clk               |   0.000|
ram1Data<5> |   14.666(R)|clk               |   0.000|
ram1Data<6> |   14.710(R)|clk               |   0.000|
ram1Data<7> |   14.711(R)|clk               |   0.000|
ram2Addr<0> |   14.008(R)|clk               |   0.000|
ram2Addr<1> |   14.012(R)|clk               |   0.000|
ram2Addr<2> |   14.370(R)|clk               |   0.000|
ram2Addr<3> |   14.669(R)|clk               |   0.000|
ram2Addr<4> |   14.345(R)|clk               |   0.000|
ram2Addr<5> |   14.337(R)|clk               |   0.000|
ram2Addr<6> |   14.636(R)|clk               |   0.000|
ram2Addr<7> |   14.618(R)|clk               |   0.000|
ram2Addr<8> |   14.250(R)|clk               |   0.000|
ram2Addr<9> |   14.786(R)|clk               |   0.000|
ram2Addr<10>|   14.477(R)|clk               |   0.000|
ram2Addr<11>|   14.998(R)|clk               |   0.000|
ram2Addr<12>|   15.070(R)|clk               |   0.000|
ram2Addr<13>|   14.209(R)|clk               |   0.000|
ram2Addr<14>|   13.936(R)|clk               |   0.000|
ram2Addr<15>|   14.608(R)|clk               |   0.000|
ram2Data<0> |   14.366(R)|clk               |   0.000|
ram2Data<1> |   15.582(R)|clk               |   0.000|
ram2Data<2> |   15.281(R)|clk               |   0.000|
ram2Data<3> |   15.272(R)|clk               |   0.000|
ram2Data<4> |   14.370(R)|clk               |   0.000|
ram2Data<5> |   14.631(R)|clk               |   0.000|
ram2Data<6> |   15.223(R)|clk               |   0.000|
ram2Data<7> |   14.624(R)|clk               |   0.000|
ram2Data<8> |   15.490(R)|clk               |   0.000|
ram2Data<9> |   16.125(R)|clk               |   0.000|
ram2Data<10>|   14.670(R)|clk               |   0.000|
ram2Data<11>|   14.322(R)|clk               |   0.000|
ram2Data<12>|   15.541(R)|clk               |   0.000|
ram2Data<13>|   16.656(R)|clk               |   0.000|
ram2Data<14>|   14.359(R)|clk               |   0.000|
ram2Data<15>|   16.073(R)|clk               |   0.000|
ram2Oe      |   14.111(R)|clk               |   0.000|
ram2We      |   18.807(R)|clk               |   0.000|
rdn         |   15.125(R)|clk               |   0.000|
wrn         |   16.830(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.179|         |         |         |
clk_hand       |    7.179|         |         |         |
opt            |    7.179|         |         |         |
rst            |    7.179|   -0.391|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.179|         |         |         |
clk_hand       |    7.179|         |         |         |
opt            |    7.179|         |         |         |
rst            |    7.179|    1.871|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.179|         |         |         |
clk_hand       |    7.179|         |         |         |
opt            |    7.179|         |         |         |
rst            |    7.179|    1.371|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.179|         |         |         |
clk_hand       |    7.179|         |         |         |
opt            |    7.179|         |         |         |
rst            |    7.179|    1.341|   -2.365|   -2.365|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_50         |ram2We         |   10.801|
clk_hand       |ram2We         |    7.974|
opt            |ram2We         |    8.598|
rst            |ram2We         |    8.636|
---------------+---------------+---------+


Analysis completed Tue Nov 29 21:27:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



