OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_512x64.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_512x64.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_256x95.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_256x95.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x7.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x7.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x15.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x15.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x96.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x96.lef
[WARNING STA-0337] port 'mem_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'mem_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'mem_resp_ready_o[0]' not found.
[WARNING STA-0337] port 'mem_resp_ready_o[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_ready_o[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_ready_o[0]' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 4 input ports missing set_input_delay.
Warning: There are 4 output ports missing set_output_delay.
Warning: There are 559 unconstrained endpoints.
number instances in verilog is 305428
[INFO IFP-0001] Added 913 rows of 6999 site FreePDK45_38x28_10R_NP_162NW_34O with height 1.
[INFO RSZ-0026] Removed 33183 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 4 input ports missing set_input_delay.
Warning: There are 4 output ports missing set_output_delay.
Warning: There are 559 unconstrained endpoints.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -298586.12

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -51.19

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -51.19

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1439_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1439_/CK (DFF_X1)
     1    1.55    0.01    0.08    0.08 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1439_/Q (DFF_X1)
                                         multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/ram_data_i_r[0] (net)
                  0.01    0.00    0.08 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0753_/A (INV_X1)
     1    1.65    0.01    0.01    0.09 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0753_/ZN (INV_X1)
                                         multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0419_ (net)
                  0.01    0.00    0.09 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0754_/A2 (NOR2_X1)
     1    5.00    0.01    0.01    0.10 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0754_/ZN (NOR2_X1)
                                         multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/ram_data_i[0] (net)
                  0.01    0.00    0.10 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[0] (fakeram45_256x95)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/clk (fakeram45_256x95)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_35887_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/CK (DFF_X1)
  1079 1759.36    4.02    4.29    4.29 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/Q (DFF_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/rof_4__fi_twofer.head_r (net)
                  4.02    0.00    4.29 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/B1 (OAI21_X1)
     3    4.61    0.69   -0.04    4.25 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/ZN (OAI21_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/fifo_data_4__1_ (net)
                  0.69    0.00    4.25 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/A (INV_X1)
     3    6.49    0.12    0.19    4.43 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3340_ (net)
                  0.12    0.00    4.43 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/A (HA_X1)
     3    6.13    0.04    0.04    4.48 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/S (HA_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3342_ (net)
                  0.04    0.00    4.48 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/A2 (NAND3_X1)
   540  925.80    2.12    2.25    6.72 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_0040_ (net)
                  2.12    0.00    6.72 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/A (INV_X1)
  1084 1665.72    8.09   19.28   26.00 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/genblk2_west_rr_arb.N14 (net)
                  8.09    0.00   26.00 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/A2 (NAND3_X1)
   539  861.88    0.00   31.96   57.97 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_10177_ (net)
                  0.00    0.00   57.97 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28192_/A1 (NAND2_X1)
     1    1.50    0.01    0.01   57.97 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28192_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_10181_ (net)
                  0.01    0.00   57.97 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28193_/A2 (NAND2_X1)
     1    1.14    0.05    0.01   57.99 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28193_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_01425_ (net)
                  0.05    0.00   57.99 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_35887_/D (DFF_X1)
                                 57.99   data arrival time

                  0.00    6.84    6.84   clock CLK (rise edge)
                          0.00    6.84   clock network delay (ideal)
                          0.00    6.84   clock reconvergence pessimism
                                  6.84 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_35887_/CK (DFF_X1)
                         -0.04    6.80   library setup time
                                  6.80   data required time
-----------------------------------------------------------------------------
                                  6.80   data required time
                                -57.99   data arrival time
-----------------------------------------------------------------------------
                                -51.19   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_35887_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/CK (DFF_X1)
  1079 1759.36    4.02    4.29    4.29 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/Q (DFF_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/rof_4__fi_twofer.head_r (net)
                  4.02    0.00    4.29 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/B1 (OAI21_X1)
     3    4.61    0.69   -0.04    4.25 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/ZN (OAI21_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/fifo_data_4__1_ (net)
                  0.69    0.00    4.25 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/A (INV_X1)
     3    6.49    0.12    0.19    4.43 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3340_ (net)
                  0.12    0.00    4.43 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/A (HA_X1)
     3    6.13    0.04    0.04    4.48 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/S (HA_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3342_ (net)
                  0.04    0.00    4.48 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/A2 (NAND3_X1)
   540  925.80    2.12    2.25    6.72 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_0040_ (net)
                  2.12    0.00    6.72 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/A (INV_X1)
  1084 1665.72    8.09   19.28   26.00 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/genblk2_west_rr_arb.N14 (net)
                  8.09    0.00   26.00 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/A2 (NAND3_X1)
   539  861.88    0.00   31.96   57.97 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_10177_ (net)
                  0.00    0.00   57.97 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28192_/A1 (NAND2_X1)
     1    1.50    0.01    0.01   57.97 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28192_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_10181_ (net)
                  0.01    0.00   57.97 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28193_/A2 (NAND2_X1)
     1    1.14    0.05    0.01   57.99 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28193_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_01425_ (net)
                  0.05    0.00   57.99 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_35887_/D (DFF_X1)
                                 57.99   data arrival time

                  0.00    6.84    6.84   clock CLK (rise edge)
                          0.00    6.84   clock network delay (ideal)
                          0.00    6.84   clock reconvergence pessimism
                                  6.84 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_35887_/CK (DFF_X1)
                         -0.04    6.80   library setup time
                                  6.80   data required time
-----------------------------------------------------------------------------
                                  6.80   data required time
                                -57.99   data arrival time
-----------------------------------------------------------------------------
                                -51.19   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.31e-02   4.92e-03   3.05e-03   5.11e-02  28.5%
Combinational          5.35e-02   1.63e-02   4.81e-03   7.46e-02  41.6%
Macro                  3.82e-02   7.60e-05   1.54e-02   5.37e-02  29.9%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.35e-01   2.13e-02   2.33e-02   1.79e-01 100.0%
                          75.2%      11.9%      13.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 724003 u^2 43% utilization.

Elapsed time: 0:21.77[h:]min:sec. CPU time: user 21.55 sys 0.21 (99%). Peak memory: 1212236KB.
