# This is a comment in a Makefile
# Define the variables used in the Makefile
CC = gcc
CFLAGS = -Wall -g
# Define the target and its dependencies
all: my_program
my_program: main.o func1.o func2.o
# Compile each source file into an object file
main.o: main.c
	$(CC) $(CFLAGS) -c -o main.o main.c
func1.o: func1.c
	$(CC) $(CFLAGS) -c -o func1.o func1.c
func2.o: func2.c
	$(CC) $(CFLAGS) -c -o func2.o func2.c
# Link the object files into an executable
$(CC) $(CFLAGS) -o my_program main.o func1.o func2.o
# Define a clean target to remove object files
.PHONY: clean
clean:
	rm -f *.o my_program