(PCB NBLogic
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -141.24740 -59.67719 -20.29840 66.43820))
  (boundary (path signal 0.20320 -141.14580 -59.57559 -67.78860 -59.57559 -67.78860 66.33660
   -141.14580 66.33660 -141.14580 -59.57559))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.17780 (type wire_via))
   (clearance 0.17780 (type wire_smd))
   (clearance 0.17780 (type wire_pin))
   (clearance 0.17780 (type wire_wire))
   (clearance 0.17780 (type via_pin))
   (clearance 0.17780 (type via_via))
   (clearance 0.17780 (type via_smd))
  )
 )
 (placement
  (component "MYCONSIL-40_J1" (place J1 -137.54240 44.72620 front -90))
  (component "MYCONSIL-6_EX1" (place EX1 -137.50760 60.01620 front -90))
  (component "ARDUINO-SIL8_J_DATA" (place J_DATA -133.20000 -21.40000 front -90))
  (component "MYCONSIL-6_EX2" (place EX2 -133.41820 59.99080 front -90))
  (component "MYCONSIL-6_SP2" (place SP2 -133.24041 -41.68540 front -90))
  (component "TANG NANO_F1" (place F1 -88.20000 -38.80000 front 0))
  (component "SOP65P640X120-20N_UDATA_INOUT <>" (place "UDATA_INOUT <>" -121.40000 -31.70000 back 0
  ))
  (component "SOP65P640X110-24N_USIGNALS_IN >" (place "USIGNALS_IN >" -95.90000 33.30000 back -180
  ))
  (component "SOP65P640X110-24N_UVADDRLOW_IN >" (place "UVADDRLOW_IN >" -121.30000 15.10000 back -180
  ))
  (component CAP10_C1 (place C1 -91.26000 24.80000 front -180))
  (component CAP10_C2 (place C2 -125.90000 5.60000 front 0))
  (component CAP10_C3 (place C3 -125.80000 -24.20000 front 0))
  (component CAP10_C5 (place C5 -117.36000 -24.20000 front -180))
  (component CAP10_C9 (place C9 -117.00000 5.70000 front -180))
  (component CAP10_C10 (place C10 -100.30000 24.90000 front 0))
  (component "CONN-SIL2_J_VCC3.3" (place J_VCC3.3 -96.16000 58.10000 front -180))
  (component "CONN-SIL2_JPCPUWR" (place JPCPUWR -82.90000 58.90000 front -180))
 )
 (library
  (image "MYCONSIL-40_J1" (side front)
   (outline (rect TOP -1.37160 -2.00660 101.35160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.20000 0.00000)
   (pin PS0 (rotate 0) 7 17.74000 0.00000)
   (pin PS0 (rotate 0) 8 20.28000 0.00000)
   (pin PS0 (rotate 0) 9 22.82000 0.00000)
   (pin PS0 (rotate 0) 10 25.36000 0.00000)
   (pin PS0 (rotate 0) 11 27.90000 0.00000)
   (pin PS0 (rotate 0) 12 30.50000 0.00000)
   (pin PS0 (rotate 0) 13 33.04000 0.00000)
   (pin PS0 (rotate 0) 14 35.58000 0.00000)
   (pin PS0 (rotate 0) 15 38.12000 0.00000)
   (pin PS0 (rotate 0) 16 40.66000 0.00000)
   (pin PS0 (rotate 0) 17 43.20000 0.00000)
   (pin PS0 (rotate 0) 18 45.80000 0.00000)
   (pin PS0 (rotate 0) 19 48.34000 0.00000)
   (pin PS0 (rotate 0) 20 50.88000 0.00000)
   (pin PS0 (rotate 0) 21 53.42000 0.00000)
   (pin PS0 (rotate 0) 22 55.96000 0.00000)
   (pin PS0 (rotate 0) 23 58.50000 0.00000)
   (pin PS0 (rotate 0) 24 61.00000 0.00000)
   (pin PS0 (rotate 0) 25 63.54000 0.00000)
   (pin PS0 (rotate 0) 26 66.08000 0.00000)
   (pin PS0 (rotate 0) 27 68.62000 0.00000)
   (pin PS0 (rotate 0) 28 71.16000 0.00000)
   (pin PS0 (rotate 0) 29 73.70000 0.00000)
   (pin PS0 (rotate 0) 30 76.30000 0.00000)
   (pin PS0 (rotate 0) 31 78.84000 0.00000)
   (pin PS0 (rotate 0) 32 81.38000 0.00000)
   (pin PS0 (rotate 0) 33 83.92000 0.00000)
   (pin PS0 (rotate 0) 34 86.46000 0.00000)
   (pin PS0 (rotate 0) 35 89.00000 0.00000)
   (pin PS0 (rotate 0) 36 91.48000 0.00000)
   (pin PS0 (rotate 0) 37 94.02000 0.00000)
   (pin PS0 (rotate 0) 38 96.56000 0.00000)
   (pin PS0 (rotate 0) 39 99.10000 0.00000)
  )
  (image "MYCONSIL-6_EX1" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "ARDUINO-SIL8_J_DATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "MYCONSIL-6_EX2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "MYCONSIL-6_SP2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "TANG NANO_F1" (side front)
   (outline (rect TOP -17.50160 -5.90160 3.99160 52.64160))
   (pin PS1 (rotate -90) 0 0.00000 0.00000)
   (pin PS1 (rotate -90) 1 -15.90625 0.00000)
   (pin PS1 (rotate 0) 2 -15.91250 23.10000)
   (pin PS1 (rotate -90) 3 2.60000 0.00000)
   (pin PS1 (rotate -90) 4 -13.30000 0.00000)
   (pin PS1 (rotate 0) 5 -15.91250 20.50000)
   (pin PS1 (rotate 0) 6 -15.91250 18.00000)
   (pin PS1 (rotate 0) 7 -15.91250 28.20000)
   (pin PS1 (rotate 0) 8 -15.91250 30.70000)
   (pin PS1 (rotate 0) 9 -15.91250 15.40000)
   (pin PS1 (rotate 0) 10 -15.90625 2.70000)
   (pin PS1 (rotate 0) 11 2.58750 2.50000)
   (pin PS1 (rotate 0) 12 2.58750 30.50000)
   (pin PS1 (rotate 0) 13 2.58750 28.00000)
   (pin PS1 (rotate 0) 14 2.58750 25.40000)
   (pin PS1 (rotate 0) 15 2.58750 12.70000)
   (pin PS1 (rotate 0) 16 2.58750 22.90000)
   (pin PS1 (rotate 0) 17 2.58750 20.30000)
   (pin PS1 (rotate 0) 18 2.58750 17.80000)
   (pin PS1 (rotate 0) 19 2.58750 10.20000)
   (pin PS1 (rotate 0) 20 2.58750 15.20000)
   (pin PS1 (rotate 0) 21 2.58750 50.80000)
   (pin PS1 (rotate 0) 22 2.58750 48.30000)
   (pin PS1 (rotate 0) 23 2.58750 45.70000)
   (pin PS1 (rotate 0) 24 2.58750 43.10000)
   (pin PS1 (rotate 0) 25 2.58750 40.60000)
   (pin PS1 (rotate 0) 26 2.58750 38.10000)
   (pin PS1 (rotate 0) 27 2.58750 35.50000)
   (pin PS1 (rotate 0) 28 2.58750 33.00000)
   (pin PS1 (rotate 0) 29 -15.91250 51.00000)
   (pin PS1 (rotate 0) 30 -15.91250 48.50000)
   (pin PS1 (rotate 0) 31 -15.91250 45.90000)
   (pin PS1 (rotate 0) 32 -15.91250 43.30000)
   (pin PS1 (rotate 0) 33 -15.91250 40.80000)
   (pin PS1 (rotate 0) 34 -15.91250 38.30000)
   (pin PS1 (rotate 0) 35 -15.91250 35.70000)
   (pin PS1 (rotate 0) 36 -15.91250 33.20000)
   (pin PS1 (rotate 0) 37 -15.91250 25.60000)
   (pin PS1 (rotate 0) 38 -15.91250 7.80000)
   (pin PS1 (rotate 0) 39 -15.91250 5.30000)
   (pin PS1 (rotate 0) 40 -15.91250 12.90000)
   (pin PS1 (rotate 0) 41 -15.91250 10.40000)
   (pin PS1 (rotate 0) 42 2.58750 7.60000)
   (pin PS1 (rotate 0) 43 2.58750 5.10000)
  )
  (image "SOP65P640X120-20N_UDATA_INOUT <>" (side back)
   (outline (rect TOP -3.94500 -3.57500 3.94500 3.60000))
   (pin PS2 (rotate 0) 0 -2.94000 2.92000)
   (pin PS2 (rotate 0) 1 -2.94000 2.28000)
   (pin PS2 (rotate 0) 2 -2.94000 1.62000)
   (pin PS2 (rotate 0) 3 -2.94000 0.98000)
   (pin PS2 (rotate 0) 4 -2.94000 0.32000)
   (pin PS2 (rotate 0) 5 -2.94000 -0.32000)
   (pin PS2 (rotate 0) 6 -2.94000 -0.98000)
   (pin PS2 (rotate 0) 7 -2.94000 -1.62000)
   (pin PS2 (rotate 0) 8 -2.94000 -2.28000)
   (pin PS2 (rotate 0) 9 -2.94000 -2.92000)
   (pin PS2 (rotate 0) 10 2.94000 -2.92000)
   (pin PS2 (rotate 0) 11 2.94000 -2.28000)
   (pin PS2 (rotate 0) 12 2.94000 -1.62000)
   (pin PS2 (rotate 0) 13 2.94000 -0.98000)
   (pin PS2 (rotate 0) 14 2.94000 -0.32000)
   (pin PS2 (rotate 0) 15 2.94000 0.32000)
   (pin PS2 (rotate 0) 16 2.94000 0.98000)
   (pin PS2 (rotate 0) 17 2.94000 1.62000)
   (pin PS2 (rotate 0) 18 2.94000 2.28000)
   (pin PS2 (rotate 0) 19 2.94000 2.92000)
  )
  (image "SOP65P640X110-24N_USIGNALS_IN >" (side back)
   (outline (rect TOP -3.94500 -4.22500 3.94500 4.25000))
   (pin PS2 (rotate 0) 0 -2.94000 3.58000)
   (pin PS2 (rotate 0) 1 -2.94000 2.92000)
   (pin PS2 (rotate 0) 2 -2.94000 2.28000)
   (pin PS2 (rotate 0) 3 -2.94000 1.62000)
   (pin PS2 (rotate 0) 4 -2.94000 0.98000)
   (pin PS2 (rotate 0) 5 -2.94000 0.32000)
   (pin PS2 (rotate 0) 6 -2.94000 -0.32000)
   (pin PS2 (rotate 0) 7 -2.94000 -0.98000)
   (pin PS2 (rotate 0) 8 -2.94000 -1.62000)
   (pin PS2 (rotate 0) 9 -2.94000 -2.28000)
   (pin PS2 (rotate 0) 10 -2.94000 -2.92000)
   (pin PS2 (rotate 0) 11 -2.94000 -3.58000)
   (pin PS2 (rotate 0) 12 2.94000 -3.58000)
   (pin PS2 (rotate 0) 13 2.94000 -2.92000)
   (pin PS2 (rotate 0) 14 2.94000 -2.28000)
   (pin PS2 (rotate 0) 15 2.94000 -1.62000)
   (pin PS2 (rotate 0) 16 2.94000 -0.98000)
   (pin PS2 (rotate 0) 17 2.94000 -0.32000)
   (pin PS2 (rotate 0) 18 2.94000 0.32000)
   (pin PS2 (rotate 0) 19 2.94000 0.98000)
   (pin PS2 (rotate 0) 20 2.94000 1.62000)
   (pin PS2 (rotate 0) 21 2.94000 2.28000)
   (pin PS2 (rotate 0) 22 2.94000 2.92000)
   (pin PS2 (rotate 0) 23 2.94000 3.58000)
  )
  (image "SOP65P640X110-24N_UVADDRLOW_IN >" (side back)
   (outline (rect TOP -3.94500 -4.22500 3.94500 4.25000))
   (pin PS2 (rotate 0) 0 -2.94000 3.58000)
   (pin PS2 (rotate 0) 1 -2.94000 2.92000)
   (pin PS2 (rotate 0) 2 -2.94000 2.28000)
   (pin PS2 (rotate 0) 3 -2.94000 1.62000)
   (pin PS2 (rotate 0) 4 -2.94000 0.98000)
   (pin PS2 (rotate 0) 5 -2.94000 0.32000)
   (pin PS2 (rotate 0) 6 -2.94000 -0.32000)
   (pin PS2 (rotate 0) 7 -2.94000 -0.98000)
   (pin PS2 (rotate 0) 8 -2.94000 -1.62000)
   (pin PS2 (rotate 0) 9 -2.94000 -2.28000)
   (pin PS2 (rotate 0) 10 -2.94000 -2.92000)
   (pin PS2 (rotate 0) 11 -2.94000 -3.58000)
   (pin PS2 (rotate 0) 12 2.94000 -3.58000)
   (pin PS2 (rotate 0) 13 2.94000 -2.92000)
   (pin PS2 (rotate 0) 14 2.94000 -2.28000)
   (pin PS2 (rotate 0) 15 2.94000 -1.62000)
   (pin PS2 (rotate 0) 16 2.94000 -0.98000)
   (pin PS2 (rotate 0) 17 2.94000 -0.32000)
   (pin PS2 (rotate 0) 18 2.94000 0.32000)
   (pin PS2 (rotate 0) 19 2.94000 0.98000)
   (pin PS2 (rotate 0) 20 2.94000 1.62000)
   (pin PS2 (rotate 0) 21 2.94000 2.28000)
   (pin PS2 (rotate 0) 22 2.94000 2.92000)
   (pin PS2 (rotate 0) 23 2.94000 3.58000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C3 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C5 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C9 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C10 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J_VCC3.3" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JPCPUWR" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.66000 0 0))
   (shape (circle I1 1.66000 0 0))
   (shape (circle I2 1.66000 0 0))
   (shape (circle I3 1.66000 0 0))
   (shape (circle I4 1.66000 0 0))
   (shape (circle I5 1.66000 0 0))
   (shape (circle I6 1.66000 0 0))
   (shape (circle I7 1.66000 0 0))
   (shape (circle I8 1.66000 0 0))
   (shape (circle I9 1.66000 0 0))
   (shape (circle I10 1.66000 0 0))
   (shape (circle I11 1.66000 0 0))
   (shape (circle I12 1.66000 0 0))
   (shape (circle I13 1.66000 0 0))
   (shape (circle I14 1.66000 0 0))
   (shape (circle BOT 1.66000 0 0))
  )
  (padstack PS2 (absolute on) (shape (rect BOT -0.74000 -0.22500 0.74000 0.22500)))
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "$CE0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-20)
  )
  (net "$CE1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-15)
  )
  (net "$CE2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-19)
  )
  (net "$INT"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-21 F1-9)
  )
  (net "$IOREQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins "USIGNALS_IN >"-5)
  )
  (net "$IORQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-25)
  )
  (net "$M1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-18)
  )
  (net "$MREQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-22 "USIGNALS_IN >"-4)
  )
  (net "$RD"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-24 "USIGNALS_IN >"-2)
  )
  (net "$RESET"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-19)
  )
  (net "$VA13"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins "USIGNALS_IN >"-16)
  )
  (net "$VA14"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins "USIGNALS_IN >"-15)
  )
  (net "$VA15"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins "USIGNALS_IN >"-14)
  )
  (net "$VIOREQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-14 "USIGNALS_IN >"-17)
  )
  (net "$VMREQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-13 "USIGNALS_IN >"-18)
  )
  (net "$VRD"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-37 "USIGNALS_IN >"-20)
  )
  (net "$VWRIN"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-7 "USIGNALS_IN >"-19 JPCPUWR-0 JPCPUWR-1)
  )
  (net "$WR"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-23 F1-8 "USIGNALS_IN >"-3)
  )
  (net "A0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-15 "UVADDRLOW_IN >"-2)
  )
  (net "A1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-14 "UVADDRLOW_IN >"-3)
  )
  (net "A10"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-5)
  )
  (net "A11"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-4)
  )
  (net "A12"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3)
  )
  (net "A13"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-2 "USIGNALS_IN >"-6)
  )
  (net "A14"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1 "USIGNALS_IN >"-7)
  )
  (net "A15"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0 "USIGNALS_IN >"-8)
  )
  (net "A2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-13 "UVADDRLOW_IN >"-4)
  )
  (net "A3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-12 "UVADDRLOW_IN >"-5)
  )
  (net "A4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-11 "UVADDRLOW_IN >"-6)
  )
  (net "A5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-10 "UVADDRLOW_IN >"-7)
  )
  (net "A6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-9 "UVADDRLOW_IN >"-8)
  )
  (net "A7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-8 "UVADDRLOW_IN >"-9)
  )
  (net "A8"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-7)
  )
  (net "A9"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-6)
  )
  (net "CLOCK"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-20)
  )
  (net "CPU_CLK"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-12)
  )
  (net "D0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-26 J_DATA-0 "UDATA_INOUT <>"-19)
  )
  (net "D1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-27 J_DATA-1 "UDATA_INOUT <>"-17)
  )
  (net "D2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-28 J_DATA-2 "UDATA_INOUT <>"-16)
  )
  (net "D3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-29 J_DATA-3 "UDATA_INOUT <>"-15)
  )
  (net "D4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-30 J_DATA-4 "UDATA_INOUT <>"-14)
  )
  (net "D5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-31 J_DATA-5 "UDATA_INOUT <>"-13)
  )
  (net "D6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-32 J_DATA-6 "UDATA_INOUT <>"-12)
  )
  (net "D7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-33 J_DATA-7 "UDATA_INOUT <>"-11)
  )
  (net "DVKB"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-10)
  )
  (net "DVSER"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-11)
  )
  (net "EA13"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-2)
  )
  (net "EA14"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-5)
  )
  (net "EA15"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-6)
  )
  (net "EXT1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-0 EX2-0)
  )
  (net "EXT2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-1 EX2-1)
  )
  (net "EXT3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-2 EX2-2)
  )
  (net "EXT4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-3 EX2-3)
  )
  (net "EXT5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-4 EX2-4)
  )
  (net "EXT6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-5 EX2-5)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-16 F1-38 F1-39 "UDATA_INOUT <>"-9 "UDATA_INOUT <>"-10 "USIGNALS_IN >"-10
     "USIGNALS_IN >"-11 "USIGNALS_IN >"-12 "USIGNALS_IN >"-21 "UVADDRLOW_IN >"-10 "UVADDRLOW_IN >"-11
     "UVADDRLOW_IN >"-12 "UVADDRLOW_IN >"-21 C1-1 C2-1 C3-1 C5-1 C9-1 C10-1 J_VCC3.3-1
   )
  )
  (net "SP0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-34 SP2-0)
  )
  (net "SP1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-35 SP2-1)
  )
  (net "SP2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-36 SP2-2)
  )
  (net "SP3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-37 SP2-3)
  )
  (net "SP4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-38 SP2-4)
  )
  (net "SP5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-39 SP2-5)
  )
  (net "VA0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-36 "UVADDRLOW_IN >"-20)
  )
  (net "VA1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-35 "UVADDRLOW_IN >"-19)
  )
  (net "VA13"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-16)
  )
  (net "VA14"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-17)
  )
  (net "VA15"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-18)
  )
  (net "VA2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-34 "UVADDRLOW_IN >"-18)
  )
  (net "VA3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-33 "UVADDRLOW_IN >"-17)
  )
  (net "VA4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-32 "UVADDRLOW_IN >"-16)
  )
  (net "VA5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-31 "UVADDRLOW_IN >"-15)
  )
  (net "VA6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-30 "UVADDRLOW_IN >"-14)
  )
  (net "VA7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-29 "UVADDRLOW_IN >"-13)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-17 F1-42 F1-43 "UDATA_INOUT <>"-18 "USIGNALS_IN >"-0 "USIGNALS_IN >"-1 "UVADDRLOW_IN >"-0
    "UVADDRLOW_IN >"-1 C2-0 C3-0)
  )
  (net "VCC3.3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins F1-40 F1-41 "UDATA_INOUT <>"-1 "USIGNALS_IN >"-22 "USIGNALS_IN >"-23 "UVADDRLOW_IN >"-22
    "UVADDRLOW_IN >"-23 C1-0 C5-0 C9-0 C10-0 J_VCC3.3-0)
  )
  (net "VD0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-28 "UDATA_INOUT <>"-0)
  )
  (net "VD1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-27 "UDATA_INOUT <>"-2)
  )
  (net "VD2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-26 "UDATA_INOUT <>"-3)
  )
  (net "VD3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-25 "UDATA_INOUT <>"-4)
  )
  (net "VD4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-24 "UDATA_INOUT <>"-5)
  )
  (net "VD5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-23 "UDATA_INOUT <>"-6)
  )
  (net "VD6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-22 "UDATA_INOUT <>"-7)
  )
  (net "VD7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins F1-21 "UDATA_INOUT <>"-8)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.50800)
    (clearance 0.38100)
    (clearance 0.17780 (type wire_via))
    (clearance 0.17780 (type wire_smd))
    (clearance 0.17780 (type wire_pin))
    (clearance 0.17780 (type wire_wire))
    (clearance 0.17780 (type via_pin))
    (clearance 0.17780 (type via_via))
    (clearance 0.17780 (type via_smd))
   )
  )
  (class SIGNAL
   "$CE0"
   "$CE1"
   "$CE2"
   "$INT"
   "$IOREQ"
   "$IORQ"
   "$M1"
   "$MREQ"
   "$RD"
   "$RESET"
   "$VA13"
   "$VA14"
   "$VA15"
   "$VIOREQ"
   "$VMREQ"
   "$VRD"
   "$VWRIN"
   "$WR"
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "CLOCK"
   "CPU_CLK"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "DVKB"
   "DVSER"
   "EA13"
   "EA14"
   "EA15"
   "EXT1"
   "EXT2"
   "EXT3"
   "EXT4"
   "EXT5"
   "EXT6"
   "SP0"
   "SP1"
   "SP2"
   "SP3"
   "SP4"
   "SP5"
   "VA0"
   "VA1"
   "VA13"
   "VA14"
   "VA15"
   "VA2"
   "VA3"
   "VA4"
   "VA5"
   "VA6"
   "VA7"
   "VCC3.3"
   "VD0"
   "VD1"
   "VD2"
   "VD3"
   "VD4"
   "VD5"
   "VD6"
   "VD7"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.38100)
    (clearance 0.38100)
    (clearance 0.17780 (type wire_via))
    (clearance 0.17780 (type wire_smd))
    (clearance 0.17780 (type wire_pin))
    (clearance 0.17780 (type wire_wire))
    (clearance 0.17780 (type via_pin))
    (clearance 0.17780 (type via_via))
    (clearance 0.17780 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path BOT 0.38100 -137.54240 24.44620 -133.44620 24.44620 -126.38000 17.38000
   -124.24000 17.38000) (net "A7") (type protect))
   (wire (path BOT 0.38100 -137.54240 21.90620 -132.68851 21.90620 -132.65793 21.93678
   -127.44116 16.72000 -124.24000 16.72000) (net "A6") (type protect))
 )
)
