$date
	Sun Oct 23 03:37:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#801020
b10110 !
1"
#801022
b10110 &
b10110 %
1$
#801023
0"
#801026
b1011 &
b1011 %
#801030
b100010 &
b100010 %
#801034
b10001 &
b10001 %
#801038
b110100 &
b110100 %
#801042
b11010 &
b11010 %
#801046
b1101 &
b1101 %
#801050
b101000 &
b101000 %
#801054
b10100 &
b10100 %
#801058
b1010 &
b1010 %
#801062
b101 &
b101 %
#801066
b10000 &
b10000 %
#801070
b1000 &
b1000 %
#801074
b100 &
b100 %
#801078
b10 &
b10 %
#801082
b1 &
b1 %
1#
#801086
b0 &
0#
b0 %
0$
#1763053
b10100 !
1"
#1763054
b10100 &
b10100 %
1$
#1763055
0"
#1763058
b1010 &
b1010 %
#1763062
b101 &
b101 %
#1763066
b10000 &
b10000 %
#1763070
b1000 &
b1000 %
#1763074
b100 &
b100 %
#1763078
b10 &
b10 %
#1763082
b1 &
b1 %
1#
#1763086
b0 &
0#
b0 %
0$
#2776275
b10000 !
1"
#2776278
b10000 &
b10000 %
1$
#2776279
0"
#2776282
b1000 &
b1000 %
#2776286
b100 &
b100 %
#2776290
b10 &
b10 %
#2776294
b1 &
1#
b1 %
#2776298
b0 &
b0 %
0#
0$
#4500012
