INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 16:51:31 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.2 sec.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot -I /fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.81 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.03 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot -I /fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.32 sec.
INFO-FLOW: Done: GCC PP time: 5.2 seconds per iteration
Execute       source /fpga/cad/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.91 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.92 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 1.03 sec.
Execute       source /fpga/cad/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.85 sec.
Execute         ap_eval exec -ignorestderr /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.8 sec.
Command       tidy_31 done; 2.69 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.25 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /fpga/cad/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot -I /fpga/cad/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 2.36 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/fpga/cad/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.13 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 931.949 ; gain = 526.996 ; free physical = 21081 ; free virtual = 58432
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 931.949 ; gain = 526.996 ; free physical = 21081 ; free virtual = 58432
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/fpga/cad/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.68 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:58).
Command         transform done; 0.68 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 936.359 ; gain = 531.406 ; free physical = 21005 ; free virtual = 58371
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
Command         transform done; 0.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 999.988 ; gain = 595.035 ; free physical = 20967 ; free virtual = 58338
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-131] Reshaping array 'fc1_input.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense_latency.h:35:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense_latency.h:35:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases.V' to 'b2.V.0'.
Command         transform done; 0.36 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.082 ; gain = 599.129 ; free physical = 20910 ; free virtual = 58286
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config3>' to 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>' (firmware/nnet_utils/nnet_activation.h:51:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.082 ; gain = 599.129 ; free physical = 20898 ; free virtual = 58275
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.38 sec.
Command     elaborate done; 20.48 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2>.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>' to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
Execute       preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config2>.0.0 ...
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
Execute       apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config2>.0.0 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_fixed,ap_fixed,config2>.0.0': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> ...
Execute       set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
Execute       apply_spec_resource_limit linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config2>.0.0 ...
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
Execute       cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
Execute       rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2>.0.0 
INFO-FLOW: Preprocessing Module: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> ...
Execute       set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
Execute       cdfg_preprocess -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
Execute       rtl_gen_preprocess linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
Execute       schedule -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.02 seconds; current allocated memory: 261.988 MB.
Execute       syn_report -verbosereport -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.verbose.sched.rpt 
Execute       db_write -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config2>.0.0.
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
Execute       bind -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config2>.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.058 MB.
Execute       syn_report -verbosereport -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.verbose.bind.rpt 
Execute       db_write -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config2>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
Execute       schedule -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.096 MB.
Execute       syn_report -verbosereport -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.sched.rpt 
Execute       db_write -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>.
Execute       set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
Execute       bind -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
BIND OPTION: model=linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.134 MB.
Execute       syn_report -verbosereport -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.bind.rpt 
Execute       db_write -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.191 MB.
Execute       syn_report -verbosereport -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.275 MB.
Execute       syn_report -verbosereport -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute       db_write -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2>.0.0 
Execute       rtl_gen_preprocess linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency<ap_fixed,ap_fixed,config2>.0.0 -vendor xilinx -mg_file /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.405 MB.
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency<ap_fixed,ap_fixed,config2>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config2_0_0 -synmodules dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject 
Execute       gen_rtl dense_latency<ap_fixed,ap_fixed,config2>.0.0 -style xilinx -f -lang vhdl -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0 
Execute       gen_rtl dense_latency<ap_fixed,ap_fixed,config2>.0.0 -style xilinx -f -lang vlog -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config2_0_0 
Execute       syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_0_0_csynth.rpt 
Execute       syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_0_0_csynth.xml 
Execute       syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.verbose.rpt 
Execute       db_write -model dense_latency<ap_fixed,ap_fixed,config2>.0.0 -f -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.adb 
Execute       gen_tb_info dense_latency<ap_fixed,ap_fixed,config2>.0.0 -p /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -vendor xilinx -mg_file /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.620 MB.
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/systemc/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s -synmodules dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject 
Execute       gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -style xilinx -f -lang vhdl -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/vhdl/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s 
Execute       gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -style xilinx -f -lang vlog -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/verilog/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s 
Execute       syn_report -csynth -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_csynth.rpt 
Execute       syn_report -rtlxml -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_csynth.xml 
Execute       syn_report -verbosereport -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.rpt 
Execute       db_write -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -f -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.adb 
Execute       gen_tb_info linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> -p /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/fc1_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.923 MB.
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute       db_write -model myproject -f -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute       gen_tb_info myproject -p /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: dense_latency<ap_fixed,ap_fixed,config2>.0.0 linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3> myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config2_0_0] ... 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s] ... 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config2_0_0
INFO-FLOW: Append model linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dense_latency_ap_fixed_ap_fixed_config2_0_0 linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s myproject
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config2_0_0
INFO-FLOW: To file: write model linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=10
Execute       source /fpga/cad/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_0_0.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.tbgen.tcl 
Execute       source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1004.082 ; gain = 599.129 ; free physical = 20886 ; free virtual = 58266
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 0.56 sec.
Command   csynth_design done; 21.05 sec.
Command ap_source done; 22.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 19:03:53 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.14 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.39 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.18 sec.
Command ap_source done; 6.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 19:06:01 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.18 sec.
Command ap_source done; 6.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 19:07:21 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.07 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.32 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.24 sec.
Command ap_source done; 6.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:26:47 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.9 sec.
Command ap_source done; error code: 1; 3.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:29:19 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.21 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.26 sec.
Command ap_source done; error code: 1; 1.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:29:39 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.21 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.27 sec.
Command ap_source done; error code: 1; 1.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:31:19 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.87 sec.
Command ap_source done; error code: 1; 3.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:32:30 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.89 sec.
Command ap_source done; error code: 1; 3.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:33:09 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.86 sec.
Command ap_source done; error code: 1; 3.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:34:23 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.2 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.88 sec.
Command ap_source done; error code: 1; 3.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:35:37 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.82 sec.
Command ap_source done; error code: 1; 3.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:36:10 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.82 sec.
Command ap_source done; error code: 1; 3.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:36:45 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.07 sec.
Command ap_source done; 6.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:43:22 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.84 sec.
Command ap_source done; error code: 1; 3.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:46:03 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.94 sec.
Command ap_source done; error code: 1; 3.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:47:31 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.88 sec.
Command ap_source done; error code: 1; 3.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:48:34 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.43 sec.
Command ap_source done; error code: 1; 5.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:51:17 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.84 sec.
Command ap_source done; error code: 1; 3.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:51:58 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.65 sec.
Command ap_source done; 6.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:53:52 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.6 sec.
Command ap_source done; error code: 1; 5.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:55:58 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.88 sec.
Command ap_source done; error code: 1; 3.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:56:35 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.75 sec.
Command ap_source done; 6.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 22:59:16 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.11 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.26 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.32 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.79 sec.
Command ap_source done; error code: 1; 7.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:00:26 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.21 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.69 sec.
Command ap_source done; 6.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:01:03 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.83 sec.
Command ap_source done; error code: 1; 3.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:02:52 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.11 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.26 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.72 sec.
Command ap_source done; 6.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:04:08 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.05 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.14 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.28 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.86 sec.
Command ap_source done; error code: 1; 3.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:07:00 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.87 sec.
Command ap_source done; error code: 1; 3.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:07:18 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.82 sec.
Command ap_source done; error code: 1; 3.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:07:51 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.83 sec.
Command ap_source done; 7.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:09:23 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.02 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.12 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.28 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.78 sec.
Command ap_source done; 7.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:10:06 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.82 sec.
Command ap_source done; 7.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:12:15 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.12 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.26 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.78 sec.
Command ap_source done; 7.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:12:39 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.79 sec.
Command ap_source done; 7.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:13:30 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.73 sec.
Command ap_source done; 6.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:15:02 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.79 sec.
Command ap_source done; 7.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:16:21 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.14 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.28 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.34 sec.
Command ap_source done; 7.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:17:11 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.71 sec.
Command ap_source done; 7.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:18:40 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.2 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.41 sec.
Command ap_source done; 7.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:20:43 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.41 sec.
Command ap_source done; 7.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:21:40 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.21 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.47 sec.
Command ap_source done; 7.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:25:27 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.03 sec.
Command ap_source done; error code: 1; 6.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 30 23:26:27 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.71 sec.
Command ap_source done; 7.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 00:41:31 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.87 sec.
Command ap_source done; 8.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 00:49:20 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.04 sec.
Command ap_source done; error code: 1; 6.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 00:50:08 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.03 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.13 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.29 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.89 sec.
Command ap_source done; 8.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:12:33 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.69 sec.
Command ap_source done; error code: 1; 6.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:13:21 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.79 sec.
Command ap_source done; error code: 1; 7.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:14:35 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.33 sec.
Command ap_source done; 8.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:16:11 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.12 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.26 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.9 sec.
Command ap_source done; 8.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:18:39 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.31 sec.
Command ap_source done; error code: 1; 6.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:20:10 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.08 sec.
Command ap_source done; 9.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:21:15 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.11 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.27 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.47 sec.
Command ap_source done; error code: 1; 7.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:21:38 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.46 sec.
Command ap_source done; 9.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:22:51 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.27 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.36 sec.
Command ap_source done; 9.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:26:38 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.02 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.12 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.27 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.29 sec.
Command ap_source done; 9.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:36:56 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.26 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.29 sec.
Command ap_source done; error code: 1; 7.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:37:47 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.03 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.13 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.28 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.42 sec.
Command ap_source done; 9.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:39:13 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.33 sec.
Command ap_source done; error code: 1; 7.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:39:37 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.33 sec.
Command ap_source done; 9.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:42:07 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.32 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.45 sec.
Command ap_source done; error code: 1; 9.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:42:32 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.25 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.04 sec.
Command ap_source done; 9.3 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:45:11 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.03 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.13 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.28 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.8 sec.
Command ap_source done; 9.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:50:13 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.23 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.67 sec.
Command ap_source done; 8.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:51:10 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.24 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.36 sec.
Command ap_source done; 9.61 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:53:36 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.95 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.19 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.2 sec.
Command ap_source done; 9.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:57:22 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.31 sec.
Command ap_source done; 9.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 01:58:38 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.22 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.95 sec.
Command ap_source done; 9.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 31 09:43:40 CST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /fpga/cad/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.95 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 1.19 sec.
Execute   csim_design -clean -quiet 
Execute     source /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/myproject_test.cpp 
Execute     is_encrypted /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     is_xip /mnt/raid0/asic/projects/NU/ETHW/manuelbv/tutorials/custom/model_dummy_forward/hls4ml_prj/firmware/myproject.cpp 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.31 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.63 sec.
Command ap_source done; 8.83 sec.
Execute cleanup_all 
