#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon May 26 11:36:49 2014
# Process ID: 7499
# Log file: /home/vladimir/Z/zedboard/vivado.log
# Journal file: /home/vladimir/Z/zedboard/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
close_project
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_m03_axi]
connect_bd_intf_net [get_bd_intf_pins init_dma_0/S00_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI]
delete_bd_objs [get_bd_intf_nets init_dma_v4_0_m00_axi]
connect_bd_intf_net [get_bd_intf_pins init_dma_0/M00_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/S01_AXI]
delete_bd_objs [get_bd_nets init_dma_v4_0_m00_axi_txn_done] [get_bd_nets init_dma_v4_0_m00_axi_error] [get_bd_nets init_dma_v4_0_ps_len_ref] [get_bd_nets adc_emul_0_strobe] [get_bd_nets init_dma_v4_0_pl_valid2str] [get_bd_nets init_dma_v4_0_m00_per_imp] [get_bd_cells init_dma_v4_0]
set_property location {3 1240 1528} [get_bd_cells init_dma_0]
connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_pins init_dma_0/m00_irq_dma] [get_bd_pins axi_dma_0/s2mm_introut]
connect_bd_net [get_bd_pins init_dma_0/m00_start_capture] [get_bd_pins ADC_emul_0/strobe]
connect_bd_net [get_bd_pins init_dma_0/m00_len_ref] [get_bd_pins def_stream_0/m00_len_ref]
connect_bd_net [get_bd_pins init_dma_0/m00_valid2stream] [get_bd_pins def_stream_0/m00_axi_datav]
connect_bd_net [get_bd_pins init_dma_0/m00_per_imp] [get_bd_pins ADC_emul_0/r]
connect_bd_net [get_bd_ports LD6] [get_bd_pins init_dma_0/m00_axi_error]
connect_bd_net [get_bd_ports LD2] [get_bd_pins init_dma_0/m00_axi_txn_done]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins init_dma_0/s01_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_peripheral_aresetn] [get_bd_pins init_dma_0/s01_axi_aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins init_dma_0/m00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_peripheral_aresetn] [get_bd_pins init_dma_0/m00_axi_aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins init_dma_0/m01_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_peripheral_aresetn] [get_bd_pins init_dma_0/m01_axi_aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins init_dma_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_peripheral_aresetn] [get_bd_pins init_dma_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
validate_bd_design
validate_bd_design
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
validate_bd_design
assign_bd_address [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -target_address_space /processing_system7_0/Data
assign_bd_address [get_bd_addr_segs def_stream_0/S00_AXI/S00_AXI_reg] -target_address_space /processing_system7_0/Data
assign_bd_address [get_bd_addr_segs init_dma_0/S00_AXI/S00_AXI_reg] -target_address_space /processing_system7_0/Data
assign_bd_address [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -target_address_space /init_dma_0/M00_AXI
assign_bd_address [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -target_address_space /axi_dma_0/Data_S2MM
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
connect_bd_intf_net [get_bd_intf_pins init_dma_0/M01_AXI] [get_bd_intf_pins axi_data_fifo_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_data_fifo_0/M_AXI] [get_bd_intf_pins init_dma_0/S01_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_data_fifo_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_peripheral_aresetn] [get_bd_pins axi_data_fifo_0/aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
assign_bd_address [get_bd_addr_segs init_dma_0/S01_AXI/S01_AXI_reg] -target_address_space /init_dma_0/M01_AXI
delete_bd_objs [get_bd_addr_segs init_dma_0/M00_AXI/SEG_axi_dma_0_Reg]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_dma_0_Reg]
assign_bd_address [get_bd_addr_segs init_dma_0/S00_AXI/S00_AXI_reg] -target_address_space /init_dma_0/M00_AXI
delete_bd_objs [get_bd_addr_segs init_dma_0/M00_AXI/SEG_init_dma_0_S00_AXI_reg]
assign_bd_address [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -target_address_space /init_dma_0/M00_AXI
assign_bd_address [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -target_address_space /processing_system7_0/Data
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
validate_bd_design
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
ipx::update_ip_instances
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
startgroup
set_property -dict [list CONFIG.C_M00_AXI_START_DATA_VALUE {0x1001} CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0x41E00000} CONFIG.C_M01_AXI_TARGET_SLAVE_BASE_ADDR {0x44A00000}] [get_bd_cells init_dma_0]
endgroup
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
close_project
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0x41E00030}] [get_bd_cells init_dma_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:init_dma_v4:4.0 init_dma_v4_0
endgroup
delete_bd_objs [get_bd_cells init_dma_v4_0]
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
close_project
startgroup
set_property -dict [list CONFIG.C_M01_AXI_TRANSACTIONS_NUM {1}] [get_bd_cells init_dma_0]
endgroup
startgroup
endgroup
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
current_project testDMA
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
current_project edit_ip
current_project testDMA
current_project edit_ip
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::update_ip_instances
disconnect_bd_net /axi_dma_0_s2mm_introut [get_bd_ports LD5]
connect_bd_net [get_bd_ports LD5] [get_bd_pins init_dma_0/m00_start_vector]
validate_bd_design
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
current_project testDMA
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
current_project edit_ip
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::update_ip_instances
connect_bd_net -net [get_bd_nets init_dma_0_m00_start_vector] [get_bd_pins init_dma_0/m01_axi_init_axi_txn] [get_bd_pins init_dma_0/m00_start_vector]
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
startgroup
endgroup
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
disconnect_bd_net /axi_dma_0_s2mm_introut [get_bd_ports LD4]
connect_bd_net [get_bd_ports LD4] [get_bd_pins init_dma_0/m01_axi_txn_done]
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF1} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF1} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
current_project testDMA
current_project edit_ip
current_project testDMA
close_project
