// Seed: 1399199756
module module_0 (
    id_1
);
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd7
) (
    input uwire id_0,
    output tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5,
    output logic id_6,
    output wor _id_7,
    output supply1 id_8,
    input tri0 id_9
);
  logic [-1 : id_7] id_11;
  module_0 modCall_1 (id_11);
  assign id_11 = -1;
  assign {id_0 - id_11, 1} = -1'b0;
  always #(id_2 - -1 == id_4) id_6 = {-1'b0{-1'h0}};
endmodule
