Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 21 16:30:37 2022
| Host         : DESKTOP-E9T8NV8 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_methodology -file /home/eacrawford02/VivadoProjects/blinky/out/post_impl_checks.rpt
| Design       : blinky
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: blinky
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led relative to clock(s) sys_clk_pin
Related violations: <none>


