{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720960082271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720960082272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 14 17:58:02 2024 " "Processing started: Sun Jul 14 17:58:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720960082272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720960082272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_light_controller -c Traffic_light_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_light_controller -c Traffic_light_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720960082272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720960082862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720960082862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Traffic_light_controller.v(32) " "Verilog HDL information at Traffic_light_controller.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/lab1/projects/Traffic_light_controller.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720960094282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file traffic_light_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_module " "Found entity 1: Top_module" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/lab1/projects/Traffic_light_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720960094285 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/lab1/projects/Traffic_light_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720960094285 ""} { "Info" "ISGN_ENTITY_NAME" "3 side_tb " "Found entity 3: side_tb" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/lab1/projects/Traffic_light_controller.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720960094285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720960094285 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "Next Traffic_light_controller.v(85) " "Verilog HDL Continuous Assignment error at Traffic_light_controller.v(85): object \"Next\" on left-hand side of assignment must have a net type" {  } { { "Traffic_light_controller.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/lab1/projects/Traffic_light_controller.v" 85 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1720960094285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/lab1/projects/output_files/Traffic_light_controller.map.smsg " "Generated suppressed messages file C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/lab1/projects/output_files/Traffic_light_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720960094320 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720960094352 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 14 17:58:14 2024 " "Processing ended: Sun Jul 14 17:58:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720960094352 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720960094352 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720960094352 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720960094352 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720960095046 ""}
