GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/gowin/work/src/blinky.v'
Compiling module 'blinky'("/home/gowin/work/src/blinky.v":1)
NOTE  (EX0101) : Current top module is "blinky"
WARN  (EX0211) : The output port "IO_voltage" of module "blinky" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/gowin/work/src/blinky.v":3)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clock is unused("/home/gowin/work/src/blinky.v":2)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/gowin/work/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/gowin/work/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
