Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52226dde42a44138a89ba3319e5d3a64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exp_1_tb_behav xil_defaultlib.exp_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_generator
Compiling module xil_defaultlib.datetime_limit
Compiling module xil_defaultlib.counterx
Compiling module xil_defaultlib.timedisplay
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.onepulse
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.unitset
Compiling module xil_defaultlib.switch_controller
Compiling module xil_defaultlib.extract
Compiling module xil_defaultlib.scan_ctl
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.exp_1
Compiling module xil_defaultlib.exp_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot exp_1_tb_behav
