Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Feb 20 11:44:22 2019
| Host         : ENG-E207PC19 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Lab4_control_sets_placed.rpt
| Design       : Lab4
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              33 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | JA2_i_1_n_0       |                        |                1 |              1 |
|  CLK_IBUF_BUFG |                   |                        |                1 |              3 |
|  CLK_IBUF_BUFG |                   | counter_reg[0]_i_1_n_0 |                8 |             32 |
|  CLK_IBUF_BUFG | index[31]_i_1_n_0 |                        |                9 |             32 |
+----------------+-------------------+------------------------+------------------+----------------+


