// Seed: 3142726818
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output supply1 id_2;
  input wire id_1;
  assign id_4 = id_5;
  assign id_2 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri0 id_4
    , id_7,
    input tri0 id_5
);
  logic id_8;
  ;
  xor primCall (id_3, id_7, id_8, id_0, id_4, id_2, id_5, id_1);
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  wire id_9;
  ;
endmodule
