

================================================================
== Vivado HLS Report for 'DiagMatMul'
================================================================
* Date:           Sat Oct  9 16:22:04 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56| 0.560 us | 0.560 us |   56|   56|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matmul_loop_1  |       54|       54|        40|          1|          1|    16|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 42 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 2 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_M_imag1224_032 = alloca float"   --->   Operation 43 'alloca' 'C_M_imag1224_032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i1"   --->   Operation 44 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_flag95_0 = alloca i1"   --->   Operation 45 'alloca' 'write_flag95_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_M_imag1223_033 = alloca float"   --->   Operation 46 'alloca' 'C_M_imag1223_033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%C_M_real_034 = alloca float"   --->   Operation 47 'alloca' 'C_M_real_034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_flag92_0 = alloca i1"   --->   Operation 48 'alloca' 'write_flag92_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%C_M_imag1222_035 = alloca float"   --->   Operation 49 'alloca' 'C_M_imag1222_035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i1"   --->   Operation 50 'alloca' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_flag89_0 = alloca i1"   --->   Operation 51 'alloca' 'write_flag89_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%C_M_imag12_036 = alloca float"   --->   Operation 52 'alloca' 'C_M_imag12_036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%C_M_real16_037 = alloca float"   --->   Operation 53 'alloca' 'C_M_real16_037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_flag86_0 = alloca i1"   --->   Operation 54 'alloca' 'write_flag86_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%C_M_imag1121_038 = alloca float"   --->   Operation 55 'alloca' 'C_M_imag1121_038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i1"   --->   Operation 56 'alloca' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_flag83_0 = alloca i1"   --->   Operation 57 'alloca' 'write_flag83_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%C_M_imag1120_039 = alloca float"   --->   Operation 58 'alloca' 'C_M_imag1120_039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%C_M_real2_040 = alloca float"   --->   Operation 59 'alloca' 'C_M_real2_040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_flag80_0 = alloca i1"   --->   Operation 60 'alloca' 'write_flag80_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%C_M_imag1119_041 = alloca float"   --->   Operation 61 'alloca' 'C_M_imag1119_041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_flag11_0 = alloca i1"   --->   Operation 62 'alloca' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_flag77_0 = alloca i1"   --->   Operation 63 'alloca' 'write_flag77_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%C_M_imag11_042 = alloca float"   --->   Operation 64 'alloca' 'C_M_imag11_042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%C_M_real3_043 = alloca float"   --->   Operation 65 'alloca' 'C_M_real3_043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_flag74_0 = alloca i1"   --->   Operation 66 'alloca' 'write_flag74_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%C_M_imag1018_044 = alloca float"   --->   Operation 67 'alloca' 'C_M_imag1018_044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_flag14_0 = alloca i1"   --->   Operation 68 'alloca' 'write_flag14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_flag71_0 = alloca i1"   --->   Operation 69 'alloca' 'write_flag71_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%C_M_imag1017_045 = alloca float"   --->   Operation 70 'alloca' 'C_M_imag1017_045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%C_M_real7_046 = alloca float"   --->   Operation 71 'alloca' 'C_M_real7_046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_flag68_0 = alloca i1"   --->   Operation 72 'alloca' 'write_flag68_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%C_M_imag1016_047 = alloca float"   --->   Operation 73 'alloca' 'C_M_imag1016_047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_flag17_0 = alloca i1"   --->   Operation 74 'alloca' 'write_flag17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag65_0 = alloca i1"   --->   Operation 75 'alloca' 'write_flag65_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%C_M_imag10_048 = alloca float"   --->   Operation 76 'alloca' 'C_M_imag10_048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%C_M_real74_049 = alloca float"   --->   Operation 77 'alloca' 'C_M_real74_049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_flag62_0 = alloca i1"   --->   Operation 78 'alloca' 'write_flag62_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%C_M_imag15_050 = alloca float"   --->   Operation 79 'alloca' 'C_M_imag15_050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_flag20_0 = alloca i1"   --->   Operation 80 'alloca' 'write_flag20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_flag59_0 = alloca i1"   --->   Operation 81 'alloca' 'write_flag59_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%C_M_imag14_051 = alloca float"   --->   Operation 82 'alloca' 'C_M_imag14_051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%C_M_real75_052 = alloca float"   --->   Operation 83 'alloca' 'C_M_real75_052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_flag56_0 = alloca i1"   --->   Operation 84 'alloca' 'write_flag56_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%C_M_imag13_053 = alloca float"   --->   Operation 85 'alloca' 'C_M_imag13_053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_flag23_0 = alloca i1"   --->   Operation 86 'alloca' 'write_flag23_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_flag53_0 = alloca i1"   --->   Operation 87 'alloca' 'write_flag53_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%C_M_imag_054 = alloca float"   --->   Operation 88 'alloca' 'C_M_imag_054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%C_M_real76_055 = alloca float"   --->   Operation 89 'alloca' 'C_M_real76_055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_flag50_0 = alloca i1"   --->   Operation 90 'alloca' 'write_flag50_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%C_M_real912_056 = alloca float"   --->   Operation 91 'alloca' 'C_M_real912_056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_flag26_0 = alloca i1"   --->   Operation 92 'alloca' 'write_flag26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_flag47_0 = alloca i1"   --->   Operation 93 'alloca' 'write_flag47_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%C_M_real911_057 = alloca float"   --->   Operation 94 'alloca' 'C_M_real911_057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%C_M_real8_058 = alloca float"   --->   Operation 95 'alloca' 'C_M_real8_058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_flag44_0 = alloca i1"   --->   Operation 96 'alloca' 'write_flag44_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%C_M_real910_059 = alloca float"   --->   Operation 97 'alloca' 'C_M_real910_059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_flag29_0 = alloca i1"   --->   Operation 98 'alloca' 'write_flag29_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_flag41_0 = alloca i1"   --->   Operation 99 'alloca' 'write_flag41_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%C_M_real9_060 = alloca float"   --->   Operation 100 'alloca' 'C_M_real9_060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%C_M_real87_061 = alloca float"   --->   Operation 101 'alloca' 'C_M_real87_061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_flag38_0 = alloca i1"   --->   Operation 102 'alloca' 'write_flag38_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%C_M_real89_062 = alloca float"   --->   Operation 103 'alloca' 'C_M_real89_062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_flag32_0 = alloca i1"   --->   Operation 104 'alloca' 'write_flag32_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%write_flag35_0 = alloca i1"   --->   Operation 105 'alloca' 'write_flag35_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%C_M_real88_063 = alloca float"   --->   Operation 106 'alloca' 'C_M_real88_063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%C_M_imag_3_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_3_read)" [matmul.cpp:3]   --->   Operation 107 'read' 'C_M_imag_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%C_M_imag_3_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_2_read)" [matmul.cpp:3]   --->   Operation 108 'read' 'C_M_imag_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%C_M_imag_3_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_1_read)" [matmul.cpp:3]   --->   Operation 109 'read' 'C_M_imag_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%C_M_imag_3_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_0_read)" [matmul.cpp:3]   --->   Operation 110 'read' 'C_M_imag_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%C_M_imag_2_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_3_read)" [matmul.cpp:3]   --->   Operation 111 'read' 'C_M_imag_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%C_M_imag_2_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_2_read)" [matmul.cpp:3]   --->   Operation 112 'read' 'C_M_imag_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%C_M_imag_2_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_1_read)" [matmul.cpp:3]   --->   Operation 113 'read' 'C_M_imag_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%C_M_imag_2_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_0_read)" [matmul.cpp:3]   --->   Operation 114 'read' 'C_M_imag_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%C_M_imag_1_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_3_read)" [matmul.cpp:3]   --->   Operation 115 'read' 'C_M_imag_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%C_M_imag_1_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_2_read)" [matmul.cpp:3]   --->   Operation 116 'read' 'C_M_imag_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%C_M_imag_1_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_1_read)" [matmul.cpp:3]   --->   Operation 117 'read' 'C_M_imag_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%C_M_imag_1_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_0_read)" [matmul.cpp:3]   --->   Operation 118 'read' 'C_M_imag_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%C_M_imag_0_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_3_read)" [matmul.cpp:3]   --->   Operation 119 'read' 'C_M_imag_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%C_M_imag_0_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_2_read)" [matmul.cpp:3]   --->   Operation 120 'read' 'C_M_imag_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%C_M_imag_0_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_1_read)" [matmul.cpp:3]   --->   Operation 121 'read' 'C_M_imag_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%C_M_imag_0_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_0_read)" [matmul.cpp:3]   --->   Operation 122 'read' 'C_M_imag_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%C_M_real_3_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_3_read)" [matmul.cpp:3]   --->   Operation 123 'read' 'C_M_real_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%C_M_real_3_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_2_read)" [matmul.cpp:3]   --->   Operation 124 'read' 'C_M_real_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%C_M_real_3_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_1_read)" [matmul.cpp:3]   --->   Operation 125 'read' 'C_M_real_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%C_M_real_3_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_0_read)" [matmul.cpp:3]   --->   Operation 126 'read' 'C_M_real_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%C_M_real_2_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_3_read)" [matmul.cpp:3]   --->   Operation 127 'read' 'C_M_real_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%C_M_real_2_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_2_read)" [matmul.cpp:3]   --->   Operation 128 'read' 'C_M_real_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%C_M_real_2_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_1_read)" [matmul.cpp:3]   --->   Operation 129 'read' 'C_M_real_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%C_M_real_2_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_0_read)" [matmul.cpp:3]   --->   Operation 130 'read' 'C_M_real_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%C_M_real_1_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_3_read)" [matmul.cpp:3]   --->   Operation 131 'read' 'C_M_real_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%C_M_real_1_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_2_read)" [matmul.cpp:3]   --->   Operation 132 'read' 'C_M_real_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%C_M_real_1_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_1_read)" [matmul.cpp:3]   --->   Operation 133 'read' 'C_M_real_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%C_M_real_1_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_0_read)" [matmul.cpp:3]   --->   Operation 134 'read' 'C_M_real_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%C_M_real_0_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_3_read)" [matmul.cpp:3]   --->   Operation 135 'read' 'C_M_real_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%C_M_real_0_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_2_read)" [matmul.cpp:3]   --->   Operation 136 'read' 'C_M_real_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%C_M_real_0_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_1_read)" [matmul.cpp:3]   --->   Operation 137 'read' 'C_M_real_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%C_M_real_0_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_0_read)" [matmul.cpp:3]   --->   Operation 138 'read' 'C_M_real_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag35_0" [matmul.cpp:5]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 140 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag32_0" [matmul.cpp:5]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 141 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag38_0" [matmul.cpp:5]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 142 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag41_0" [matmul.cpp:5]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 143 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag29_0" [matmul.cpp:5]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 144 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag44_0" [matmul.cpp:5]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 145 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag47_0" [matmul.cpp:5]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 146 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag26_0" [matmul.cpp:5]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 147 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag50_0" [matmul.cpp:5]   --->   Operation 147 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 148 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag53_0" [matmul.cpp:5]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 149 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag23_0" [matmul.cpp:5]   --->   Operation 149 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 150 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag56_0" [matmul.cpp:5]   --->   Operation 150 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 151 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag59_0" [matmul.cpp:5]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 152 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag20_0" [matmul.cpp:5]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 153 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag62_0" [matmul.cpp:5]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 154 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag65_0" [matmul.cpp:5]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 155 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag17_0" [matmul.cpp:5]   --->   Operation 155 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 156 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag68_0" [matmul.cpp:5]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 157 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag71_0" [matmul.cpp:5]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 158 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag14_0" [matmul.cpp:5]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 159 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag74_0" [matmul.cpp:5]   --->   Operation 159 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 160 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag77_0" [matmul.cpp:5]   --->   Operation 160 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 161 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag11_0" [matmul.cpp:5]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 162 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag80_0" [matmul.cpp:5]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 163 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag83_0" [matmul.cpp:5]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 164 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag8_0" [matmul.cpp:5]   --->   Operation 164 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 165 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag86_0" [matmul.cpp:5]   --->   Operation 165 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 166 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag89_0" [matmul.cpp:5]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 167 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag4_0" [matmul.cpp:5]   --->   Operation 167 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 168 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag92_0" [matmul.cpp:5]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 169 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag95_0" [matmul.cpp:5]   --->   Operation 169 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 170 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag_0" [matmul.cpp:5]   --->   Operation 170 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 171 [1/1] (0.65ns)   --->   "br label %1" [matmul.cpp:5]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %matmul_loop_1_end ]"   --->   Operation 172 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.75ns)   --->   "%icmp_ln5 = icmp eq i5 %i_0, -16" [matmul.cpp:5]   --->   Operation 173 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 174 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.78ns)   --->   "%i = add i5 %i_0, 1" [matmul.cpp:5]   --->   Operation 175 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %2, label %matmul_loop_1_begin" [matmul.cpp:5]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %i_0 to i64" [matmul.cpp:9]   --->   Operation 177 'zext' 'zext_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%B_M_real_0_addr = getelementptr [32 x float]* %B_M_real_0, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 178 'getelementptr' 'B_M_real_0_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.19ns)   --->   "%xor_ln9 = xor i5 %i_0, -16" [matmul.cpp:9]   --->   Operation 179 'xor' 'xor_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.19> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%B_M_imag_0_addr = getelementptr [32 x float]* %B_M_imag_0, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 180 'getelementptr' 'B_M_imag_0_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%A_M_real_0_addr = getelementptr [16 x float]* %A_M_real_0, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 181 'getelementptr' 'A_M_real_0_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%A_M_imag_0_addr = getelementptr [16 x float]* %A_M_imag_0, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 182 'getelementptr' 'A_M_imag_0_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (0.67ns)   --->   "%p_r_M_real = load float* %A_M_real_0_addr, align 4" [matmul.cpp:9]   --->   Operation 183 'load' 'p_r_M_real' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 184 [2/2] (0.67ns)   --->   "%p_r_M_imag = load float* %A_M_imag_0_addr, align 4" [matmul.cpp:9]   --->   Operation 184 'load' 'p_r_M_imag' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 185 [2/2] (1.23ns)   --->   "%p_t_real = load float* %B_M_real_0_addr, align 4" [matmul.cpp:9]   --->   Operation 185 'load' 'p_t_real' <Predicate = (!icmp_ln5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 186 [2/2] (1.23ns)   --->   "%p_t_imag = load float* %B_M_imag_0_addr, align 4" [matmul.cpp:9]   --->   Operation 186 'load' 'p_t_imag' <Predicate = (!icmp_ln5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_0, i32 2, i32 4)" [matmul.cpp:11]   --->   Operation 187 'partselect' 'trunc_ln11_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i5 %i_0 to i2" [matmul.cpp:11]   --->   Operation 188 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch11 [
    i2 0, label %branch2.branch0100_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [matmul.cpp:11]   --->   Operation 189 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2)> <Delay = 0.72>
ST_2 : Operation 190 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag32_0" [matmul.cpp:11]   --->   Operation 190 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 2)> <Delay = 0.65>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 191 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag29_0" [matmul.cpp:11]   --->   Operation 192 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 1)> <Delay = 0.65>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 193 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag26_0" [matmul.cpp:11]   --->   Operation 194 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 0)> <Delay = 0.65>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 195 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag35_0" [matmul.cpp:11]   --->   Operation 196 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 3)> <Delay = 0.65>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 197 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2 & trunc_ln11 == 3)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch7114 [
    i2 0, label %branch1.branch0100_crit_edge
    i2 1, label %branch5112
    i2 -2, label %branch6113
  ]" [matmul.cpp:11]   --->   Operation 198 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1)> <Delay = 0.72>
ST_2 : Operation 199 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag20_0" [matmul.cpp:11]   --->   Operation 199 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 2)> <Delay = 0.65>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 200 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 2)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag17_0" [matmul.cpp:11]   --->   Operation 201 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 1)> <Delay = 0.65>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 202 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 1)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag14_0" [matmul.cpp:11]   --->   Operation 203 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 0)> <Delay = 0.65>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 204 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 0)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag23_0" [matmul.cpp:11]   --->   Operation 205 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 3)> <Delay = 0.65>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 206 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1 & trunc_ln11 == 3)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch3104 [
    i2 0, label %branch0.branch0100_crit_edge
    i2 1, label %branch1102
    i2 -2, label %branch2103
  ]" [matmul.cpp:11]   --->   Operation 207 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0)> <Delay = 0.72>
ST_2 : Operation 208 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag8_0" [matmul.cpp:11]   --->   Operation 208 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 2)> <Delay = 0.65>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 209 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 2)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag4_0" [matmul.cpp:11]   --->   Operation 210 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 1)> <Delay = 0.65>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 211 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 1)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag_0" [matmul.cpp:11]   --->   Operation 212 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 0)> <Delay = 0.65>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 213 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 0)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag11_0" [matmul.cpp:11]   --->   Operation 214 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 3)> <Delay = 0.65>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 215 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0 & trunc_ln11 == 3)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch15 [
    i2 0, label %branch3.branch0100_crit_edge
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [matmul.cpp:11]   --->   Operation 216 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2)> <Delay = 0.72>
ST_2 : Operation 217 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag44_0" [matmul.cpp:11]   --->   Operation 217 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 2)> <Delay = 0.65>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 218 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag41_0" [matmul.cpp:11]   --->   Operation 219 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 1)> <Delay = 0.65>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 220 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag38_0" [matmul.cpp:11]   --->   Operation 221 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 0)> <Delay = 0.65>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 222 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag47_0" [matmul.cpp:11]   --->   Operation 223 'store' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 3)> <Delay = 0.65>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "br label %branch0100" [matmul.cpp:11]   --->   Operation 224 'br' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 3)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch27 [
    i2 0, label %branch6.matmul_loop_1_end_crit_edge
    i2 1, label %branch25
    i2 -2, label %branch26
  ]" [matmul.cpp:11]   --->   Operation 225 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 2)> <Delay = 0.72>
ST_2 : Operation 226 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch23 [
    i2 0, label %branch5.matmul_loop_1_end_crit_edge
    i2 1, label %branch21
    i2 -2, label %branch22
  ]" [matmul.cpp:11]   --->   Operation 226 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 1)> <Delay = 0.72>
ST_2 : Operation 227 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch19 [
    i2 0, label %branch4.matmul_loop_1_end_crit_edge
    i2 1, label %branch17
    i2 -2, label %branch18
  ]" [matmul.cpp:11]   --->   Operation 227 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 == 0)> <Delay = 0.72>
ST_2 : Operation 228 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln11, label %branch31 [
    i2 0, label %branch7.matmul_loop_1_end_crit_edge
    i2 1, label %branch29
    i2 -2, label %branch30
  ]" [matmul.cpp:11]   --->   Operation 228 'switch' <Predicate = (!icmp_ln5 & trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2)> <Delay = 0.72>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 229 [1/2] (0.67ns)   --->   "%p_r_M_real = load float* %A_M_real_0_addr, align 4" [matmul.cpp:9]   --->   Operation 229 'load' 'p_r_M_real' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 230 [1/2] (0.67ns)   --->   "%p_r_M_imag = load float* %A_M_imag_0_addr, align 4" [matmul.cpp:9]   --->   Operation 230 'load' 'p_r_M_imag' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 231 [1/2] (1.23ns)   --->   "%p_t_real = load float* %B_M_real_0_addr, align 4" [matmul.cpp:9]   --->   Operation 231 'load' 'p_t_real' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 232 [1/2] (1.23ns)   --->   "%p_t_imag = load float* %B_M_imag_0_addr, align 4" [matmul.cpp:9]   --->   Operation 232 'load' 'p_t_imag' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 233 [1/1] (0.72ns)   --->   "switch i3 %trunc_ln11_1, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]" [matmul.cpp:11]   --->   Operation 233 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 234 [1/1] (0.72ns)   --->   "switch i3 %trunc_ln11_1, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]" [matmul.cpp:11]   --->   Operation 234 'switch' <Predicate = true> <Delay = 0.72>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 235 [2/2] (8.41ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [matmul.cpp:9]   --->   Operation 235 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [2/2] (8.41ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_imag, %p_t_imag" [matmul.cpp:9]   --->   Operation 236 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [2/2] (8.41ns)   --->   "%tmp_4_i_i = fmul float %p_r_M_imag, %p_t_real" [matmul.cpp:9]   --->   Operation 237 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [2/2] (8.41ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_real, %p_t_imag" [matmul.cpp:9]   --->   Operation 238 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 239 [1/2] (8.41ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [matmul.cpp:9]   --->   Operation 239 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/2] (8.41ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_imag, %p_t_imag" [matmul.cpp:9]   --->   Operation 240 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/2] (8.41ns)   --->   "%tmp_4_i_i = fmul float %p_r_M_imag, %p_t_real" [matmul.cpp:9]   --->   Operation 241 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/2] (8.41ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_real, %p_t_imag" [matmul.cpp:9]   --->   Operation 242 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%B_M_real_1_addr = getelementptr [32 x float]* %B_M_real_1, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 243 'getelementptr' 'B_M_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%B_M_imag_1_addr = getelementptr [32 x float]* %B_M_imag_1, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 244 'getelementptr' 'B_M_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [4/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [matmul.cpp:9]   --->   Operation 245 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [4/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [matmul.cpp:9]   --->   Operation 246 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%A_M_real_1_addr = getelementptr [16 x float]* %A_M_real_1, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 247 'getelementptr' 'A_M_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%A_M_imag_1_addr = getelementptr [16 x float]* %A_M_imag_1, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 248 'getelementptr' 'A_M_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [2/2] (0.67ns)   --->   "%p_r_M_real_8 = load float* %A_M_real_1_addr, align 4" [matmul.cpp:9]   --->   Operation 249 'load' 'p_r_M_real_8' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 250 [2/2] (0.67ns)   --->   "%p_r_M_imag_8 = load float* %A_M_imag_1_addr, align 4" [matmul.cpp:9]   --->   Operation 250 'load' 'p_r_M_imag_8' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 251 [2/2] (1.23ns)   --->   "%p_t_real_1 = load float* %B_M_real_1_addr, align 4" [matmul.cpp:9]   --->   Operation 251 'load' 'p_t_real_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 252 [2/2] (1.23ns)   --->   "%p_t_imag_1 = load float* %B_M_imag_1_addr, align 4" [matmul.cpp:9]   --->   Operation 252 'load' 'p_t_imag_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 253 [3/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [matmul.cpp:9]   --->   Operation 253 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [3/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [matmul.cpp:9]   --->   Operation 254 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/2] (0.67ns)   --->   "%p_r_M_real_8 = load float* %A_M_real_1_addr, align 4" [matmul.cpp:9]   --->   Operation 255 'load' 'p_r_M_real_8' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 256 [1/2] (0.67ns)   --->   "%p_r_M_imag_8 = load float* %A_M_imag_1_addr, align 4" [matmul.cpp:9]   --->   Operation 256 'load' 'p_r_M_imag_8' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 257 [1/2] (1.23ns)   --->   "%p_t_real_1 = load float* %B_M_real_1_addr, align 4" [matmul.cpp:9]   --->   Operation 257 'load' 'p_t_real_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 258 [1/2] (1.23ns)   --->   "%p_t_imag_1 = load float* %B_M_imag_1_addr, align 4" [matmul.cpp:9]   --->   Operation 258 'load' 'p_t_imag_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 259 [2/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [matmul.cpp:9]   --->   Operation 259 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [2/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [matmul.cpp:9]   --->   Operation 260 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [2/2] (8.41ns)   --->   "%tmp_i_i7 = fmul float %p_r_M_real_8, %p_t_real_1" [matmul.cpp:9]   --->   Operation 261 'fmul' 'tmp_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [2/2] (8.41ns)   --->   "%tmp_2_i_i1 = fmul float %p_r_M_imag_8, %p_t_imag_1" [matmul.cpp:9]   --->   Operation 262 'fmul' 'tmp_2_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [2/2] (8.41ns)   --->   "%tmp_4_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_1" [matmul.cpp:9]   --->   Operation 263 'fmul' 'tmp_4_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [2/2] (8.41ns)   --->   "%tmp_5_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_1" [matmul.cpp:9]   --->   Operation 264 'fmul' 'tmp_5_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 265 [1/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [matmul.cpp:9]   --->   Operation 265 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [matmul.cpp:9]   --->   Operation 266 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/2] (8.41ns)   --->   "%tmp_i_i7 = fmul float %p_r_M_real_8, %p_t_real_1" [matmul.cpp:9]   --->   Operation 267 'fmul' 'tmp_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/2] (8.41ns)   --->   "%tmp_2_i_i1 = fmul float %p_r_M_imag_8, %p_t_imag_1" [matmul.cpp:9]   --->   Operation 268 'fmul' 'tmp_2_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/2] (8.41ns)   --->   "%tmp_4_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_1" [matmul.cpp:9]   --->   Operation 269 'fmul' 'tmp_4_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/2] (8.41ns)   --->   "%tmp_5_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_1" [matmul.cpp:9]   --->   Operation 270 'fmul' 'tmp_5_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%B_M_real_2_addr = getelementptr [32 x float]* %B_M_real_2, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 271 'getelementptr' 'B_M_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%B_M_imag_2_addr = getelementptr [32 x float]* %B_M_imag_2, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 272 'getelementptr' 'B_M_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [4/4] (6.43ns)   --->   "%complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 273 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 274 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [4/4] (6.43ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1" [matmul.cpp:9]   --->   Operation 275 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1" [matmul.cpp:9]   --->   Operation 276 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%A_M_real_2_addr = getelementptr [16 x float]* %A_M_real_2, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 277 'getelementptr' 'A_M_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%A_M_imag_2_addr = getelementptr [16 x float]* %A_M_imag_2, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 278 'getelementptr' 'A_M_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [2/2] (0.67ns)   --->   "%p_r_M_real_9 = load float* %A_M_real_2_addr, align 4" [matmul.cpp:9]   --->   Operation 279 'load' 'p_r_M_real_9' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 280 [2/2] (0.67ns)   --->   "%p_r_M_imag_9 = load float* %A_M_imag_2_addr, align 4" [matmul.cpp:9]   --->   Operation 280 'load' 'p_r_M_imag_9' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 281 [2/2] (1.23ns)   --->   "%p_t_real_2 = load float* %B_M_real_2_addr, align 4" [matmul.cpp:9]   --->   Operation 281 'load' 'p_t_real_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 282 [2/2] (1.23ns)   --->   "%p_t_imag_2 = load float* %B_M_imag_2_addr, align 4" [matmul.cpp:9]   --->   Operation 282 'load' 'p_t_imag_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 283 [3/4] (6.43ns)   --->   "%complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 283 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 284 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [3/4] (6.43ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1" [matmul.cpp:9]   --->   Operation 285 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1" [matmul.cpp:9]   --->   Operation 286 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/2] (0.67ns)   --->   "%p_r_M_real_9 = load float* %A_M_real_2_addr, align 4" [matmul.cpp:9]   --->   Operation 287 'load' 'p_r_M_real_9' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 288 [1/2] (0.67ns)   --->   "%p_r_M_imag_9 = load float* %A_M_imag_2_addr, align 4" [matmul.cpp:9]   --->   Operation 288 'load' 'p_r_M_imag_9' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 289 [1/2] (1.23ns)   --->   "%p_t_real_2 = load float* %B_M_real_2_addr, align 4" [matmul.cpp:9]   --->   Operation 289 'load' 'p_t_real_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 290 [1/2] (1.23ns)   --->   "%p_t_imag_2 = load float* %B_M_imag_2_addr, align 4" [matmul.cpp:9]   --->   Operation 290 'load' 'p_t_imag_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 291 [2/4] (6.43ns)   --->   "%complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 291 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 292 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [2/4] (6.43ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1" [matmul.cpp:9]   --->   Operation 293 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1" [matmul.cpp:9]   --->   Operation 294 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [2/2] (8.41ns)   --->   "%tmp_i_i8 = fmul float %p_r_M_real_9, %p_t_real_2" [matmul.cpp:9]   --->   Operation 295 'fmul' 'tmp_i_i8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [2/2] (8.41ns)   --->   "%tmp_2_i_i2 = fmul float %p_r_M_imag_9, %p_t_imag_2" [matmul.cpp:9]   --->   Operation 296 'fmul' 'tmp_2_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [2/2] (8.41ns)   --->   "%tmp_4_i_i2 = fmul float %p_r_M_imag_9, %p_t_real_2" [matmul.cpp:9]   --->   Operation 297 'fmul' 'tmp_4_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [2/2] (8.41ns)   --->   "%tmp_5_i_i2 = fmul float %p_r_M_real_9, %p_t_imag_2" [matmul.cpp:9]   --->   Operation 298 'fmul' 'tmp_5_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.41>
ST_13 : Operation 299 [1/4] (6.43ns)   --->   "%complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 299 'fadd' 'complex_M_real_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00" [matmul.cpp:9]   --->   Operation 300 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/4] (6.43ns)   --->   "%complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1" [matmul.cpp:9]   --->   Operation 301 'fsub' 'complex_M_real_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1" [matmul.cpp:9]   --->   Operation 302 'fadd' 'complex_M_imag_writ_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [1/2] (8.41ns)   --->   "%tmp_i_i8 = fmul float %p_r_M_real_9, %p_t_real_2" [matmul.cpp:9]   --->   Operation 303 'fmul' 'tmp_i_i8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/2] (8.41ns)   --->   "%tmp_2_i_i2 = fmul float %p_r_M_imag_9, %p_t_imag_2" [matmul.cpp:9]   --->   Operation 304 'fmul' 'tmp_2_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/2] (8.41ns)   --->   "%tmp_4_i_i2 = fmul float %p_r_M_imag_9, %p_t_real_2" [matmul.cpp:9]   --->   Operation 305 'fmul' 'tmp_4_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [1/2] (8.41ns)   --->   "%tmp_5_i_i2 = fmul float %p_r_M_real_9, %p_t_imag_2" [matmul.cpp:9]   --->   Operation 306 'fmul' 'tmp_5_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%B_M_real_3_addr = getelementptr [32 x float]* %B_M_real_3, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 307 'getelementptr' 'B_M_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%B_M_imag_3_addr = getelementptr [32 x float]* %B_M_imag_3, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 308 'getelementptr' 'B_M_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 309 [4/4] (6.43ns)   --->   "%complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9" [matmul.cpp:9]   --->   Operation 309 'fadd' 'complex_M_real_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9" [matmul.cpp:9]   --->   Operation 310 'fadd' 'complex_M_imag_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [4/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2" [matmul.cpp:9]   --->   Operation 311 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2" [matmul.cpp:9]   --->   Operation 312 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%A_M_real_3_addr = getelementptr [16 x float]* %A_M_real_3, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 313 'getelementptr' 'A_M_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%A_M_imag_3_addr = getelementptr [16 x float]* %A_M_imag_3, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 314 'getelementptr' 'A_M_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [2/2] (0.67ns)   --->   "%p_r_M_real_10 = load float* %A_M_real_3_addr, align 4" [matmul.cpp:9]   --->   Operation 315 'load' 'p_r_M_real_10' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 316 [2/2] (0.67ns)   --->   "%p_r_M_imag_10 = load float* %A_M_imag_3_addr, align 4" [matmul.cpp:9]   --->   Operation 316 'load' 'p_r_M_imag_10' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 317 [2/2] (1.23ns)   --->   "%p_t_real_3 = load float* %B_M_real_3_addr, align 4" [matmul.cpp:9]   --->   Operation 317 'load' 'p_t_real_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 318 [2/2] (1.23ns)   --->   "%p_t_imag_3 = load float* %B_M_imag_3_addr, align 4" [matmul.cpp:9]   --->   Operation 318 'load' 'p_t_imag_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 319 [3/4] (6.43ns)   --->   "%complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9" [matmul.cpp:9]   --->   Operation 319 'fadd' 'complex_M_real_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 320 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9" [matmul.cpp:9]   --->   Operation 320 'fadd' 'complex_M_imag_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [3/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2" [matmul.cpp:9]   --->   Operation 321 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2" [matmul.cpp:9]   --->   Operation 322 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [1/2] (0.67ns)   --->   "%p_r_M_real_10 = load float* %A_M_real_3_addr, align 4" [matmul.cpp:9]   --->   Operation 323 'load' 'p_r_M_real_10' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 324 [1/2] (0.67ns)   --->   "%p_r_M_imag_10 = load float* %A_M_imag_3_addr, align 4" [matmul.cpp:9]   --->   Operation 324 'load' 'p_r_M_imag_10' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 325 [1/2] (1.23ns)   --->   "%p_t_real_3 = load float* %B_M_real_3_addr, align 4" [matmul.cpp:9]   --->   Operation 325 'load' 'p_t_real_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 326 [1/2] (1.23ns)   --->   "%p_t_imag_3 = load float* %B_M_imag_3_addr, align 4" [matmul.cpp:9]   --->   Operation 326 'load' 'p_t_imag_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 327 [2/4] (6.43ns)   --->   "%complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9" [matmul.cpp:9]   --->   Operation 327 'fadd' 'complex_M_real_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9" [matmul.cpp:9]   --->   Operation 328 'fadd' 'complex_M_imag_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [2/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2" [matmul.cpp:9]   --->   Operation 329 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2" [matmul.cpp:9]   --->   Operation 330 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [2/2] (8.41ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_10, %p_t_real_3" [matmul.cpp:9]   --->   Operation 331 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 332 [2/2] (8.41ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_imag_10, %p_t_imag_3" [matmul.cpp:9]   --->   Operation 332 'fmul' 'tmp_2_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [2/2] (8.41ns)   --->   "%tmp_4_i_i3 = fmul float %p_r_M_imag_10, %p_t_real_3" [matmul.cpp:9]   --->   Operation 333 'fmul' 'tmp_4_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [2/2] (8.41ns)   --->   "%tmp_5_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_3" [matmul.cpp:9]   --->   Operation 334 'fmul' 'tmp_5_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 335 [1/4] (6.43ns)   --->   "%complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9" [matmul.cpp:9]   --->   Operation 335 'fadd' 'complex_M_real_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9" [matmul.cpp:9]   --->   Operation 336 'fadd' 'complex_M_imag_writ_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [1/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2" [matmul.cpp:9]   --->   Operation 337 'fsub' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2" [matmul.cpp:9]   --->   Operation 338 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [1/2] (8.41ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_10, %p_t_real_3" [matmul.cpp:9]   --->   Operation 339 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [1/2] (8.41ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_imag_10, %p_t_imag_3" [matmul.cpp:9]   --->   Operation 340 'fmul' 'tmp_2_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [1/2] (8.41ns)   --->   "%tmp_4_i_i3 = fmul float %p_r_M_imag_10, %p_t_real_3" [matmul.cpp:9]   --->   Operation 341 'fmul' 'tmp_4_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/2] (8.41ns)   --->   "%tmp_5_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_3" [matmul.cpp:9]   --->   Operation 342 'fmul' 'tmp_5_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i5 %xor_ln9 to i64" [matmul.cpp:9]   --->   Operation 343 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%B_M_real_0_addr_1 = getelementptr [32 x float]* %B_M_real_0, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 344 'getelementptr' 'B_M_real_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%B_M_imag_0_addr_1 = getelementptr [32 x float]* %B_M_imag_0, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 345 'getelementptr' 'B_M_imag_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 346 [4/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1" [matmul.cpp:9]   --->   Operation 346 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1" [matmul.cpp:9]   --->   Operation 347 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [4/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3" [matmul.cpp:9]   --->   Operation 348 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3" [matmul.cpp:9]   --->   Operation 349 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%A_M_real_4_addr = getelementptr [16 x float]* %A_M_real_4, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 350 'getelementptr' 'A_M_real_4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%A_M_imag_4_addr = getelementptr [16 x float]* %A_M_imag_4, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 351 'getelementptr' 'A_M_imag_4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [2/2] (0.67ns)   --->   "%p_r_M_real_11 = load float* %A_M_real_4_addr, align 4" [matmul.cpp:9]   --->   Operation 352 'load' 'p_r_M_real_11' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 353 [2/2] (0.67ns)   --->   "%p_r_M_imag_11 = load float* %A_M_imag_4_addr, align 4" [matmul.cpp:9]   --->   Operation 353 'load' 'p_r_M_imag_11' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 354 [2/2] (1.23ns)   --->   "%p_t_real_4 = load float* %B_M_real_0_addr_1, align 4" [matmul.cpp:9]   --->   Operation 354 'load' 'p_t_real_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 355 [2/2] (1.23ns)   --->   "%p_t_imag_4 = load float* %B_M_imag_0_addr_1, align 4" [matmul.cpp:9]   --->   Operation 355 'load' 'p_t_imag_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 356 [3/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1" [matmul.cpp:9]   --->   Operation 356 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1" [matmul.cpp:9]   --->   Operation 357 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [3/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3" [matmul.cpp:9]   --->   Operation 358 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 359 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3" [matmul.cpp:9]   --->   Operation 359 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [1/2] (0.67ns)   --->   "%p_r_M_real_11 = load float* %A_M_real_4_addr, align 4" [matmul.cpp:9]   --->   Operation 360 'load' 'p_r_M_real_11' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 361 [1/2] (0.67ns)   --->   "%p_r_M_imag_11 = load float* %A_M_imag_4_addr, align 4" [matmul.cpp:9]   --->   Operation 361 'load' 'p_r_M_imag_11' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 362 [1/2] (1.23ns)   --->   "%p_t_real_4 = load float* %B_M_real_0_addr_1, align 4" [matmul.cpp:9]   --->   Operation 362 'load' 'p_t_real_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 363 [1/2] (1.23ns)   --->   "%p_t_imag_4 = load float* %B_M_imag_0_addr_1, align 4" [matmul.cpp:9]   --->   Operation 363 'load' 'p_t_imag_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 8.41>
ST_20 : Operation 364 [2/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1" [matmul.cpp:9]   --->   Operation 364 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1" [matmul.cpp:9]   --->   Operation 365 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [2/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3" [matmul.cpp:9]   --->   Operation 366 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 367 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3" [matmul.cpp:9]   --->   Operation 367 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 368 [2/2] (8.41ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_11, %p_t_real_4" [matmul.cpp:9]   --->   Operation 368 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [2/2] (8.41ns)   --->   "%tmp_2_i_i4 = fmul float %p_r_M_imag_11, %p_t_imag_4" [matmul.cpp:9]   --->   Operation 369 'fmul' 'tmp_2_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 370 [2/2] (8.41ns)   --->   "%tmp_4_i_i4 = fmul float %p_r_M_imag_11, %p_t_real_4" [matmul.cpp:9]   --->   Operation 370 'fmul' 'tmp_4_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [2/2] (8.41ns)   --->   "%tmp_5_i_i4 = fmul float %p_r_M_real_11, %p_t_imag_4" [matmul.cpp:9]   --->   Operation 371 'fmul' 'tmp_5_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.41>
ST_21 : Operation 372 [1/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1" [matmul.cpp:9]   --->   Operation 372 'fadd' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 373 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1" [matmul.cpp:9]   --->   Operation 373 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 374 [1/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3" [matmul.cpp:9]   --->   Operation 374 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3" [matmul.cpp:9]   --->   Operation 375 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 376 [1/2] (8.41ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_11, %p_t_real_4" [matmul.cpp:9]   --->   Operation 376 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [1/2] (8.41ns)   --->   "%tmp_2_i_i4 = fmul float %p_r_M_imag_11, %p_t_imag_4" [matmul.cpp:9]   --->   Operation 377 'fmul' 'tmp_2_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 378 [1/2] (8.41ns)   --->   "%tmp_4_i_i4 = fmul float %p_r_M_imag_11, %p_t_real_4" [matmul.cpp:9]   --->   Operation 378 'fmul' 'tmp_4_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [1/2] (8.41ns)   --->   "%tmp_5_i_i4 = fmul float %p_r_M_real_11, %p_t_imag_4" [matmul.cpp:9]   --->   Operation 379 'fmul' 'tmp_5_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 380 [1/1] (0.00ns)   --->   "%B_M_real_1_addr_1 = getelementptr [32 x float]* %B_M_real_1, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 380 'getelementptr' 'B_M_real_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 381 [1/1] (0.00ns)   --->   "%B_M_imag_1_addr_1 = getelementptr [32 x float]* %B_M_imag_1, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 381 'getelementptr' 'B_M_imag_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 382 [4/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3" [matmul.cpp:9]   --->   Operation 382 'fadd' 'complex_M_real_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 383 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3" [matmul.cpp:9]   --->   Operation 383 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [4/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4" [matmul.cpp:9]   --->   Operation 384 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4" [matmul.cpp:9]   --->   Operation 385 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 386 [1/1] (0.00ns)   --->   "%A_M_real_5_addr = getelementptr [16 x float]* %A_M_real_5, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 386 'getelementptr' 'A_M_real_5_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 387 [1/1] (0.00ns)   --->   "%A_M_imag_5_addr = getelementptr [16 x float]* %A_M_imag_5, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 387 'getelementptr' 'A_M_imag_5_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 388 [2/2] (0.67ns)   --->   "%p_r_M_real_12 = load float* %A_M_real_5_addr, align 4" [matmul.cpp:9]   --->   Operation 388 'load' 'p_r_M_real_12' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 389 [2/2] (0.67ns)   --->   "%p_r_M_imag_12 = load float* %A_M_imag_5_addr, align 4" [matmul.cpp:9]   --->   Operation 389 'load' 'p_r_M_imag_12' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 390 [2/2] (1.23ns)   --->   "%p_t_real_5 = load float* %B_M_real_1_addr_1, align 4" [matmul.cpp:9]   --->   Operation 390 'load' 'p_t_real_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 391 [2/2] (1.23ns)   --->   "%p_t_imag_5 = load float* %B_M_imag_1_addr_1, align 4" [matmul.cpp:9]   --->   Operation 391 'load' 'p_t_imag_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 392 [3/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3" [matmul.cpp:9]   --->   Operation 392 'fadd' 'complex_M_real_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 393 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3" [matmul.cpp:9]   --->   Operation 393 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [3/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4" [matmul.cpp:9]   --->   Operation 394 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 395 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4" [matmul.cpp:9]   --->   Operation 395 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 396 [1/2] (0.67ns)   --->   "%p_r_M_real_12 = load float* %A_M_real_5_addr, align 4" [matmul.cpp:9]   --->   Operation 396 'load' 'p_r_M_real_12' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 397 [1/2] (0.67ns)   --->   "%p_r_M_imag_12 = load float* %A_M_imag_5_addr, align 4" [matmul.cpp:9]   --->   Operation 397 'load' 'p_r_M_imag_12' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 398 [1/2] (1.23ns)   --->   "%p_t_real_5 = load float* %B_M_real_1_addr_1, align 4" [matmul.cpp:9]   --->   Operation 398 'load' 'p_t_real_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 399 [1/2] (1.23ns)   --->   "%p_t_imag_5 = load float* %B_M_imag_1_addr_1, align 4" [matmul.cpp:9]   --->   Operation 399 'load' 'p_t_imag_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 8.41>
ST_24 : Operation 400 [2/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3" [matmul.cpp:9]   --->   Operation 400 'fadd' 'complex_M_real_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 401 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3" [matmul.cpp:9]   --->   Operation 401 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 402 [2/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4" [matmul.cpp:9]   --->   Operation 402 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4" [matmul.cpp:9]   --->   Operation 403 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 404 [2/2] (8.41ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_real_12, %p_t_real_5" [matmul.cpp:9]   --->   Operation 404 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 405 [2/2] (8.41ns)   --->   "%tmp_2_i_i5 = fmul float %p_r_M_imag_12, %p_t_imag_5" [matmul.cpp:9]   --->   Operation 405 'fmul' 'tmp_2_i_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [2/2] (8.41ns)   --->   "%tmp_4_i_i5 = fmul float %p_r_M_imag_12, %p_t_real_5" [matmul.cpp:9]   --->   Operation 406 'fmul' 'tmp_4_i_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [2/2] (8.41ns)   --->   "%tmp_5_i_i5 = fmul float %p_r_M_real_12, %p_t_imag_5" [matmul.cpp:9]   --->   Operation 407 'fmul' 'tmp_5_i_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.41>
ST_25 : Operation 408 [1/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3" [matmul.cpp:9]   --->   Operation 408 'fadd' 'complex_M_real_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 409 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3" [matmul.cpp:9]   --->   Operation 409 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [1/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4" [matmul.cpp:9]   --->   Operation 410 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4" [matmul.cpp:9]   --->   Operation 411 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 412 [1/2] (8.41ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_real_12, %p_t_real_5" [matmul.cpp:9]   --->   Operation 412 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 413 [1/2] (8.41ns)   --->   "%tmp_2_i_i5 = fmul float %p_r_M_imag_12, %p_t_imag_5" [matmul.cpp:9]   --->   Operation 413 'fmul' 'tmp_2_i_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [1/2] (8.41ns)   --->   "%tmp_4_i_i5 = fmul float %p_r_M_imag_12, %p_t_real_5" [matmul.cpp:9]   --->   Operation 414 'fmul' 'tmp_4_i_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 415 [1/2] (8.41ns)   --->   "%tmp_5_i_i5 = fmul float %p_r_M_real_12, %p_t_imag_5" [matmul.cpp:9]   --->   Operation 415 'fmul' 'tmp_5_i_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 416 [1/1] (0.00ns)   --->   "%B_M_real_2_addr_1 = getelementptr [32 x float]* %B_M_real_2, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 416 'getelementptr' 'B_M_real_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 417 [1/1] (0.00ns)   --->   "%B_M_imag_2_addr_1 = getelementptr [32 x float]* %B_M_imag_2, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 417 'getelementptr' 'B_M_imag_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 418 [4/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5" [matmul.cpp:9]   --->   Operation 418 'fadd' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 419 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5" [matmul.cpp:9]   --->   Operation 419 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 420 [4/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5" [matmul.cpp:9]   --->   Operation 420 'fsub' 'complex_M_real_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 421 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5" [matmul.cpp:9]   --->   Operation 421 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 422 [1/1] (0.00ns)   --->   "%A_M_real_6_addr = getelementptr [16 x float]* %A_M_real_6, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 422 'getelementptr' 'A_M_real_6_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 423 [1/1] (0.00ns)   --->   "%A_M_imag_6_addr = getelementptr [16 x float]* %A_M_imag_6, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 423 'getelementptr' 'A_M_imag_6_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 424 [2/2] (0.67ns)   --->   "%p_r_M_real_13 = load float* %A_M_real_6_addr, align 4" [matmul.cpp:9]   --->   Operation 424 'load' 'p_r_M_real_13' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 425 [2/2] (0.67ns)   --->   "%p_r_M_imag_13 = load float* %A_M_imag_6_addr, align 4" [matmul.cpp:9]   --->   Operation 425 'load' 'p_r_M_imag_13' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 426 [2/2] (1.23ns)   --->   "%p_t_real_6 = load float* %B_M_real_2_addr_1, align 4" [matmul.cpp:9]   --->   Operation 426 'load' 'p_t_real_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 427 [2/2] (1.23ns)   --->   "%p_t_imag_6 = load float* %B_M_imag_2_addr_1, align 4" [matmul.cpp:9]   --->   Operation 427 'load' 'p_t_imag_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 428 [3/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5" [matmul.cpp:9]   --->   Operation 428 'fadd' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 429 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5" [matmul.cpp:9]   --->   Operation 429 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 430 [3/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5" [matmul.cpp:9]   --->   Operation 430 'fsub' 'complex_M_real_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 431 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5" [matmul.cpp:9]   --->   Operation 431 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 432 [1/2] (0.67ns)   --->   "%p_r_M_real_13 = load float* %A_M_real_6_addr, align 4" [matmul.cpp:9]   --->   Operation 432 'load' 'p_r_M_real_13' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 433 [1/2] (0.67ns)   --->   "%p_r_M_imag_13 = load float* %A_M_imag_6_addr, align 4" [matmul.cpp:9]   --->   Operation 433 'load' 'p_r_M_imag_13' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 434 [1/2] (1.23ns)   --->   "%p_t_real_6 = load float* %B_M_real_2_addr_1, align 4" [matmul.cpp:9]   --->   Operation 434 'load' 'p_t_real_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 435 [1/2] (1.23ns)   --->   "%p_t_imag_6 = load float* %B_M_imag_2_addr_1, align 4" [matmul.cpp:9]   --->   Operation 435 'load' 'p_t_imag_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 8.41>
ST_28 : Operation 436 [2/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5" [matmul.cpp:9]   --->   Operation 436 'fadd' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 437 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5" [matmul.cpp:9]   --->   Operation 437 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [2/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5" [matmul.cpp:9]   --->   Operation 438 'fsub' 'complex_M_real_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5" [matmul.cpp:9]   --->   Operation 439 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 440 [2/2] (8.41ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real_13, %p_t_real_6" [matmul.cpp:9]   --->   Operation 440 'fmul' 'tmp_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [2/2] (8.41ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_6" [matmul.cpp:9]   --->   Operation 441 'fmul' 'tmp_2_i_i6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 442 [2/2] (8.41ns)   --->   "%tmp_4_i_i6 = fmul float %p_r_M_imag_13, %p_t_real_6" [matmul.cpp:9]   --->   Operation 442 'fmul' 'tmp_4_i_i6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 443 [2/2] (8.41ns)   --->   "%tmp_5_i_i6 = fmul float %p_r_M_real_13, %p_t_imag_6" [matmul.cpp:9]   --->   Operation 443 'fmul' 'tmp_5_i_i6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.41>
ST_29 : Operation 444 [1/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5" [matmul.cpp:9]   --->   Operation 444 'fadd' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 445 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5" [matmul.cpp:9]   --->   Operation 445 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 446 [1/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5" [matmul.cpp:9]   --->   Operation 446 'fsub' 'complex_M_real_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 447 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5" [matmul.cpp:9]   --->   Operation 447 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 448 [1/2] (8.41ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real_13, %p_t_real_6" [matmul.cpp:9]   --->   Operation 448 'fmul' 'tmp_i_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 449 [1/2] (8.41ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_6" [matmul.cpp:9]   --->   Operation 449 'fmul' 'tmp_2_i_i6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 450 [1/2] (8.41ns)   --->   "%tmp_4_i_i6 = fmul float %p_r_M_imag_13, %p_t_real_6" [matmul.cpp:9]   --->   Operation 450 'fmul' 'tmp_4_i_i6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 451 [1/2] (8.41ns)   --->   "%tmp_5_i_i6 = fmul float %p_r_M_real_13, %p_t_imag_6" [matmul.cpp:9]   --->   Operation 451 'fmul' 'tmp_5_i_i6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%B_M_real_3_addr_1 = getelementptr [32 x float]* %B_M_real_3, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 452 'getelementptr' 'B_M_real_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%B_M_imag_3_addr_1 = getelementptr [32 x float]* %B_M_imag_3, i64 0, i64 %zext_ln9_1" [matmul.cpp:9]   --->   Operation 453 'getelementptr' 'B_M_imag_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 454 [4/4] (6.43ns)   --->   "%complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7" [matmul.cpp:9]   --->   Operation 454 'fadd' 'complex_M_real_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 455 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7" [matmul.cpp:9]   --->   Operation 455 'fadd' 'complex_M_imag_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 456 [4/4] (6.43ns)   --->   "%complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6" [matmul.cpp:9]   --->   Operation 456 'fsub' 'complex_M_real_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 457 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6" [matmul.cpp:9]   --->   Operation 457 'fadd' 'complex_M_imag_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 458 [1/1] (0.00ns)   --->   "%A_M_real_7_addr = getelementptr [16 x float]* %A_M_real_7, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 458 'getelementptr' 'A_M_real_7_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 459 [1/1] (0.00ns)   --->   "%A_M_imag_7_addr = getelementptr [16 x float]* %A_M_imag_7, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 459 'getelementptr' 'A_M_imag_7_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 460 [2/2] (0.67ns)   --->   "%p_r_M_real_14 = load float* %A_M_real_7_addr, align 4" [matmul.cpp:9]   --->   Operation 460 'load' 'p_r_M_real_14' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 461 [2/2] (0.67ns)   --->   "%p_r_M_imag_14 = load float* %A_M_imag_7_addr, align 4" [matmul.cpp:9]   --->   Operation 461 'load' 'p_r_M_imag_14' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 462 [2/2] (1.23ns)   --->   "%p_t_real_7 = load float* %B_M_real_3_addr_1, align 4" [matmul.cpp:9]   --->   Operation 462 'load' 'p_t_real_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 463 [2/2] (1.23ns)   --->   "%p_t_imag_7 = load float* %B_M_imag_3_addr_1, align 4" [matmul.cpp:9]   --->   Operation 463 'load' 'p_t_imag_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 464 [3/4] (6.43ns)   --->   "%complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7" [matmul.cpp:9]   --->   Operation 464 'fadd' 'complex_M_real_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 465 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7" [matmul.cpp:9]   --->   Operation 465 'fadd' 'complex_M_imag_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 466 [3/4] (6.43ns)   --->   "%complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6" [matmul.cpp:9]   --->   Operation 466 'fsub' 'complex_M_real_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 467 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6" [matmul.cpp:9]   --->   Operation 467 'fadd' 'complex_M_imag_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 468 [1/2] (0.67ns)   --->   "%p_r_M_real_14 = load float* %A_M_real_7_addr, align 4" [matmul.cpp:9]   --->   Operation 468 'load' 'p_r_M_real_14' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 469 [1/2] (0.67ns)   --->   "%p_r_M_imag_14 = load float* %A_M_imag_7_addr, align 4" [matmul.cpp:9]   --->   Operation 469 'load' 'p_r_M_imag_14' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 470 [1/2] (1.23ns)   --->   "%p_t_real_7 = load float* %B_M_real_3_addr_1, align 4" [matmul.cpp:9]   --->   Operation 470 'load' 'p_t_real_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 471 [1/2] (1.23ns)   --->   "%p_t_imag_7 = load float* %B_M_imag_3_addr_1, align 4" [matmul.cpp:9]   --->   Operation 471 'load' 'p_t_imag_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 8.41>
ST_32 : Operation 472 [2/4] (6.43ns)   --->   "%complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7" [matmul.cpp:9]   --->   Operation 472 'fadd' 'complex_M_real_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 473 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7" [matmul.cpp:9]   --->   Operation 473 'fadd' 'complex_M_imag_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 474 [2/4] (6.43ns)   --->   "%complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6" [matmul.cpp:9]   --->   Operation 474 'fsub' 'complex_M_real_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 475 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6" [matmul.cpp:9]   --->   Operation 475 'fadd' 'complex_M_imag_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 476 [2/2] (8.41ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_14, %p_t_real_7" [matmul.cpp:9]   --->   Operation 476 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 477 [2/2] (8.41ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_imag_14, %p_t_imag_7" [matmul.cpp:9]   --->   Operation 477 'fmul' 'tmp_2_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 478 [2/2] (8.41ns)   --->   "%tmp_4_i_i7 = fmul float %p_r_M_imag_14, %p_t_real_7" [matmul.cpp:9]   --->   Operation 478 'fmul' 'tmp_4_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 479 [2/2] (8.41ns)   --->   "%tmp_5_i_i7 = fmul float %p_r_M_real_14, %p_t_imag_7" [matmul.cpp:9]   --->   Operation 479 'fmul' 'tmp_5_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.41>
ST_33 : Operation 480 [1/4] (6.43ns)   --->   "%complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7" [matmul.cpp:9]   --->   Operation 480 'fadd' 'complex_M_real_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 481 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7" [matmul.cpp:9]   --->   Operation 481 'fadd' 'complex_M_imag_writ_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 482 [1/4] (6.43ns)   --->   "%complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6" [matmul.cpp:9]   --->   Operation 482 'fsub' 'complex_M_real_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 483 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6" [matmul.cpp:9]   --->   Operation 483 'fadd' 'complex_M_imag_writ_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 484 [1/2] (8.41ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_14, %p_t_real_7" [matmul.cpp:9]   --->   Operation 484 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 485 [1/2] (8.41ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_imag_14, %p_t_imag_7" [matmul.cpp:9]   --->   Operation 485 'fmul' 'tmp_2_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 486 [1/2] (8.41ns)   --->   "%tmp_4_i_i7 = fmul float %p_r_M_imag_14, %p_t_real_7" [matmul.cpp:9]   --->   Operation 486 'fmul' 'tmp_4_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 487 [1/2] (8.41ns)   --->   "%tmp_5_i_i7 = fmul float %p_r_M_real_14, %p_t_imag_7" [matmul.cpp:9]   --->   Operation 487 'fmul' 'tmp_5_i_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 488 [4/4] (6.43ns)   --->   "%complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11" [matmul.cpp:9]   --->   Operation 488 'fadd' 'complex_M_real_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 489 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11" [matmul.cpp:9]   --->   Operation 489 'fadd' 'complex_M_imag_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 490 [4/4] (6.43ns)   --->   "%complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7" [matmul.cpp:9]   --->   Operation 490 'fsub' 'complex_M_real_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 491 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7" [matmul.cpp:9]   --->   Operation 491 'fadd' 'complex_M_imag_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 492 [3/4] (6.43ns)   --->   "%complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11" [matmul.cpp:9]   --->   Operation 492 'fadd' 'complex_M_real_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 493 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11" [matmul.cpp:9]   --->   Operation 493 'fadd' 'complex_M_imag_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 494 [3/4] (6.43ns)   --->   "%complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7" [matmul.cpp:9]   --->   Operation 494 'fsub' 'complex_M_real_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 495 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7" [matmul.cpp:9]   --->   Operation 495 'fadd' 'complex_M_imag_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 496 [2/4] (6.43ns)   --->   "%complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11" [matmul.cpp:9]   --->   Operation 496 'fadd' 'complex_M_real_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 497 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11" [matmul.cpp:9]   --->   Operation 497 'fadd' 'complex_M_imag_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 498 [2/4] (6.43ns)   --->   "%complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7" [matmul.cpp:9]   --->   Operation 498 'fsub' 'complex_M_real_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 499 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7" [matmul.cpp:9]   --->   Operation 499 'fadd' 'complex_M_imag_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 500 [1/4] (6.43ns)   --->   "%complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11" [matmul.cpp:9]   --->   Operation 500 'fadd' 'complex_M_real_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 501 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11" [matmul.cpp:9]   --->   Operation 501 'fadd' 'complex_M_imag_writ_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 502 [1/4] (6.43ns)   --->   "%complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7" [matmul.cpp:9]   --->   Operation 502 'fsub' 'complex_M_real_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 503 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7" [matmul.cpp:9]   --->   Operation 503 'fadd' 'complex_M_imag_writ_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 504 [4/4] (6.43ns)   --->   "%complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13" [matmul.cpp:9]   --->   Operation 504 'fadd' 'complex_M_real_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 505 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13" [matmul.cpp:9]   --->   Operation 505 'fadd' 'complex_M_imag_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 506 [3/4] (6.43ns)   --->   "%complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13" [matmul.cpp:9]   --->   Operation 506 'fadd' 'complex_M_real_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 507 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13" [matmul.cpp:9]   --->   Operation 507 'fadd' 'complex_M_imag_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 508 [2/4] (6.43ns)   --->   "%complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13" [matmul.cpp:9]   --->   Operation 508 'fadd' 'complex_M_real_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 509 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13" [matmul.cpp:9]   --->   Operation 509 'fadd' 'complex_M_imag_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 510 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag80_0" [matmul.cpp:11]   --->   Operation 510 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 2)> <Delay = 0.65>
ST_40 : Operation 511 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 511 'br' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_40 : Operation 512 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag77_0" [matmul.cpp:11]   --->   Operation 512 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 1)> <Delay = 0.65>
ST_40 : Operation 513 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 513 'br' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_40 : Operation 514 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag74_0" [matmul.cpp:11]   --->   Operation 514 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 0)> <Delay = 0.65>
ST_40 : Operation 515 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 515 'br' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_40 : Operation 516 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag83_0" [matmul.cpp:11]   --->   Operation 516 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 3)> <Delay = 0.65>
ST_40 : Operation 517 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 517 'br' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 3)> <Delay = 0.00>
ST_40 : Operation 518 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag68_0" [matmul.cpp:11]   --->   Operation 518 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 2)> <Delay = 0.65>
ST_40 : Operation 519 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 519 'br' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 2)> <Delay = 0.00>
ST_40 : Operation 520 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag65_0" [matmul.cpp:11]   --->   Operation 520 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 1)> <Delay = 0.65>
ST_40 : Operation 521 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 521 'br' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 1)> <Delay = 0.00>
ST_40 : Operation 522 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag62_0" [matmul.cpp:11]   --->   Operation 522 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 0)> <Delay = 0.65>
ST_40 : Operation 523 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 523 'br' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 0)> <Delay = 0.00>
ST_40 : Operation 524 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag71_0" [matmul.cpp:11]   --->   Operation 524 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 3)> <Delay = 0.65>
ST_40 : Operation 525 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 525 'br' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 3)> <Delay = 0.00>
ST_40 : Operation 526 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag56_0" [matmul.cpp:11]   --->   Operation 526 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 2)> <Delay = 0.65>
ST_40 : Operation 527 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 527 'br' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 2)> <Delay = 0.00>
ST_40 : Operation 528 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag53_0" [matmul.cpp:11]   --->   Operation 528 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 1)> <Delay = 0.65>
ST_40 : Operation 529 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 529 'br' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 1)> <Delay = 0.00>
ST_40 : Operation 530 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag50_0" [matmul.cpp:11]   --->   Operation 530 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 0)> <Delay = 0.65>
ST_40 : Operation 531 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 531 'br' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 0)> <Delay = 0.00>
ST_40 : Operation 532 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag59_0" [matmul.cpp:11]   --->   Operation 532 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 3)> <Delay = 0.65>
ST_40 : Operation 533 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 533 'br' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 3)> <Delay = 0.00>
ST_40 : Operation 534 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag92_0" [matmul.cpp:11]   --->   Operation 534 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 2)> <Delay = 0.65>
ST_40 : Operation 535 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 535 'br' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_40 : Operation 536 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag89_0" [matmul.cpp:11]   --->   Operation 536 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 1)> <Delay = 0.65>
ST_40 : Operation 537 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 537 'br' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_40 : Operation 538 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag86_0" [matmul.cpp:11]   --->   Operation 538 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 0)> <Delay = 0.65>
ST_40 : Operation 539 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 539 'br' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_40 : Operation 540 [1/1] (0.65ns)   --->   "store i1 true, i1* %write_flag95_0" [matmul.cpp:11]   --->   Operation 540 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 3)> <Delay = 0.65>
ST_40 : Operation 541 [1/1] (0.00ns)   --->   "br label %matmul_loop_1_end" [matmul.cpp:11]   --->   Operation 541 'br' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 3)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind" [matmul.cpp:5]   --->   Operation 542 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 543 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str)" [matmul.cpp:5]   --->   Operation 543 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cpp:6]   --->   Operation 544 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 545 [1/4] (6.43ns)   --->   "%complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13" [matmul.cpp:9]   --->   Operation 545 'fadd' 'complex_M_real_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 546 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13" [matmul.cpp:9]   --->   Operation 546 'fadd' 'complex_M_imag_writ_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 547 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real88_063" [matmul.cpp:11]   --->   Operation 547 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 548 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real87_061" [matmul.cpp:11]   --->   Operation 548 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 549 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real8_058" [matmul.cpp:11]   --->   Operation 549 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 550 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real89_062" [matmul.cpp:11]   --->   Operation 550 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 551 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real75_052" [matmul.cpp:11]   --->   Operation 551 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 552 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real74_049" [matmul.cpp:11]   --->   Operation 552 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 553 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real7_046" [matmul.cpp:11]   --->   Operation 553 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 554 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real76_055" [matmul.cpp:11]   --->   Operation 554 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 555 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real2_040" [matmul.cpp:11]   --->   Operation 555 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 556 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real16_037" [matmul.cpp:11]   --->   Operation 556 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 557 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real_034" [matmul.cpp:11]   --->   Operation 557 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 558 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real3_043" [matmul.cpp:11]   --->   Operation 558 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 559 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real911_057" [matmul.cpp:11]   --->   Operation 559 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 560 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real910_059" [matmul.cpp:11]   --->   Operation 560 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 561 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real9_060" [matmul.cpp:11]   --->   Operation 561 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 562 [1/1] (0.00ns)   --->   "store float %complex_M_real_writ_14, float* %C_M_real912_056" [matmul.cpp:11]   --->   Operation 562 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 563 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1120_039" [matmul.cpp:11]   --->   Operation 563 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 564 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1119_041" [matmul.cpp:11]   --->   Operation 564 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 565 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag11_042" [matmul.cpp:11]   --->   Operation 565 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 566 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1121_038" [matmul.cpp:11]   --->   Operation 566 'store' <Predicate = (trunc_ln11_1 == 2 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 567 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1017_045" [matmul.cpp:11]   --->   Operation 567 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 568 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1016_047" [matmul.cpp:11]   --->   Operation 568 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 569 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag10_048" [matmul.cpp:11]   --->   Operation 569 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 570 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1018_044" [matmul.cpp:11]   --->   Operation 570 'store' <Predicate = (trunc_ln11_1 == 1 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 571 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag14_051" [matmul.cpp:11]   --->   Operation 571 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 572 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag13_053" [matmul.cpp:11]   --->   Operation 572 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 573 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag_054" [matmul.cpp:11]   --->   Operation 573 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 574 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag15_050" [matmul.cpp:11]   --->   Operation 574 'store' <Predicate = (trunc_ln11_1 == 0 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 575 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1223_033" [matmul.cpp:11]   --->   Operation 575 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 2)> <Delay = 0.00>
ST_41 : Operation 576 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1222_035" [matmul.cpp:11]   --->   Operation 576 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 1)> <Delay = 0.00>
ST_41 : Operation 577 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag12_036" [matmul.cpp:11]   --->   Operation 577 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 0)> <Delay = 0.00>
ST_41 : Operation 578 [1/1] (0.00ns)   --->   "store float %complex_M_imag_writ_14, float* %C_M_imag1224_032" [matmul.cpp:11]   --->   Operation 578 'store' <Predicate = (trunc_ln11_1 != 0 & trunc_ln11_1 != 1 & trunc_ln11_1 != 2 & trunc_ln11 == 3)> <Delay = 0.00>
ST_41 : Operation 579 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str, i32 %tmp)" [matmul.cpp:12]   --->   Operation 579 'specregionend' 'empty_46' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_41 : Operation 580 [1/1] (0.00ns)   --->   "br label %1" [matmul.cpp:5]   --->   Operation 580 'br' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 42 <SV = 2> <Delay = 0.44>
ST_42 : Operation 581 [1/1] (0.00ns)   --->   "%C_M_imag1224_032_lo = load float* %C_M_imag1224_032" [matmul.cpp:13]   --->   Operation 581 'load' 'C_M_imag1224_032_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 582 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1* %write_flag_0" [matmul.cpp:13]   --->   Operation 582 'load' 'write_flag_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 583 [1/1] (0.00ns)   --->   "%write_flag95_0_load = load i1* %write_flag95_0" [matmul.cpp:13]   --->   Operation 583 'load' 'write_flag95_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 584 [1/1] (0.00ns)   --->   "%C_M_imag1223_033_lo = load float* %C_M_imag1223_033" [matmul.cpp:13]   --->   Operation 584 'load' 'C_M_imag1223_033_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 585 [1/1] (0.00ns)   --->   "%C_M_real_034_load = load float* %C_M_real_034" [matmul.cpp:13]   --->   Operation 585 'load' 'C_M_real_034_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 586 [1/1] (0.00ns)   --->   "%write_flag92_0_load = load i1* %write_flag92_0" [matmul.cpp:13]   --->   Operation 586 'load' 'write_flag92_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 587 [1/1] (0.00ns)   --->   "%C_M_imag1222_035_lo = load float* %C_M_imag1222_035" [matmul.cpp:13]   --->   Operation 587 'load' 'C_M_imag1222_035_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 588 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1* %write_flag4_0" [matmul.cpp:13]   --->   Operation 588 'load' 'write_flag4_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 589 [1/1] (0.00ns)   --->   "%write_flag89_0_load = load i1* %write_flag89_0" [matmul.cpp:13]   --->   Operation 589 'load' 'write_flag89_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%C_M_imag12_036_load = load float* %C_M_imag12_036" [matmul.cpp:13]   --->   Operation 590 'load' 'C_M_imag12_036_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 591 [1/1] (0.00ns)   --->   "%C_M_real16_037_load = load float* %C_M_real16_037" [matmul.cpp:13]   --->   Operation 591 'load' 'C_M_real16_037_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 592 [1/1] (0.00ns)   --->   "%write_flag86_0_load = load i1* %write_flag86_0" [matmul.cpp:13]   --->   Operation 592 'load' 'write_flag86_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 593 [1/1] (0.00ns)   --->   "%C_M_imag1121_038_lo = load float* %C_M_imag1121_038" [matmul.cpp:13]   --->   Operation 593 'load' 'C_M_imag1121_038_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 594 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1* %write_flag8_0" [matmul.cpp:13]   --->   Operation 594 'load' 'write_flag8_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 595 [1/1] (0.00ns)   --->   "%write_flag83_0_load = load i1* %write_flag83_0" [matmul.cpp:13]   --->   Operation 595 'load' 'write_flag83_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 596 [1/1] (0.00ns)   --->   "%C_M_imag1120_039_lo = load float* %C_M_imag1120_039" [matmul.cpp:13]   --->   Operation 596 'load' 'C_M_imag1120_039_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 597 [1/1] (0.00ns)   --->   "%C_M_real2_040_load = load float* %C_M_real2_040" [matmul.cpp:13]   --->   Operation 597 'load' 'C_M_real2_040_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 598 [1/1] (0.00ns)   --->   "%write_flag80_0_load = load i1* %write_flag80_0" [matmul.cpp:13]   --->   Operation 598 'load' 'write_flag80_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 599 [1/1] (0.00ns)   --->   "%C_M_imag1119_041_lo = load float* %C_M_imag1119_041" [matmul.cpp:13]   --->   Operation 599 'load' 'C_M_imag1119_041_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 600 [1/1] (0.00ns)   --->   "%write_flag11_0_load = load i1* %write_flag11_0" [matmul.cpp:13]   --->   Operation 600 'load' 'write_flag11_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 601 [1/1] (0.00ns)   --->   "%write_flag77_0_load = load i1* %write_flag77_0" [matmul.cpp:13]   --->   Operation 601 'load' 'write_flag77_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 602 [1/1] (0.00ns)   --->   "%C_M_imag11_042_load = load float* %C_M_imag11_042" [matmul.cpp:13]   --->   Operation 602 'load' 'C_M_imag11_042_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 603 [1/1] (0.00ns)   --->   "%C_M_real3_043_load = load float* %C_M_real3_043" [matmul.cpp:13]   --->   Operation 603 'load' 'C_M_real3_043_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%write_flag74_0_load = load i1* %write_flag74_0" [matmul.cpp:13]   --->   Operation 604 'load' 'write_flag74_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (0.00ns)   --->   "%C_M_imag1018_044_lo = load float* %C_M_imag1018_044" [matmul.cpp:13]   --->   Operation 605 'load' 'C_M_imag1018_044_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 606 [1/1] (0.00ns)   --->   "%write_flag14_0_load = load i1* %write_flag14_0" [matmul.cpp:13]   --->   Operation 606 'load' 'write_flag14_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 607 [1/1] (0.00ns)   --->   "%write_flag71_0_load = load i1* %write_flag71_0" [matmul.cpp:13]   --->   Operation 607 'load' 'write_flag71_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 608 [1/1] (0.00ns)   --->   "%C_M_imag1017_045_lo = load float* %C_M_imag1017_045" [matmul.cpp:13]   --->   Operation 608 'load' 'C_M_imag1017_045_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 609 [1/1] (0.00ns)   --->   "%C_M_real7_046_load = load float* %C_M_real7_046" [matmul.cpp:13]   --->   Operation 609 'load' 'C_M_real7_046_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 610 [1/1] (0.00ns)   --->   "%write_flag68_0_load = load i1* %write_flag68_0" [matmul.cpp:13]   --->   Operation 610 'load' 'write_flag68_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 611 [1/1] (0.00ns)   --->   "%C_M_imag1016_047_lo = load float* %C_M_imag1016_047" [matmul.cpp:13]   --->   Operation 611 'load' 'C_M_imag1016_047_lo' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 612 [1/1] (0.00ns)   --->   "%write_flag17_0_load = load i1* %write_flag17_0" [matmul.cpp:13]   --->   Operation 612 'load' 'write_flag17_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 613 [1/1] (0.00ns)   --->   "%write_flag65_0_load = load i1* %write_flag65_0" [matmul.cpp:13]   --->   Operation 613 'load' 'write_flag65_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 614 [1/1] (0.00ns)   --->   "%C_M_imag10_048_load = load float* %C_M_imag10_048" [matmul.cpp:13]   --->   Operation 614 'load' 'C_M_imag10_048_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 615 [1/1] (0.00ns)   --->   "%C_M_real74_049_load = load float* %C_M_real74_049" [matmul.cpp:13]   --->   Operation 615 'load' 'C_M_real74_049_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 616 [1/1] (0.00ns)   --->   "%write_flag62_0_load = load i1* %write_flag62_0" [matmul.cpp:13]   --->   Operation 616 'load' 'write_flag62_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 617 [1/1] (0.00ns)   --->   "%C_M_imag15_050_load = load float* %C_M_imag15_050" [matmul.cpp:13]   --->   Operation 617 'load' 'C_M_imag15_050_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 618 [1/1] (0.00ns)   --->   "%write_flag20_0_load = load i1* %write_flag20_0" [matmul.cpp:13]   --->   Operation 618 'load' 'write_flag20_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 619 [1/1] (0.00ns)   --->   "%write_flag59_0_load = load i1* %write_flag59_0" [matmul.cpp:13]   --->   Operation 619 'load' 'write_flag59_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 620 [1/1] (0.00ns)   --->   "%C_M_imag14_051_load = load float* %C_M_imag14_051" [matmul.cpp:13]   --->   Operation 620 'load' 'C_M_imag14_051_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 621 [1/1] (0.00ns)   --->   "%C_M_real75_052_load = load float* %C_M_real75_052" [matmul.cpp:13]   --->   Operation 621 'load' 'C_M_real75_052_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 622 [1/1] (0.00ns)   --->   "%write_flag56_0_load = load i1* %write_flag56_0" [matmul.cpp:13]   --->   Operation 622 'load' 'write_flag56_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 623 [1/1] (0.00ns)   --->   "%C_M_imag13_053_load = load float* %C_M_imag13_053" [matmul.cpp:13]   --->   Operation 623 'load' 'C_M_imag13_053_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 624 [1/1] (0.00ns)   --->   "%write_flag23_0_load = load i1* %write_flag23_0" [matmul.cpp:13]   --->   Operation 624 'load' 'write_flag23_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 625 [1/1] (0.00ns)   --->   "%write_flag53_0_load = load i1* %write_flag53_0" [matmul.cpp:13]   --->   Operation 625 'load' 'write_flag53_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 626 [1/1] (0.00ns)   --->   "%C_M_imag_054_load = load float* %C_M_imag_054" [matmul.cpp:13]   --->   Operation 626 'load' 'C_M_imag_054_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 627 [1/1] (0.00ns)   --->   "%C_M_real76_055_load = load float* %C_M_real76_055" [matmul.cpp:13]   --->   Operation 627 'load' 'C_M_real76_055_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 628 [1/1] (0.00ns)   --->   "%write_flag50_0_load = load i1* %write_flag50_0" [matmul.cpp:13]   --->   Operation 628 'load' 'write_flag50_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 629 [1/1] (0.00ns)   --->   "%C_M_real912_056_loa = load float* %C_M_real912_056" [matmul.cpp:13]   --->   Operation 629 'load' 'C_M_real912_056_loa' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 630 [1/1] (0.00ns)   --->   "%write_flag26_0_load = load i1* %write_flag26_0" [matmul.cpp:13]   --->   Operation 630 'load' 'write_flag26_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 631 [1/1] (0.00ns)   --->   "%write_flag47_0_load = load i1* %write_flag47_0" [matmul.cpp:13]   --->   Operation 631 'load' 'write_flag47_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 632 [1/1] (0.00ns)   --->   "%C_M_real911_057_loa = load float* %C_M_real911_057" [matmul.cpp:13]   --->   Operation 632 'load' 'C_M_real911_057_loa' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 633 [1/1] (0.00ns)   --->   "%C_M_real8_058_load = load float* %C_M_real8_058" [matmul.cpp:13]   --->   Operation 633 'load' 'C_M_real8_058_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 634 [1/1] (0.00ns)   --->   "%write_flag44_0_load = load i1* %write_flag44_0" [matmul.cpp:13]   --->   Operation 634 'load' 'write_flag44_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 635 [1/1] (0.00ns)   --->   "%C_M_real910_059_loa = load float* %C_M_real910_059" [matmul.cpp:13]   --->   Operation 635 'load' 'C_M_real910_059_loa' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 636 [1/1] (0.00ns)   --->   "%write_flag29_0_load = load i1* %write_flag29_0" [matmul.cpp:13]   --->   Operation 636 'load' 'write_flag29_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 637 [1/1] (0.00ns)   --->   "%write_flag41_0_load = load i1* %write_flag41_0" [matmul.cpp:13]   --->   Operation 637 'load' 'write_flag41_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 638 [1/1] (0.00ns)   --->   "%C_M_real9_060_load = load float* %C_M_real9_060" [matmul.cpp:13]   --->   Operation 638 'load' 'C_M_real9_060_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 639 [1/1] (0.00ns)   --->   "%C_M_real87_061_load = load float* %C_M_real87_061" [matmul.cpp:13]   --->   Operation 639 'load' 'C_M_real87_061_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 640 [1/1] (0.00ns)   --->   "%write_flag38_0_load = load i1* %write_flag38_0" [matmul.cpp:13]   --->   Operation 640 'load' 'write_flag38_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 641 [1/1] (0.00ns)   --->   "%C_M_real89_062_load = load float* %C_M_real89_062" [matmul.cpp:13]   --->   Operation 641 'load' 'C_M_real89_062_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 642 [1/1] (0.00ns)   --->   "%write_flag32_0_load = load i1* %write_flag32_0" [matmul.cpp:13]   --->   Operation 642 'load' 'write_flag32_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 643 [1/1] (0.00ns)   --->   "%write_flag35_0_load = load i1* %write_flag35_0" [matmul.cpp:13]   --->   Operation 643 'load' 'write_flag35_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 644 [1/1] (0.00ns)   --->   "%C_M_real88_063_load = load float* %C_M_real88_063" [matmul.cpp:13]   --->   Operation 644 'load' 'C_M_real88_063_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 645 [1/1] (0.44ns)   --->   "%select_ln13 = select i1 %write_flag_0_load, float %C_M_real_034_load, float %C_M_real_0_0_read_1" [matmul.cpp:13]   --->   Operation 645 'select' 'select_ln13' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 646 [1/1] (0.44ns)   --->   "%select_ln13_1 = select i1 %write_flag4_0_load, float %C_M_real16_037_load, float %C_M_real_0_1_read_1" [matmul.cpp:13]   --->   Operation 646 'select' 'select_ln13_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 647 [1/1] (0.44ns)   --->   "%select_ln13_2 = select i1 %write_flag8_0_load, float %C_M_real2_040_load, float %C_M_real_0_2_read_1" [matmul.cpp:13]   --->   Operation 647 'select' 'select_ln13_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 648 [1/1] (0.44ns)   --->   "%select_ln13_3 = select i1 %write_flag11_0_load, float %C_M_real3_043_load, float %C_M_real_0_3_read_1" [matmul.cpp:13]   --->   Operation 648 'select' 'select_ln13_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 649 [1/1] (0.44ns)   --->   "%select_ln13_4 = select i1 %write_flag14_0_load, float %C_M_real7_046_load, float %C_M_real_1_0_read_1" [matmul.cpp:13]   --->   Operation 649 'select' 'select_ln13_4' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 650 [1/1] (0.44ns)   --->   "%select_ln13_5 = select i1 %write_flag17_0_load, float %C_M_real74_049_load, float %C_M_real_1_1_read_1" [matmul.cpp:13]   --->   Operation 650 'select' 'select_ln13_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 651 [1/1] (0.44ns)   --->   "%select_ln13_6 = select i1 %write_flag20_0_load, float %C_M_real75_052_load, float %C_M_real_1_2_read_1" [matmul.cpp:13]   --->   Operation 651 'select' 'select_ln13_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 652 [1/1] (0.44ns)   --->   "%select_ln13_7 = select i1 %write_flag23_0_load, float %C_M_real76_055_load, float %C_M_real_1_3_read_1" [matmul.cpp:13]   --->   Operation 652 'select' 'select_ln13_7' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 653 [1/1] (0.44ns)   --->   "%select_ln13_8 = select i1 %write_flag26_0_load, float %C_M_real8_058_load, float %C_M_real_2_0_read_1" [matmul.cpp:13]   --->   Operation 653 'select' 'select_ln13_8' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 654 [1/1] (0.44ns)   --->   "%select_ln13_9 = select i1 %write_flag29_0_load, float %C_M_real87_061_load, float %C_M_real_2_1_read_1" [matmul.cpp:13]   --->   Operation 654 'select' 'select_ln13_9' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 655 [1/1] (0.44ns)   --->   "%select_ln13_10 = select i1 %write_flag32_0_load, float %C_M_real88_063_load, float %C_M_real_2_2_read_1" [matmul.cpp:13]   --->   Operation 655 'select' 'select_ln13_10' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 656 [1/1] (0.44ns)   --->   "%select_ln13_11 = select i1 %write_flag35_0_load, float %C_M_real89_062_load, float %C_M_real_2_3_read_1" [matmul.cpp:13]   --->   Operation 656 'select' 'select_ln13_11' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 657 [1/1] (0.44ns)   --->   "%select_ln13_12 = select i1 %write_flag38_0_load, float %C_M_real9_060_load, float %C_M_real_3_0_read_1" [matmul.cpp:13]   --->   Operation 657 'select' 'select_ln13_12' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 658 [1/1] (0.44ns)   --->   "%select_ln13_13 = select i1 %write_flag41_0_load, float %C_M_real910_059_loa, float %C_M_real_3_1_read_1" [matmul.cpp:13]   --->   Operation 658 'select' 'select_ln13_13' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 659 [1/1] (0.44ns)   --->   "%select_ln13_14 = select i1 %write_flag44_0_load, float %C_M_real911_057_loa, float %C_M_real_3_2_read_1" [matmul.cpp:13]   --->   Operation 659 'select' 'select_ln13_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 660 [1/1] (0.44ns)   --->   "%select_ln13_15 = select i1 %write_flag47_0_load, float %C_M_real912_056_loa, float %C_M_real_3_3_read_1" [matmul.cpp:13]   --->   Operation 660 'select' 'select_ln13_15' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 661 [1/1] (0.44ns)   --->   "%select_ln13_16 = select i1 %write_flag50_0_load, float %C_M_imag_054_load, float %C_M_imag_0_0_read_1" [matmul.cpp:13]   --->   Operation 661 'select' 'select_ln13_16' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 662 [1/1] (0.44ns)   --->   "%select_ln13_17 = select i1 %write_flag53_0_load, float %C_M_imag13_053_load, float %C_M_imag_0_1_read_1" [matmul.cpp:13]   --->   Operation 662 'select' 'select_ln13_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 663 [1/1] (0.44ns)   --->   "%select_ln13_18 = select i1 %write_flag56_0_load, float %C_M_imag14_051_load, float %C_M_imag_0_2_read_1" [matmul.cpp:13]   --->   Operation 663 'select' 'select_ln13_18' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 664 [1/1] (0.44ns)   --->   "%select_ln13_19 = select i1 %write_flag59_0_load, float %C_M_imag15_050_load, float %C_M_imag_0_3_read_1" [matmul.cpp:13]   --->   Operation 664 'select' 'select_ln13_19' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 665 [1/1] (0.44ns)   --->   "%select_ln13_20 = select i1 %write_flag62_0_load, float %C_M_imag10_048_load, float %C_M_imag_1_0_read_1" [matmul.cpp:13]   --->   Operation 665 'select' 'select_ln13_20' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 666 [1/1] (0.44ns)   --->   "%select_ln13_21 = select i1 %write_flag65_0_load, float %C_M_imag1016_047_lo, float %C_M_imag_1_1_read_1" [matmul.cpp:13]   --->   Operation 666 'select' 'select_ln13_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 667 [1/1] (0.44ns)   --->   "%select_ln13_22 = select i1 %write_flag68_0_load, float %C_M_imag1017_045_lo, float %C_M_imag_1_2_read_1" [matmul.cpp:13]   --->   Operation 667 'select' 'select_ln13_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 668 [1/1] (0.44ns)   --->   "%select_ln13_23 = select i1 %write_flag71_0_load, float %C_M_imag1018_044_lo, float %C_M_imag_1_3_read_1" [matmul.cpp:13]   --->   Operation 668 'select' 'select_ln13_23' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 669 [1/1] (0.44ns)   --->   "%select_ln13_24 = select i1 %write_flag74_0_load, float %C_M_imag11_042_load, float %C_M_imag_2_0_read_1" [matmul.cpp:13]   --->   Operation 669 'select' 'select_ln13_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 670 [1/1] (0.44ns)   --->   "%select_ln13_25 = select i1 %write_flag77_0_load, float %C_M_imag1119_041_lo, float %C_M_imag_2_1_read_1" [matmul.cpp:13]   --->   Operation 670 'select' 'select_ln13_25' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 671 [1/1] (0.44ns)   --->   "%select_ln13_26 = select i1 %write_flag80_0_load, float %C_M_imag1120_039_lo, float %C_M_imag_2_2_read_1" [matmul.cpp:13]   --->   Operation 671 'select' 'select_ln13_26' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 672 [1/1] (0.44ns)   --->   "%select_ln13_27 = select i1 %write_flag83_0_load, float %C_M_imag1121_038_lo, float %C_M_imag_2_3_read_1" [matmul.cpp:13]   --->   Operation 672 'select' 'select_ln13_27' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 673 [1/1] (0.44ns)   --->   "%select_ln13_28 = select i1 %write_flag86_0_load, float %C_M_imag12_036_load, float %C_M_imag_3_0_read_1" [matmul.cpp:13]   --->   Operation 673 'select' 'select_ln13_28' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 674 [1/1] (0.44ns)   --->   "%select_ln13_29 = select i1 %write_flag89_0_load, float %C_M_imag1222_035_lo, float %C_M_imag_3_1_read_1" [matmul.cpp:13]   --->   Operation 674 'select' 'select_ln13_29' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 675 [1/1] (0.44ns)   --->   "%select_ln13_30 = select i1 %write_flag92_0_load, float %C_M_imag1223_033_lo, float %C_M_imag_3_2_read_1" [matmul.cpp:13]   --->   Operation 675 'select' 'select_ln13_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 676 [1/1] (0.44ns)   --->   "%select_ln13_31 = select i1 %write_flag95_0_load, float %C_M_imag1224_032_lo, float %C_M_imag_3_3_read_1" [matmul.cpp:13]   --->   Operation 676 'select' 'select_ln13_31' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 677 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %select_ln13, 0" [matmul.cpp:13]   --->   Operation 677 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 678 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %select_ln13_1, 1" [matmul.cpp:13]   --->   Operation 678 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 679 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %select_ln13_2, 2" [matmul.cpp:13]   --->   Operation 679 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 680 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %select_ln13_3, 3" [matmul.cpp:13]   --->   Operation 680 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 681 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %select_ln13_4, 4" [matmul.cpp:13]   --->   Operation 681 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 682 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %select_ln13_5, 5" [matmul.cpp:13]   --->   Operation 682 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 683 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %select_ln13_6, 6" [matmul.cpp:13]   --->   Operation 683 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 684 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %select_ln13_7, 7" [matmul.cpp:13]   --->   Operation 684 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 685 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %select_ln13_8, 8" [matmul.cpp:13]   --->   Operation 685 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 686 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %select_ln13_9, 9" [matmul.cpp:13]   --->   Operation 686 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 687 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %select_ln13_10, 10" [matmul.cpp:13]   --->   Operation 687 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 688 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %select_ln13_11, 11" [matmul.cpp:13]   --->   Operation 688 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 689 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %select_ln13_12, 12" [matmul.cpp:13]   --->   Operation 689 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 690 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %select_ln13_13, 13" [matmul.cpp:13]   --->   Operation 690 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 691 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %select_ln13_14, 14" [matmul.cpp:13]   --->   Operation 691 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 692 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13, float %select_ln13_15, 15" [matmul.cpp:13]   --->   Operation 692 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 693 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_14, float %select_ln13_16, 16" [matmul.cpp:13]   --->   Operation 693 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 694 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_15, float %select_ln13_17, 17" [matmul.cpp:13]   --->   Operation 694 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 695 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_16, float %select_ln13_18, 18" [matmul.cpp:13]   --->   Operation 695 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 696 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_17, float %select_ln13_19, 19" [matmul.cpp:13]   --->   Operation 696 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 697 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_18, float %select_ln13_20, 20" [matmul.cpp:13]   --->   Operation 697 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 698 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_19, float %select_ln13_21, 21" [matmul.cpp:13]   --->   Operation 698 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 699 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_20, float %select_ln13_22, 22" [matmul.cpp:13]   --->   Operation 699 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 700 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_21, float %select_ln13_23, 23" [matmul.cpp:13]   --->   Operation 700 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 701 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_22, float %select_ln13_24, 24" [matmul.cpp:13]   --->   Operation 701 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 702 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_23, float %select_ln13_25, 25" [matmul.cpp:13]   --->   Operation 702 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 703 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_24, float %select_ln13_26, 26" [matmul.cpp:13]   --->   Operation 703 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 704 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_25, float %select_ln13_27, 27" [matmul.cpp:13]   --->   Operation 704 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 705 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_26, float %select_ln13_28, 28" [matmul.cpp:13]   --->   Operation 705 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 706 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_27, float %select_ln13_29, 29" [matmul.cpp:13]   --->   Operation 706 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 707 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_28, float %select_ln13_30, 30" [matmul.cpp:13]   --->   Operation 707 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 708 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_29, float %select_ln13_31, 31" [matmul.cpp:13]   --->   Operation 708 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 709 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_30" [matmul.cpp:13]   --->   Operation 709 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	'alloca' operation ('write_flag_0') [58]  (0 ns)
	'store' operation ('store_ln5', matmul.cpp:5) of constant 0 on local variable 'write_flag_0' [184]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', matmul.cpp:5) [187]  (0 ns)
	'getelementptr' operation ('B_M_real_0_addr', matmul.cpp:9) [197]  (0 ns)
	'load' operation ('__y._M_real', matmul.cpp:9) on array 'B_M_real_0' [219]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('__y._M_real', matmul.cpp:9) on array 'B_M_real_0' [219]  (1.24 ns)

 <State 4>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', matmul.cpp:9) [221]  (8.42 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', matmul.cpp:9) [221]  (8.42 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('complex<float>._M_real', matmul.cpp:9) [223]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('complex<float>._M_real', matmul.cpp:9) [223]  (6.44 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i7', matmul.cpp:9) [235]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i7', matmul.cpp:9) [235]  (8.42 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [227]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [227]  (6.44 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i8', matmul.cpp:9) [249]  (8.42 ns)

 <State 13>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i8', matmul.cpp:9) [249]  (8.42 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [241]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [241]  (6.44 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i9', matmul.cpp:9) [263]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i9', matmul.cpp:9) [263]  (8.42 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [255]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [255]  (6.44 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1', matmul.cpp:9) [277]  (8.42 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1', matmul.cpp:9) [277]  (8.42 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [269]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [269]  (6.44 ns)

 <State 24>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i2', matmul.cpp:9) [291]  (8.42 ns)

 <State 25>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i2', matmul.cpp:9) [291]  (8.42 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [283]  (6.44 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [283]  (6.44 ns)

 <State 28>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i3', matmul.cpp:9) [305]  (8.42 ns)

 <State 29>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i3', matmul.cpp:9) [305]  (8.42 ns)

 <State 30>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [297]  (6.44 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [297]  (6.44 ns)

 <State 32>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i4', matmul.cpp:9) [319]  (8.42 ns)

 <State 33>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i4', matmul.cpp:9) [319]  (8.42 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [311]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [311]  (6.44 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [311]  (6.44 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [311]  (6.44 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [325]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [325]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [325]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', matmul.cpp:9) [325]  (6.44 ns)
	'store' operation ('store_ln11', matmul.cpp:11) of variable 'complex<float>._M_real', matmul.cpp:9 on local variable 'complex<float>._M_real' [333]  (0 ns)

 <State 42>: 0.449ns
The critical path consists of the following:
	'load' operation ('C_M_imag1224_032_lo', matmul.cpp:13) on local variable 'complex<float>._M_imag' [480]  (0 ns)
	'select' operation ('C._M_imag[3][3]', matmul.cpp:13) [575]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
