Warning (10268): Verilog HDL information at p_8_4.sv(52): always construct contains both blocking and non-blocking assignments File: C:/Users/SFI19/Downloads/FPGA/8/8.4/p_8_4.sv Line: 52
