<profile>

<section name = "Vitis HLS Report for 'spi_master_Pipeline_VITIS_LOOP_30_2'" level="0">
<item name = "Date">Mon Feb 17 22:47:12 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">spi_master</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.883 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_30_2">128, 128, 3, 2, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 9, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 118, -</column>
<column name="Register">-, -, 51, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="bitselect_1ns_32ns_32ns_1_1_1_U1">bitselect_1ns_32ns_32ns_1_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_140_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_pp0_stage0_01001_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_subdone">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_2_nbreadreq_fu_84_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln30_fu_134_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln36_fu_150_p2">xor, 0, 0, 6, 6, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 7, 14</column>
<column name="i_fu_64">9, 2, 7, 14</column>
<column name="miso_blk_n">9, 2, 1, 2</column>
<column name="mosi_blk_n">9, 2, 1, 2</column>
<column name="received_data_1_fu_68">9, 2, 32, 64</column>
<column name="sclk">14, 3, 1, 3</column>
<column name="sclk_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_64">7, 0, 7, 0</column>
<column name="icmp_ln30_reg_212">1, 0, 1, 0</column>
<column name="received_data_1_fu_68">32, 0, 32, 0</column>
<column name="tmp_2_reg_221">1, 0, 1, 0</column>
<column name="tobool_reg_216">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, spi_master_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, spi_master_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, spi_master_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, spi_master_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, spi_master_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, spi_master_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="sclk_ap_ack">in, 1, ap_hs, sclk, pointer</column>
<column name="sclk">out, 1, ap_hs, sclk, pointer</column>
<column name="sclk_ap_vld">out, 1, ap_hs, sclk, pointer</column>
<column name="mosi_ap_ack">in, 1, ap_hs, mosi, pointer</column>
<column name="mosi">out, 1, ap_hs, mosi, pointer</column>
<column name="mosi_ap_vld">out, 1, ap_hs, mosi, pointer</column>
<column name="miso_ap_vld">in, 1, ap_hs, miso, pointer</column>
<column name="miso">in, 1, ap_hs, miso, pointer</column>
<column name="miso_ap_ack">out, 1, ap_hs, miso, pointer</column>
<column name="received_data">in, 32, ap_none, received_data, scalar</column>
<column name="send_data">in, 32, ap_none, send_data, scalar</column>
<column name="received_data_3_out">out, 32, ap_vld, received_data_3_out, pointer</column>
<column name="received_data_3_out_ap_vld">out, 1, ap_vld, received_data_3_out, pointer</column>
</table>
</item>
</section>
</profile>
