# MicroBlaze 기반 AXI4_Lite_Protocol

![alt text](img/AXI_BD.png)

## 프로젝트 개요

## 개발 일정

## 개발 환경

|       | **TOOL** |
| :-----: | :-----: |
| **IDE**   | ![VSCode](https://img.shields.io/badge/VSCode-007ACC?style=for-the-badge&logo=visualstudiocode&logoColor=white) |
| **Language** | ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-5C2D91?style=for-the-badge&logoColor=white) ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white) |
| **EDA**   | ![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FFB500?style=for-the-badge&logo=xilinx&logoColor=white) ![Vitis](https://img.shields.io/badge/Vitis-FA2E2E?style=for-the-badge&logo=xilinx&logoColor=white) |


## AXI4_Lite_Protocol

> ARM사의 AXI4-Lite 데이터시트를 기반으로, 주소 단계(Address Phase), 데이터 단계(Data Phase), 응답 단계(Response Phase)를 포함한 전송 타이밍을 분석하고 구현하였습니다.

#### 📝 [AXI4_Lite_Protocol Spec](./docs/AMBA_AXI.pdf)

| **AW** | **W** | **B** |
| :---: | :---: | :---: |
| <img src="img/Master_AW.png" width="150"/> | <img src="img/Master_W.png" width="150"/> | <img src="img/Master_B.png" width="150"/> |

| **AR** | **R** |
| :---: | :---: |
| <img src="img/Master_AR.png" width="150"/> | <img src="img/Master_R.png" width="150"/> |



## Memory Map

## Peripheral Block Diagram

## SystemVerilog Verification


## 📽️ 동작영상

