// Seed: 3284423454
module module_0 (
    input tri id_0
    , id_2
);
  uwire id_3;
  assign id_3 = id_3;
  wire id_4;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd68
) (
    input wor id_0,
    input supply1 id_1,
    output logic id_2,
    input tri1 _id_3
);
  always id_2 = id_0;
  logic [(  -1  )  &  -1 : -1] id_5;
  ;
  tri1 [-1 'b0 : id_3] id_6, id_7;
  integer id_8;
  assign id_7 = 1;
  module_0 modCall_1 (id_0);
endmodule
