// Seed: 463849433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10[-1&&1 : 1],
    id_11
);
  input wire id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd20,
    parameter id_9  = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4[id_9 : 1],
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_10 = 1;
  wire [1 : 1] id_11, id_12;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_6,
      id_6,
      id_6,
      id_12,
      id_11,
      id_7,
      id_11,
      id_4,
      id_11
  );
  wire  id_13;
  logic id_14;
  logic id_15;
  defparam id_10 = id_10;
endmodule
