{
  "design": {
    "design_info": {
      "boundary_crc": "0xB383F9E6911D4FBA",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "ap_ctrl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:acc_handshake_rtl:1.0"
      }
    },
    "ports": {
      "a": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "a_ap_vld": {
        "direction": "O"
      },
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ap_rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ap_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "b": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "c_i": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "c_o": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "c_o_ap_vld": {
        "direction": "O"
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:top_dfg:1.0",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip/bd_0_hls_inst_0/bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst"
      }
    },
    "interface_nets": {
      "ap_ctrl_0_1": {
        "interface_ports": [
          "ap_ctrl",
          "hls_inst/ap_ctrl"
        ]
      }
    },
    "nets": {
      "hls_inst_a": {
        "ports": [
          "hls_inst/a",
          "a"
        ]
      },
      "hls_inst_a_ap_vld": {
        "ports": [
          "hls_inst/a_ap_vld",
          "a_ap_vld"
        ]
      },
      "ap_clk_0_1": {
        "ports": [
          "ap_clk",
          "hls_inst/ap_clk"
        ]
      },
      "ap_rst_0_1": {
        "ports": [
          "ap_rst",
          "hls_inst/ap_rst"
        ]
      },
      "b_0_1": {
        "ports": [
          "b",
          "hls_inst/b"
        ]
      },
      "c_i_0_1": {
        "ports": [
          "c_i",
          "hls_inst/c_i"
        ]
      },
      "hls_inst_c_o": {
        "ports": [
          "hls_inst/c_o",
          "c_o"
        ]
      },
      "hls_inst_c_o_ap_vld": {
        "ports": [
          "hls_inst/c_o_ap_vld",
          "c_o_ap_vld"
        ]
      }
    }
  }
}