-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NonMaximalSuppresionUnit_NonMaximalSuppresion is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_in_TVALID : IN STD_LOGIC;
    stream_in_TREADY : OUT STD_LOGIC;
    stream_in_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    stream_in_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    stream_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    stream_out_TVALID : OUT STD_LOGIC;
    stream_out_TREADY : IN STD_LOGIC;
    stream_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    image_w : IN STD_LOGIC_VECTOR (31 downto 0);
    image_h : IN STD_LOGIC_VECTOR (31 downto 0);
    alpha : IN STD_LOGIC_VECTOR (15 downto 0);
    beta : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of NonMaximalSuppresionUnit_NonMaximalSuppresion is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal line_buffer_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_V_1_ce0 : STD_LOGIC;
    signal line_buffer_V_1_we0 : STD_LOGIC;
    signal line_buffer_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_V_1_ce1 : STD_LOGIC;
    signal line_buffer_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal line_buffer_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_V_0_ce0 : STD_LOGIC;
    signal line_buffer_V_0_we0 : STD_LOGIC;
    signal line_buffer_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_V_2_ce0 : STD_LOGIC;
    signal line_buffer_V_2_we0 : STD_LOGIC;
    signal line_buffer_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_V_2_ce1 : STD_LOGIC;
    signal line_buffer_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_V_0_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sliding_window_V_0_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sliding_window_V_1_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sliding_window_V_1_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sliding_window_V_2_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sliding_window_V_2_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal stream_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln33_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal and_ln84_1_reg_911 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_reg_911_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_222 : STD_LOGIC_VECTOR (63 downto 0);
    signal h_reg_233 : STD_LOGIC_VECTOR (30 downto 0);
    signal w_reg_244 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_stream_element_data_V_2_reg_255 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_stream_element_data_V_2_reg_255_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op69_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal input_stream_element_data_V_2_reg_255_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_stream_element_data_V_2_reg_255_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_stream_element_data_V_2_reg_255_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_stream_element_data_V_2_reg_255_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_fu_267_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add19_fu_273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_285_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln33_fu_299_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln33_reg_861 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_fu_465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_reg_865 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_reg_865_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_reg_865_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_reg_865_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_reg_865_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_reg_865_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_2_reg_865_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_4_fu_491_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln34_fu_499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln34_reg_875 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln37_reg_880 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_stream_element_data_V_reg_884 : STD_LOGIC_VECTOR (15 downto 0);
    signal line_buffer_V_1_addr_reg_889 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_V_2_addr_reg_895 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln78_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_901 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_901_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_901_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_901_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_901_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_901_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_901_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_906 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_906_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_906_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_906_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_906_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_906_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_906_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_reg_911_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_reg_911_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_reg_911_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_reg_911_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_reg_911_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln34_fu_576_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal line_buffer_V_2_load_reg_920 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal select_ln97_1_fu_622_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln97_1_reg_927 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln97_3_fu_666_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln97_3_reg_933 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln97_5_fu_711_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln97_5_reg_939 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_phi_mux_input_stream_element_data_V_2_phi_fu_258_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_input_stream_element_data_V_2_reg_255 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_285_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_285_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln33_1_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_320_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal slt46_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev47_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln34_1_fu_370_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln33_1_fu_384_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln34_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln33_fu_390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt50_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev51_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev45_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_421_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal slt52_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_mid1_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp39_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_3_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev53_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_mid1_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_3_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_fu_394_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln33_2_fu_487_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln37_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln37_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_1_fu_413_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_526_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln84_1_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_2_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_3_fu_479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_fu_608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln886_1_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_2_fu_654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln886_3_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_4_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_4_fu_698_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln886_5_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_6_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_6_fu_724_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_739_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln1494_fu_747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_791_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_1_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_2_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln78_1_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal binary_response_V_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_stream_element_data_V_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_791_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_791_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_797_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_797_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_791_ce : STD_LOGIC;
    signal grp_fu_797_ce : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_72 : BOOLEAN;
    signal ap_enable_state4_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_93 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_96 : BOOLEAN;
    signal ap_enable_operation_74 : BOOLEAN;
    signal ap_enable_operation_95 : BOOLEAN;
    signal ap_enable_operation_97 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_285_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_285_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_791_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_791_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_249 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component NonMaximalSuppresionUnit_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component NonMaximalSuppresionUnit_mul_mul_16ns_16ns_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NonMaximalSuppresionUnit_NonMaximalSuppresion_line_buffer_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component NonMaximalSuppresionUnit_NonMaximalSuppresion_line_buffer_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    line_buffer_V_1_U : component NonMaximalSuppresionUnit_NonMaximalSuppresion_line_buffer_V_1
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_V_1_address0,
        ce0 => line_buffer_V_1_ce0,
        we0 => line_buffer_V_1_we0,
        d0 => line_buffer_V_2_q1,
        address1 => line_buffer_V_1_address1,
        ce1 => line_buffer_V_1_ce1,
        q1 => line_buffer_V_1_q1);

    line_buffer_V_0_U : component NonMaximalSuppresionUnit_NonMaximalSuppresion_line_buffer_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_V_0_address0,
        ce0 => line_buffer_V_0_ce0,
        we0 => line_buffer_V_0_we0,
        d0 => line_buffer_V_1_q1);

    line_buffer_V_2_U : component NonMaximalSuppresionUnit_NonMaximalSuppresion_line_buffer_V_1
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_V_2_address0,
        ce0 => line_buffer_V_2_ce0,
        we0 => line_buffer_V_2_we0,
        d0 => ap_phi_mux_input_stream_element_data_V_2_phi_fu_258_p4,
        address1 => line_buffer_V_2_address1,
        ce1 => line_buffer_V_2_ce1,
        q1 => line_buffer_V_2_q1);

    mul_32ns_32ns_64_2_1_U1 : component NonMaximalSuppresionUnit_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_285_p0,
        din1 => grp_fu_285_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_285_p2);

    mul_mul_16ns_16ns_32_4_1_U2 : component NonMaximalSuppresionUnit_mul_mul_16ns_16ns_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_791_p0,
        din1 => grp_fu_791_p1,
        ce => grp_fu_791_ce,
        dout => grp_fu_791_p2);

    mul_mul_16ns_16ns_32_4_1_U3 : component NonMaximalSuppresionUnit_mul_mul_16ns_16ns_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_797_p0,
        din1 => grp_fu_797_p1,
        ce => grp_fu_797_ce,
        dout => grp_fu_797_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_379_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                h_reg_233 <= select_ln33_4_fu_491_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                h_reg_233 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_379_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_222 <= add_ln33_fu_299_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvar_flatten_reg_222 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    input_stream_element_data_V_2_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_249)) then
                if (((or_ln37_reg_880 = ap_const_lv1_1) and (icmp_ln33_reg_861 = ap_const_lv1_0))) then 
                    input_stream_element_data_V_2_reg_255 <= ap_const_lv16_0;
                elsif (((or_ln37_reg_880 = ap_const_lv1_0) and (icmp_ln33_reg_861 = ap_const_lv1_0))) then 
                    input_stream_element_data_V_2_reg_255 <= input_stream_element_data_V_reg_884;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    input_stream_element_data_V_2_reg_255 <= ap_phi_reg_pp0_iter1_input_stream_element_data_V_2_reg_255;
                end if;
            end if; 
        end if;
    end process;

    w_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_379_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                w_reg_244 <= add_ln34_fu_576_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w_reg_244 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_379_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln84_1_reg_911 <= and_ln84_1_fu_570_p2;
                icmp_ln78_1_reg_906 <= icmp_ln78_1_fu_542_p2;
                icmp_ln78_reg_901 <= icmp_ln78_fu_536_p2;
                line_buffer_V_1_addr_reg_889 <= zext_ln34_fu_499_p1(11 - 1 downto 0);
                line_buffer_V_2_addr_reg_895 <= zext_ln34_fu_499_p1(11 - 1 downto 0);
                or_ln37_reg_880 <= or_ln37_fu_516_p2;
                select_ln33_2_reg_865 <= select_ln33_2_fu_465_p3;
                    zext_ln34_reg_875(11 downto 0) <= zext_ln34_fu_499_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln84_1_reg_911_pp0_iter1_reg <= and_ln84_1_reg_911;
                icmp_ln33_reg_861 <= icmp_ln33_fu_379_p2;
                icmp_ln78_1_reg_906_pp0_iter1_reg <= icmp_ln78_1_reg_906;
                icmp_ln78_reg_901_pp0_iter1_reg <= icmp_ln78_reg_901;
                select_ln33_2_reg_865_pp0_iter1_reg <= select_ln33_2_reg_865;
                select_ln97_1_reg_927 <= select_ln97_1_fu_622_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln84_1_reg_911_pp0_iter2_reg <= and_ln84_1_reg_911_pp0_iter1_reg;
                and_ln84_1_reg_911_pp0_iter3_reg <= and_ln84_1_reg_911_pp0_iter2_reg;
                and_ln84_1_reg_911_pp0_iter4_reg <= and_ln84_1_reg_911_pp0_iter3_reg;
                and_ln84_1_reg_911_pp0_iter5_reg <= and_ln84_1_reg_911_pp0_iter4_reg;
                and_ln84_1_reg_911_pp0_iter6_reg <= and_ln84_1_reg_911_pp0_iter5_reg;
                icmp_ln78_1_reg_906_pp0_iter2_reg <= icmp_ln78_1_reg_906_pp0_iter1_reg;
                icmp_ln78_1_reg_906_pp0_iter3_reg <= icmp_ln78_1_reg_906_pp0_iter2_reg;
                icmp_ln78_1_reg_906_pp0_iter4_reg <= icmp_ln78_1_reg_906_pp0_iter3_reg;
                icmp_ln78_1_reg_906_pp0_iter5_reg <= icmp_ln78_1_reg_906_pp0_iter4_reg;
                icmp_ln78_1_reg_906_pp0_iter6_reg <= icmp_ln78_1_reg_906_pp0_iter5_reg;
                icmp_ln78_reg_901_pp0_iter2_reg <= icmp_ln78_reg_901_pp0_iter1_reg;
                icmp_ln78_reg_901_pp0_iter3_reg <= icmp_ln78_reg_901_pp0_iter2_reg;
                icmp_ln78_reg_901_pp0_iter4_reg <= icmp_ln78_reg_901_pp0_iter3_reg;
                icmp_ln78_reg_901_pp0_iter5_reg <= icmp_ln78_reg_901_pp0_iter4_reg;
                icmp_ln78_reg_901_pp0_iter6_reg <= icmp_ln78_reg_901_pp0_iter5_reg;
                input_stream_element_data_V_2_reg_255_pp0_iter2_reg <= input_stream_element_data_V_2_reg_255;
                input_stream_element_data_V_2_reg_255_pp0_iter3_reg <= input_stream_element_data_V_2_reg_255_pp0_iter2_reg;
                input_stream_element_data_V_2_reg_255_pp0_iter4_reg <= input_stream_element_data_V_2_reg_255_pp0_iter3_reg;
                input_stream_element_data_V_2_reg_255_pp0_iter5_reg <= input_stream_element_data_V_2_reg_255_pp0_iter4_reg;
                input_stream_element_data_V_2_reg_255_pp0_iter6_reg <= input_stream_element_data_V_2_reg_255_pp0_iter5_reg;
                select_ln33_2_reg_865_pp0_iter2_reg <= select_ln33_2_reg_865_pp0_iter1_reg;
                select_ln33_2_reg_865_pp0_iter3_reg <= select_ln33_2_reg_865_pp0_iter2_reg;
                select_ln33_2_reg_865_pp0_iter4_reg <= select_ln33_2_reg_865_pp0_iter3_reg;
                select_ln33_2_reg_865_pp0_iter5_reg <= select_ln33_2_reg_865_pp0_iter4_reg;
                select_ln33_2_reg_865_pp0_iter6_reg <= select_ln33_2_reg_865_pp0_iter5_reg;
                select_ln97_3_reg_933 <= select_ln97_3_fu_666_p3;
                select_ln97_5_reg_939 <= select_ln97_5_fu_711_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln37_fu_516_p2 = ap_const_lv1_0) and (icmp_ln33_fu_379_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                input_stream_element_data_V_reg_884 <= stream_in_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                line_buffer_V_2_load_reg_920 <= line_buffer_V_2_q1;
                sliding_window_V_0_1 <= sliding_window_V_0_2;
                sliding_window_V_0_2 <= line_buffer_V_1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                sliding_window_V_1_1 <= sliding_window_V_1_2;
                sliding_window_V_1_2 <= line_buffer_V_2_load_reg_920;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                sliding_window_V_2_1 <= sliding_window_V_2_2;
                sliding_window_V_2_2 <= input_stream_element_data_V_2_reg_255_pp0_iter2_reg;
            end if;
        end if;
    end process;
    zext_ln34_reg_875(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln33_fu_379_p2, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln33_fu_379_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((icmp_ln33_fu_379_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add19_fu_273_p2 <= std_logic_vector(unsigned(image_w) + unsigned(ap_const_lv32_1));
    add_fu_267_p2 <= std_logic_vector(unsigned(image_h) + unsigned(ap_const_lv32_1));
    add_ln33_1_fu_384_p2 <= std_logic_vector(unsigned(h_reg_233) + unsigned(ap_const_lv31_1));
    add_ln33_fu_299_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_222) + unsigned(ap_const_lv64_1));
    add_ln34_fu_576_p2 <= std_logic_vector(unsigned(select_ln33_fu_394_p3) + unsigned(ap_const_lv12_1));
    and_ln78_1_fu_771_p2 <= (select_ln33_2_reg_865_pp0_iter6_reg and and_ln78_2_fu_767_p2);
    and_ln78_2_fu_767_p2 <= (icmp_ln78_reg_901_pp0_iter6_reg and icmp_ln78_1_reg_906_pp0_iter6_reg);
    and_ln78_3_fu_459_p2 <= (notrhs_mid1_fu_437_p2 and icmp39_fu_431_p2);
    and_ln78_fu_358_p2 <= (notrhs_fu_336_p2 and icmp_fu_330_p2);
    and_ln84_1_fu_570_p2 <= (select_ln33_3_fu_479_p3 and and_ln84_2_fu_564_p2);
    and_ln84_2_fu_564_p2 <= (xor_ln84_fu_558_p2 and icmp_ln84_fu_547_p2);
    and_ln84_3_fu_473_p2 <= (rev53_fu_453_p2 and notlhs1_mid1_fu_442_p2);
    and_ln84_fu_364_p2 <= (rev47_fu_352_p2 and notlhs1_fu_341_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(stream_in_TVALID, stream_out_TREADY, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, and_ln84_1_reg_911_pp0_iter6_reg, ap_predicate_op69_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (stream_in_TVALID = ap_const_logic_0) and (ap_predicate_op69_read_state4 = ap_const_boolean_1)) or ((stream_out_TREADY = ap_const_logic_0) and (ap_const_lv1_1 = and_ln84_1_reg_911_pp0_iter6_reg) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(stream_in_TVALID, stream_out_TREADY, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, and_ln84_1_reg_911_pp0_iter6_reg, ap_predicate_op69_read_state4, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (stream_in_TVALID = ap_const_logic_0) and (ap_predicate_op69_read_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((stream_out_TREADY = ap_const_logic_0) and (ap_const_lv1_1 = and_ln84_1_reg_911_pp0_iter6_reg)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(stream_in_TVALID, stream_out_TREADY, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, and_ln84_1_reg_911_pp0_iter6_reg, ap_predicate_op69_read_state4, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (stream_in_TVALID = ap_const_logic_0) and (ap_predicate_op69_read_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((stream_out_TREADY = ap_const_logic_0) and (ap_const_lv1_1 = and_ln84_1_reg_911_pp0_iter6_reg)))));
    end process;

        ap_block_state10_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_io_assign_proc : process(stream_out_TREADY, and_ln84_1_reg_911_pp0_iter6_reg)
    begin
                ap_block_state11_io <= ((stream_out_TREADY = ap_const_logic_0) and (ap_const_lv1_1 = and_ln84_1_reg_911_pp0_iter6_reg));
    end process;


    ap_block_state11_pp0_stage0_iter7_assign_proc : process(stream_out_TREADY, and_ln84_1_reg_911_pp0_iter6_reg)
    begin
                ap_block_state11_pp0_stage0_iter7 <= ((stream_out_TREADY = ap_const_logic_0) and (ap_const_lv1_1 = and_ln84_1_reg_911_pp0_iter6_reg));
    end process;


    ap_block_state4_pp0_stage0_iter0_assign_proc : process(stream_in_TVALID, ap_predicate_op69_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter0 <= ((stream_in_TVALID = ap_const_logic_0) and (ap_predicate_op69_read_state4 = ap_const_boolean_1));
    end process;

        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_249_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_249 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(icmp_ln33_fu_379_p2)
    begin
        if ((icmp_ln33_fu_379_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_72_assign_proc : process(icmp_ln33_fu_379_p2)
    begin
                ap_enable_operation_72 <= (icmp_ln33_fu_379_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_74_assign_proc : process(icmp_ln33_fu_379_p2)
    begin
                ap_enable_operation_74 <= (icmp_ln33_fu_379_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_93 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_95 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_96 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_97 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state4_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state4_pp0_iter0_stage0 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_input_stream_element_data_V_2_phi_fu_258_p4_assign_proc : process(icmp_ln33_reg_861, or_ln37_reg_880, input_stream_element_data_V_reg_884, ap_phi_reg_pp0_iter1_input_stream_element_data_V_2_reg_255)
    begin
        if ((icmp_ln33_reg_861 = ap_const_lv1_0)) then
            if ((or_ln37_reg_880 = ap_const_lv1_1)) then 
                ap_phi_mux_input_stream_element_data_V_2_phi_fu_258_p4 <= ap_const_lv16_0;
            elsif ((or_ln37_reg_880 = ap_const_lv1_0)) then 
                ap_phi_mux_input_stream_element_data_V_2_phi_fu_258_p4 <= input_stream_element_data_V_reg_884;
            else 
                ap_phi_mux_input_stream_element_data_V_2_phi_fu_258_p4 <= ap_phi_reg_pp0_iter1_input_stream_element_data_V_2_reg_255;
            end if;
        else 
            ap_phi_mux_input_stream_element_data_V_2_phi_fu_258_p4 <= ap_phi_reg_pp0_iter1_input_stream_element_data_V_2_reg_255;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_input_stream_element_data_V_2_reg_255 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op69_read_state4_assign_proc : process(icmp_ln33_fu_379_p2, or_ln37_fu_516_p2)
    begin
                ap_predicate_op69_read_state4 <= ((or_ln37_fu_516_p2 = ap_const_lv1_0) and (icmp_ln33_fu_379_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    binary_response_V_fu_761_p2 <= (icmp_ln1494_fu_751_p2 and icmp_ln1494_1_fu_756_p2);
    grp_fu_285_p0 <= grp_fu_285_p00(32 - 1 downto 0);
    grp_fu_285_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_fu_267_p2),64));
    grp_fu_285_p1 <= grp_fu_285_p10(32 - 1 downto 0);
    grp_fu_285_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add19_fu_273_p2),64));

    grp_fu_791_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_791_ce <= ap_const_logic_1;
        else 
            grp_fu_791_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_791_p0 <= grp_fu_791_p00(16 - 1 downto 0);
    grp_fu_791_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln97_6_fu_724_p3),32));
    grp_fu_791_p1 <= grp_fu_791_p10(16 - 1 downto 0);
    grp_fu_791_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(alpha),32));

    grp_fu_797_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_797_ce <= ap_const_logic_1;
        else 
            grp_fu_797_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_797_p0 <= grp_fu_797_p00(16 - 1 downto 0);
    grp_fu_797_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_stream_element_data_V_2_reg_255_pp0_iter3_reg),32));
    grp_fu_797_p1 <= grp_fu_797_p10(16 - 1 downto 0);
    grp_fu_797_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(beta),32));
    icmp39_fu_431_p2 <= "0" when (tmp_1_fu_421_p4 = ap_const_lv30_0) else "1";
    icmp_fu_330_p2 <= "0" when (tmp_fu_320_p4 = ap_const_lv30_0) else "1";
    icmp_ln1494_1_fu_756_p2 <= "1" when (unsigned(zext_ln1494_fu_747_p1) > unsigned(grp_fu_797_p2)) else "0";
    icmp_ln1494_fu_751_p2 <= "1" when (unsigned(zext_ln1494_fu_747_p1) > unsigned(grp_fu_791_p2)) else "0";
    icmp_ln33_fu_379_p2 <= "1" when (indvar_flatten_reg_222 = grp_fu_285_p2) else "0";
    icmp_ln34_fu_374_p2 <= "1" when (zext_ln34_1_fu_370_p1 = add19_fu_273_p2) else "0";
    icmp_ln37_fu_505_p2 <= "1" when (signed(zext_ln33_2_fu_487_p1) < signed(image_w)) else "0";
    icmp_ln78_1_fu_542_p2 <= "1" when (signed(zext_ln33_2_fu_487_p1) < signed(image_w)) else "0";
    icmp_ln78_fu_536_p2 <= "0" when (tmp_2_fu_526_p4 = ap_const_lv11_0) else "1";
    icmp_ln84_1_fu_553_p2 <= "1" when (signed(image_w) < signed(zext_ln33_2_fu_487_p1)) else "0";
    icmp_ln84_fu_547_p2 <= "0" when (select_ln33_fu_394_p3 = ap_const_lv12_0) else "1";
    icmp_ln886_1_fu_616_p2 <= "1" when (unsigned(line_buffer_V_1_q1) > unsigned(select_ln97_fu_608_p3)) else "0";
    icmp_ln886_2_fu_649_p2 <= "1" when (unsigned(sliding_window_V_1_1) > unsigned(select_ln97_1_reg_927)) else "0";
    icmp_ln886_3_fu_661_p2 <= "1" when (unsigned(line_buffer_V_2_load_reg_920) > unsigned(select_ln97_2_fu_654_p3)) else "0";
    icmp_ln886_4_fu_693_p2 <= "1" when (unsigned(sliding_window_V_2_1) > unsigned(select_ln97_3_reg_933)) else "0";
    icmp_ln886_5_fu_705_p2 <= "1" when (unsigned(sliding_window_V_2_2) > unsigned(select_ln97_4_fu_698_p3)) else "0";
    icmp_ln886_6_fu_719_p2 <= "1" when (unsigned(input_stream_element_data_V_2_reg_255_pp0_iter3_reg) > unsigned(select_ln97_5_reg_939)) else "0";
    icmp_ln886_fu_602_p2 <= "1" when (unsigned(sliding_window_V_0_2) > unsigned(sliding_window_V_0_1)) else "0";
    line_buffer_V_0_address0 <= zext_ln34_reg_875(11 - 1 downto 0);

    line_buffer_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_0_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_0_we0 <= ap_const_logic_1;
        else 
            line_buffer_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_1_address0 <= line_buffer_V_1_addr_reg_889;
    line_buffer_V_1_address1 <= zext_ln34_fu_499_p1(11 - 1 downto 0);

    line_buffer_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_1_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_1_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_1_we0 <= ap_const_logic_1;
        else 
            line_buffer_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_2_address0 <= line_buffer_V_2_addr_reg_895;
    line_buffer_V_2_address1 <= zext_ln34_fu_499_p1(11 - 1 downto 0);

    line_buffer_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_2_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_2_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_2_we0 <= ap_const_logic_1;
        else 
            line_buffer_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    notlhs1_fu_341_p2 <= "0" when (h_reg_233 = ap_const_lv31_0) else "1";
    notlhs1_mid1_fu_442_p2 <= "0" when (add_ln33_1_fu_384_p2 = ap_const_lv31_0) else "1";
    notrhs_fu_336_p2 <= "1" when (signed(zext_ln33_1_fu_305_p1) < signed(image_h)) else "0";
    notrhs_mid1_fu_437_p2 <= "1" when (signed(zext_ln33_fu_390_p1) < signed(image_h)) else "0";
    or_ln37_fu_516_p2 <= (xor_ln37_fu_510_p2 or select_ln33_1_fu_413_p3);
    output_stream_element_data_V_fu_776_p2 <= (binary_response_V_fu_761_p2 and and_ln78_1_fu_771_p2);
    rev45_fu_314_p2 <= (slt_fu_309_p2 xor ap_const_lv1_1);
    rev47_fu_352_p2 <= (slt46_fu_347_p2 xor ap_const_lv1_1);
    rev51_fu_407_p2 <= (slt50_fu_402_p2 xor ap_const_lv1_1);
    rev53_fu_453_p2 <= (slt52_fu_448_p2 xor ap_const_lv1_1);
    select_ln33_1_fu_413_p3 <= 
        rev51_fu_407_p2 when (icmp_ln34_fu_374_p2(0) = '1') else 
        rev45_fu_314_p2;
    select_ln33_2_fu_465_p3 <= 
        and_ln78_3_fu_459_p2 when (icmp_ln34_fu_374_p2(0) = '1') else 
        and_ln78_fu_358_p2;
    select_ln33_3_fu_479_p3 <= 
        and_ln84_3_fu_473_p2 when (icmp_ln34_fu_374_p2(0) = '1') else 
        and_ln84_fu_364_p2;
    select_ln33_4_fu_491_p3 <= 
        add_ln33_1_fu_384_p2 when (icmp_ln34_fu_374_p2(0) = '1') else 
        h_reg_233;
    select_ln33_fu_394_p3 <= 
        ap_const_lv12_0 when (icmp_ln34_fu_374_p2(0) = '1') else 
        w_reg_244;
    select_ln97_1_fu_622_p3 <= 
        line_buffer_V_1_q1 when (icmp_ln886_1_fu_616_p2(0) = '1') else 
        select_ln97_fu_608_p3;
    select_ln97_2_fu_654_p3 <= 
        sliding_window_V_1_1 when (icmp_ln886_2_fu_649_p2(0) = '1') else 
        select_ln97_1_reg_927;
    select_ln97_3_fu_666_p3 <= 
        line_buffer_V_2_load_reg_920 when (icmp_ln886_3_fu_661_p2(0) = '1') else 
        select_ln97_2_fu_654_p3;
    select_ln97_4_fu_698_p3 <= 
        sliding_window_V_2_1 when (icmp_ln886_4_fu_693_p2(0) = '1') else 
        select_ln97_3_reg_933;
    select_ln97_5_fu_711_p3 <= 
        sliding_window_V_2_2 when (icmp_ln886_5_fu_705_p2(0) = '1') else 
        select_ln97_4_fu_698_p3;
    select_ln97_6_fu_724_p3 <= 
        input_stream_element_data_V_2_reg_255_pp0_iter3_reg when (icmp_ln886_6_fu_719_p2(0) = '1') else 
        select_ln97_5_reg_939;
    select_ln97_fu_608_p3 <= 
        sliding_window_V_0_2 when (icmp_ln886_fu_602_p2(0) = '1') else 
        sliding_window_V_0_1;
    shl_ln_fu_739_p3 <= (input_stream_element_data_V_2_reg_255_pp0_iter6_reg & ap_const_lv15_0);
    slt46_fu_347_p2 <= "1" when (signed(image_h) < signed(zext_ln33_1_fu_305_p1)) else "0";
    slt50_fu_402_p2 <= "1" when (signed(zext_ln33_fu_390_p1) < signed(image_h)) else "0";
    slt52_fu_448_p2 <= "1" when (signed(image_h) < signed(zext_ln33_fu_390_p1)) else "0";
    slt_fu_309_p2 <= "1" when (signed(zext_ln33_1_fu_305_p1) < signed(image_h)) else "0";

    stream_in_TDATA_blk_n_assign_proc : process(stream_in_TVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln33_fu_379_p2, or_ln37_fu_516_p2)
    begin
        if (((or_ln37_fu_516_p2 = ap_const_lv1_0) and (icmp_ln33_fu_379_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_in_TDATA_blk_n <= stream_in_TVALID;
        else 
            stream_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op69_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op69_read_state4 = ap_const_boolean_1))) then 
            stream_in_TREADY <= ap_const_logic_1;
        else 
            stream_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_TDATA <= 
        ap_const_lv8_FF when (output_stream_element_data_V_fu_776_p2(0) = '1') else 
        ap_const_lv8_0;

    stream_out_TDATA_blk_n_assign_proc : process(stream_out_TREADY, ap_block_pp0_stage0, ap_enable_reg_pp0_iter7, and_ln84_1_reg_911_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln84_1_reg_911_pp0_iter6_reg) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            stream_out_TDATA_blk_n <= stream_out_TREADY;
        else 
            stream_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_TKEEP <= ap_const_lv1_0;
    stream_out_TLAST <= ap_const_lv1_0;
    stream_out_TSTRB <= ap_const_lv1_0;
    stream_out_TUSER <= ap_const_lv1_0;

    stream_out_TVALID_assign_proc : process(ap_enable_reg_pp0_iter7, and_ln84_1_reg_911_pp0_iter6_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln84_1_reg_911_pp0_iter6_reg) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            stream_out_TVALID <= ap_const_logic_1;
        else 
            stream_out_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_421_p4 <= add_ln33_1_fu_384_p2(30 downto 1);
    tmp_2_fu_526_p4 <= select_ln33_fu_394_p3(11 downto 1);
    tmp_fu_320_p4 <= h_reg_233(30 downto 1);
    xor_ln37_fu_510_p2 <= (icmp_ln37_fu_505_p2 xor ap_const_lv1_1);
    xor_ln84_fu_558_p2 <= (icmp_ln84_1_fu_553_p2 xor ap_const_lv1_1);
    zext_ln1494_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_739_p3),32));
    zext_ln33_1_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_233),32));
    zext_ln33_2_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln33_fu_394_p3),32));
    zext_ln33_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln33_1_fu_384_p2),32));
    zext_ln34_1_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_244),32));
    zext_ln34_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln33_fu_394_p3),64));
end behav;
