# generator_verilog_testbench
HI i am a guy,I would like you to use my code.  to help improve it, modify it and enjoy it. I published this code as a prototype, I would be happy if others also took a look at it and why not, even a personal modification on the other hand is free for everyone. one last thing I put three versions of the code and it needs to be translate in english 
