{
  "module_name": "meson8b.c",
  "hash_id": "1e5abb48cbf77b97bb52c81b6795a2f211097322998a2884d204d168f82927e5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/meson8b.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/init.h>\n#include <linux/mfd/syscon.h>\n#include <linux/of_address.h>\n#include <linux/reset-controller.h>\n#include <linux/slab.h>\n#include <linux/regmap.h>\n\n#include \"meson8b.h\"\n#include \"clk-regmap.h\"\n#include \"meson-clkc-utils.h\"\n#include \"clk-pll.h\"\n#include \"clk-mpll.h\"\n\n#include <dt-bindings/clock/meson8b-clkc.h>\n#include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h>\n\nstatic DEFINE_SPINLOCK(meson_clk_lock);\n\nstruct meson8b_clk_reset {\n\tstruct reset_controller_dev reset;\n\tstruct regmap *regmap;\n};\n\nstatic const struct pll_params_table sys_pll_params_table[] = {\n\tPLL_PARAMS(50, 1),\n\tPLL_PARAMS(51, 1),\n\tPLL_PARAMS(52, 1),\n\tPLL_PARAMS(53, 1),\n\tPLL_PARAMS(54, 1),\n\tPLL_PARAMS(55, 1),\n\tPLL_PARAMS(56, 1),\n\tPLL_PARAMS(57, 1),\n\tPLL_PARAMS(58, 1),\n\tPLL_PARAMS(59, 1),\n\tPLL_PARAMS(60, 1),\n\tPLL_PARAMS(61, 1),\n\tPLL_PARAMS(62, 1),\n\tPLL_PARAMS(63, 1),\n\tPLL_PARAMS(64, 1),\n\tPLL_PARAMS(65, 1),\n\tPLL_PARAMS(66, 1),\n\tPLL_PARAMS(67, 1),\n\tPLL_PARAMS(68, 1),\n\tPLL_PARAMS(84, 1),\n\t{   },\n};\n\nstatic struct clk_regmap meson8b_fixed_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_MPLL_CNTL2,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 12,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t\t.name = \"xtal\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_fixed_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fixed_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_fixed_factor hdmi_pll_dco_in = {\n\t.mult = 2,\n\t.div = 1,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_dco_in\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic const struct reg_sequence meson8b_hdmi_pll_init_regs[] = {\n\t{ .reg = HHI_VID_PLL_CNTL2,\t.def = 0x69c84000 },\n\t{ .reg = HHI_VID_PLL_CNTL3,\t.def = 0x8a46c023 },\n\t{ .reg = HHI_VID_PLL_CNTL4,\t.def = 0x4123b100 },\n\t{ .reg = HHI_VID_PLL_CNTL5,\t.def = 0x00012385 },\n\t{ .reg = HHI_VID2_PLL_CNTL2,\t.def = 0x0430a800 },\n};\n\nstatic const struct pll_params_table hdmi_pll_params_table[] = {\n\tPLL_PARAMS(40, 1),\n\tPLL_PARAMS(42, 1),\n\tPLL_PARAMS(44, 1),\n\tPLL_PARAMS(45, 1),\n\tPLL_PARAMS(49, 1),\n\tPLL_PARAMS(52, 1),\n\tPLL_PARAMS(54, 1),\n\tPLL_PARAMS(56, 1),\n\tPLL_PARAMS(59, 1),\n\tPLL_PARAMS(60, 1),\n\tPLL_PARAMS(61, 1),\n\tPLL_PARAMS(62, 1),\n\tPLL_PARAMS(64, 1),\n\tPLL_PARAMS(66, 1),\n\tPLL_PARAMS(68, 1),\n\tPLL_PARAMS(71, 1),\n\tPLL_PARAMS(82, 1),\n\t{   }\n};\n\nstatic struct clk_regmap meson8b_hdmi_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_VID_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_VID_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_VID_PLL_CNTL,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_VID_PLL_CNTL2,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 12,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_VID_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_VID_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = hdmi_pll_params_table,\n\t\t.init_regs = meson8b_hdmi_pll_init_regs,\n\t\t.init_count = ARRAY_SIZE(meson8b_hdmi_pll_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t \n\t\t.name = \"hdmi_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&hdmi_pll_dco_in.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_hdmi_pll_lvds_out = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VID_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_lvds_out\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_hdmi_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_hdmi_pll_hdmi_out = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VID_PLL_CNTL,\n\t\t.shift = 18,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_hdmi_out\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_hdmi_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_sys_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = sys_pll_params_table,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t\t.name = \"xtal\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_sys_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_sys_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_fclk_div2_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_fclk_div2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 27,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fclk_div2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_fclk_div3_div = {\n\t.mult = 1,\n\t.div = 3,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_fclk_div3 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 28,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fclk_div3_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_fclk_div4_div = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_fclk_div4 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 29,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fclk_div4_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_fclk_div5_div = {\n\t.mult = 1,\n\t.div = 5,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_fclk_div5 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 30,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fclk_div5_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_fclk_div7_div = {\n\t.mult = 1,\n\t.div = 7,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_fclk_div7 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fclk_div7_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpll_prediv = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPLL_CNTL5,\n\t\t.shift = 12,\n\t\t.width = 1,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll_prediv\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpll0_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 15,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.ssen = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 25,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpll0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL7,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpll0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpll1_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 15,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpll1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL8,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpll1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpll2_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 15,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpll2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL9,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpll2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_clk81[]\t= { 6, 5, 7 };\nstatic struct clk_regmap meson8b_mpeg_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 12,\n\t\t.table = mux_table_clk81,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_fclk_div3.hw,\n\t\t\t&meson8b_fclk_div4.hw,\n\t\t\t&meson8b_fclk_div5.hw,\n\t\t},\n\t\t.num_parents = 3,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mpeg_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpeg_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8b_clk81 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"clk81\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mpeg_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cpu_in_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x1,\n\t\t.shift = 0,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_in_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = (const struct clk_parent_data[]) {\n\t\t\t{ .fw_name = \"xtal\", .name = \"xtal\", .index = -1, },\n\t\t\t{ .hw = &meson8b_sys_pll.hw, },\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = (CLK_SET_RATE_PARENT |\n\t\t\t  CLK_SET_RATE_NO_REPARENT),\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_in_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_in_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_in_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_in_div3 = {\n\t.mult = 1,\n\t.div = 3,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_in_div3\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_in_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_div_table cpu_scale_table[] = {\n\t{ .val = 1, .div = 4 },\n\t{ .val = 2, .div = 6 },\n\t{ .val = 3, .div = 8 },\n\t{ .val = 4, .div = 10 },\n\t{ .val = 5, .div = 12 },\n\t{ .val = 6, .div = 14 },\n\t{ .val = 7, .div = 16 },\n\t{ .val = 8, .div = 18 },\n\t{   },\n};\n\nstatic struct clk_regmap meson8b_cpu_scale_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset =  HHI_SYS_CPU_CLK_CNTL1,\n\t\t.shift = 20,\n\t\t.width = 10,\n\t\t.table = cpu_scale_table,\n\t\t.flags = CLK_DIVIDER_ALLOW_ZERO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_scale_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_in_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_cpu_scale_out_sel[] = { 0, 1, 3 };\nstatic struct clk_regmap meson8b_cpu_scale_out_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x3,\n\t\t.shift = 2,\n\t\t.table = mux_table_cpu_scale_out_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_scale_out_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_in_sel.hw,\n\t\t\t&meson8b_cpu_in_div2.hw,\n\t\t\t&meson8b_cpu_scale_div.hw,\n\t\t},\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cpu_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x1,\n\t\t.shift = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = (const struct clk_parent_data[]) {\n\t\t\t{ .fw_name = \"xtal\", .name = \"xtal\", .index = -1, },\n\t\t\t{ .hw = &meson8b_cpu_scale_out_sel.hw, },\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = (CLK_SET_RATE_PARENT |\n\t\t\t  CLK_SET_RATE_NO_REPARENT |\n\t\t\t  CLK_IS_CRITICAL),\n\t},\n};\n\nstatic struct clk_regmap meson8b_nand_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nand_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_data = (const struct clk_parent_data[]) {\n\t\t\t{ .hw = &meson8b_fclk_div4.hw, },\n\t\t\t{ .hw = &meson8b_fclk_div3.hw, },\n\t\t\t{ .hw = &meson8b_fclk_div5.hw, },\n\t\t\t{ .hw = &meson8b_fclk_div7.hw, },\n\t\t\t{ .fw_name = \"xtal\", .name = \"xtal\", .index = -1, },\n\t\t},\n\t\t.num_parents = 5,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_nand_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset =  HHI_NAND_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nand_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_nand_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_nand_clk_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nand_clk_gate\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_nand_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_clk_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_clk_div3 = {\n\t.mult = 1,\n\t.div = 3,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div3\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_clk_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_clk_div5 = {\n\t.mult = 1,\n\t.div = 5,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div5\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_clk_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_clk_div7 = {\n\t.mult = 1,\n\t.div = 7,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div7\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_cpu_clk_div8 = {\n\t.mult = 1,\n\t.div = 8,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div8\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic u32 mux_table_apb[] = { 1, 2, 3, 4, 5, 6, 7 };\nstatic struct clk_regmap meson8b_apb_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.mask = 0x7,\n\t\t.shift = 3,\n\t\t.table = mux_table_apb,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"apb_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk_div2.hw,\n\t\t\t&meson8b_cpu_clk_div3.hw,\n\t\t\t&meson8b_cpu_clk_div4.hw,\n\t\t\t&meson8b_cpu_clk_div5.hw,\n\t\t\t&meson8b_cpu_clk_div6.hw,\n\t\t\t&meson8b_cpu_clk_div7.hw,\n\t\t\t&meson8b_cpu_clk_div8.hw,\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap meson8b_apb_clk_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 16,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"apb_clk_dis\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_apb_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_periph_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.mask = 0x7,\n\t\t.shift = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"periph_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk_div2.hw,\n\t\t\t&meson8b_cpu_clk_div3.hw,\n\t\t\t&meson8b_cpu_clk_div4.hw,\n\t\t\t&meson8b_cpu_clk_div5.hw,\n\t\t\t&meson8b_cpu_clk_div6.hw,\n\t\t\t&meson8b_cpu_clk_div7.hw,\n\t\t\t&meson8b_cpu_clk_div8.hw,\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap meson8b_periph_clk_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 17,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"periph_clk_dis\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_periph_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_axi[] = { 1, 2, 3, 4, 5, 6, 7 };\nstatic struct clk_regmap meson8b_axi_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t\t.table = mux_table_axi,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"axi_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk_div2.hw,\n\t\t\t&meson8b_cpu_clk_div3.hw,\n\t\t\t&meson8b_cpu_clk_div4.hw,\n\t\t\t&meson8b_cpu_clk_div5.hw,\n\t\t\t&meson8b_cpu_clk_div6.hw,\n\t\t\t&meson8b_cpu_clk_div7.hw,\n\t\t\t&meson8b_cpu_clk_div8.hw,\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap meson8b_axi_clk_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 18,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"axi_clk_dis\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_axi_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_l2_dram_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.mask = 0x7,\n\t\t.shift = 12,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"l2_dram_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cpu_clk_div2.hw,\n\t\t\t&meson8b_cpu_clk_div3.hw,\n\t\t\t&meson8b_cpu_clk_div4.hw,\n\t\t\t&meson8b_cpu_clk_div5.hw,\n\t\t\t&meson8b_cpu_clk_div6.hw,\n\t\t\t&meson8b_cpu_clk_div7.hw,\n\t\t\t&meson8b_cpu_clk_div8.hw,\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap meson8b_l2_dram_clk_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 19,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"l2_dram_clk_dis\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_l2_dram_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap meson8b_vid_pll_lvds_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_DIVIDER_CNTL,\n\t\t.bit_idx = 11,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_lvds_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_hdmi_pll_lvds_out.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vid_pll_in_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_DIVIDER_CNTL,\n\t\t.mask = 0x1,\n\t\t.shift = 15,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_in_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vid_pll_lvds_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vid_pll_in_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_DIVIDER_CNTL,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_in_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vid_pll_in_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vid_pll_pre_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset =  HHI_VID_DIVIDER_CNTL,\n\t\t.shift = 4,\n\t\t.width = 3,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_pre_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vid_pll_in_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vid_pll_post_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset =  HHI_VID_DIVIDER_CNTL,\n\t\t.shift = 12,\n\t\t.width = 3,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_post_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vid_pll_pre_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vid_pll = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_DIVIDER_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vid_pll_pre_div.hw,\n\t\t\t&meson8b_vid_pll_post_div.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vid_pll_final_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset =  HHI_VID_CLK_DIV,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_final_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vid_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *meson8b_vclk_mux_parent_hws[] = {\n\t&meson8b_vid_pll_final_div.hw,\n\t&meson8b_fclk_div4.hw,\n\t&meson8b_fclk_div3.hw,\n\t&meson8b_fclk_div5.hw,\n\t&meson8b_vid_pll_final_div.hw,\n\t&meson8b_fclk_div7.hw,\n\t&meson8b_mpll1.hw,\n};\n\nstatic struct clk_regmap meson8b_vclk_in_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_in_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vclk_in_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_in_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_in_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vclk_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_in_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vclk_div1_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div1_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk_div2_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk_div2_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_div2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk_div4_div = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk_div4_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_div4_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk_div6_div = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk_div6_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_div6_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk_div12_div = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk_div12_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk_div12_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vclk2_in_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_in_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vclk2_clk_in_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_in_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_in_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vclk2_clk_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_clk_in_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vclk2_div1_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div1_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_clk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk2_div2_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_clk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk2_div2_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_div2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk2_div4_div = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_clk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk2_div4_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_div4_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk2_div6_div = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_clk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk2_div6_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_div6_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor meson8b_vclk2_div12_div = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_clk_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_regmap meson8b_vclk2_div12_div_gate = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vclk2_div12_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *meson8b_vclk_enc_mux_parent_hws[] = {\n\t&meson8b_vclk_div1_gate.hw,\n\t&meson8b_vclk_div2_div_gate.hw,\n\t&meson8b_vclk_div4_div_gate.hw,\n\t&meson8b_vclk_div6_div_gate.hw,\n\t&meson8b_vclk_div12_div_gate.hw,\n};\n\nstatic struct clk_regmap meson8b_cts_enct_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 20,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_enct_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk_enc_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk_enc_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_enct = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_enct\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_enct_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_encp_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_encp_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk_enc_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk_enc_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_encp = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_encp\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_encp_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_enci_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 28,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_enci_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk_enc_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk_enc_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_enci = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_enci\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_enci_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_hdmi_tx_pixel_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.mask = 0xf,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_tx_pixel_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk_enc_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk_enc_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_hdmi_tx_pixel = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 5,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_tx_pixel\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_hdmi_tx_pixel_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *meson8b_vclk2_enc_mux_parent_hws[] = {\n\t&meson8b_vclk2_div1_gate.hw,\n\t&meson8b_vclk2_div2_div_gate.hw,\n\t&meson8b_vclk2_div4_div_gate.hw,\n\t&meson8b_vclk2_div6_div_gate.hw,\n\t&meson8b_vclk2_div12_div_gate.hw,\n};\n\nstatic struct clk_regmap meson8b_cts_encl_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 12,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_encl_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk2_enc_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk2_enc_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_encl = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_encl\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_encl_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_vdac0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 28,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_vdac0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vclk2_enc_mux_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vclk2_enc_mux_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_vdac0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_vdac0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_vdac0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_hdmi_sys_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_sys_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t\t.name = \"xtal\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_hdmi_sys_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_sys_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_hdmi_sys_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_hdmi_sys = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"hdmi_sys\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_hdmi_sys_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic const struct clk_parent_data meson8b_mali_0_1_parent_data[] = {\n\t{ .fw_name = \"xtal\", .name = \"xtal\", .index = -1, },\n\t{ .hw = &meson8b_mpll2.hw, },\n\t{ .hw = &meson8b_mpll1.hw, },\n\t{ .hw = &meson8b_fclk_div7.hw, },\n\t{ .hw = &meson8b_fclk_div4.hw, },\n\t{ .hw = &meson8b_fclk_div3.hw, },\n\t{ .hw = &meson8b_fclk_div5.hw, },\n};\n\nstatic u32 meson8b_mali_0_1_mux_table[] = { 0, 2, 3, 4, 5, 6, 7 };\n\nstatic struct clk_regmap meson8b_mali_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t\t.table = meson8b_mali_0_1_mux_table,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = meson8b_mali_0_1_parent_data,\n\t\t.num_parents = ARRAY_SIZE(meson8b_mali_0_1_parent_data),\n\t\t \n\t\t.flags = 0,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mali_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mali_0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mali_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mali_0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mali_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t\t.table = meson8b_mali_0_1_mux_table,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = meson8b_mali_0_1_parent_data,\n\t\t.num_parents = ARRAY_SIZE(meson8b_mali_0_1_parent_data),\n\t\t \n\t\t.flags = 0,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mali_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mali_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mali_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mali_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_mali = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_mali_0.hw,\n\t\t\t&meson8b_mali_1.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct reg_sequence meson8m2_gp_pll_init_regs[] = {\n\t{ .reg = HHI_GP_PLL_CNTL2,\t.def = 0x59c88000 },\n\t{ .reg = HHI_GP_PLL_CNTL3,\t.def = 0xca463823 },\n\t{ .reg = HHI_GP_PLL_CNTL4,\t.def = 0x0286a027 },\n\t{ .reg = HHI_GP_PLL_CNTL5,\t.def = 0x00003000 },\n};\n\nstatic const struct pll_params_table meson8m2_gp_pll_params_table[] = {\n\tPLL_PARAMS(182, 3),\n\t{   },\n};\n\nstatic struct clk_regmap meson8m2_gp_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_GP_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_GP_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_GP_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_GP_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_GP_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = meson8m2_gp_pll_params_table,\n\t\t.init_regs = meson8m2_gp_pll_init_regs,\n\t\t.init_count = ARRAY_SIZE(meson8m2_gp_pll_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t\t.name = \"xtal\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap meson8m2_gp_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_GP_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8m2_gp_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *meson8b_vpu_0_1_parent_hws[] = {\n\t&meson8b_fclk_div4.hw,\n\t&meson8b_fclk_div3.hw,\n\t&meson8b_fclk_div5.hw,\n\t&meson8b_fclk_div7.hw,\n};\n\nstatic const struct clk_hw *mmeson8m2_vpu_0_1_parent_hws[] = {\n\t&meson8b_fclk_div4.hw,\n\t&meson8b_fclk_div3.hw,\n\t&meson8b_fclk_div5.hw,\n\t&meson8m2_gp_pll.hw,\n};\n\nstatic struct clk_regmap meson8b_vpu_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vpu_0_1_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vpu_0_1_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8m2_vpu_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = mmeson8m2_vpu_0_1_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(mmeson8m2_vpu_0_1_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vpu_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t \n\t\t\t.name = \"vpu_0_sel\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vpu_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vpu_0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vpu_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vpu_0_1_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vpu_0_1_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8m2_vpu_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = mmeson8m2_vpu_0_1_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(mmeson8m2_vpu_0_1_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vpu_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t \n\t\t\t.name = \"vpu_1_sel\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vpu_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vpu_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap meson8b_vpu = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vpu_0.hw,\n\t\t\t&meson8b_vpu_1.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *meson8b_vdec_parent_hws[] = {\n\t&meson8b_fclk_div4.hw,\n\t&meson8b_fclk_div3.hw,\n\t&meson8b_fclk_div5.hw,\n\t&meson8b_fclk_div7.hw,\n\t&meson8b_mpll2.hw,\n\t&meson8b_mpll1.hw,\n};\n\nstatic struct clk_regmap meson8b_vdec_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_1_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_1_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_1_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_1_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_1_2_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC3_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1_2_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_1_2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC3_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_1_2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_1_2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_1 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC3_CLK_CNTL,\n\t\t.mask = 0x1,\n\t\t.shift = 15,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_1_1.hw,\n\t\t\t&meson8b_vdec_1_2.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_hcodec_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hcodec_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_hcodec_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hcodec_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_hcodec_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_hcodec = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_hcodec\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_hcodec_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_2_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_2_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_2_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_2_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_2_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_hevc_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevc_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_hevc_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevc_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_hevc_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_hevc_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_hevc_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_hevc_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_vdec_hevc = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.mask = 0x1,\n\t\t.shift = 31,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevc\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_vdec_hevc_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic const struct clk_hw *meson8b_cts_amclk_parent_hws[] = {\n\t&meson8b_mpll0.hw,\n\t&meson8b_mpll1.hw,\n\t&meson8b_mpll2.hw\n};\n\nstatic u32 meson8b_cts_amclk_mux_table[] = { 1, 2, 3 };\n\nstatic struct clk_regmap meson8b_cts_amclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_AUD_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.table = meson8b_cts_amclk_mux_table,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_amclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_cts_amclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_cts_amclk_parent_hws),\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_amclk_div = {\n\t.data = &(struct clk_regmap_div_data) {\n\t\t.offset = HHI_AUD_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_amclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_amclk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_amclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_AUD_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_amclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_amclk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic const struct clk_hw *meson8b_cts_mclk_i958_parent_hws[] = {\n\t&meson8b_mpll0.hw,\n\t&meson8b_mpll1.hw,\n\t&meson8b_mpll2.hw\n};\n\nstatic u32 meson8b_cts_mclk_i958_mux_table[] = { 1, 2, 3 };\n\nstatic struct clk_regmap meson8b_cts_mclk_i958_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t\t.table = meson8b_cts_mclk_i958_mux_table,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_mclk_i958_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = meson8b_cts_mclk_i958_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(meson8b_cts_mclk_i958_parent_hws),\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_mclk_i958_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.shift = 16,\n\t\t.width = 8,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_mclk_i958_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_mclk_i958_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_mclk_i958 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_mclk_i958\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_mclk_i958_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap meson8b_cts_i958 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.mask = 0x1,\n\t\t.shift = 27,\n\t\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_i958\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&meson8b_cts_amclk.hw,\n\t\t\t&meson8b_cts_mclk_i958.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t \n\t\t.flags = CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\n#define MESON_GATE(_name, _reg, _bit) \\\n\tMESON_PCLK(_name, _reg, _bit, &meson8b_clk81.hw)\n\n \n\nstatic MESON_GATE(meson8b_ddr, HHI_GCLK_MPEG0, 0);\nstatic MESON_GATE(meson8b_dos, HHI_GCLK_MPEG0, 1);\nstatic MESON_GATE(meson8b_isa, HHI_GCLK_MPEG0, 5);\nstatic MESON_GATE(meson8b_pl301, HHI_GCLK_MPEG0, 6);\nstatic MESON_GATE(meson8b_periphs, HHI_GCLK_MPEG0, 7);\nstatic MESON_GATE(meson8b_spicc, HHI_GCLK_MPEG0, 8);\nstatic MESON_GATE(meson8b_i2c, HHI_GCLK_MPEG0, 9);\nstatic MESON_GATE(meson8b_sar_adc, HHI_GCLK_MPEG0, 10);\nstatic MESON_GATE(meson8b_smart_card, HHI_GCLK_MPEG0, 11);\nstatic MESON_GATE(meson8b_rng0, HHI_GCLK_MPEG0, 12);\nstatic MESON_GATE(meson8b_uart0, HHI_GCLK_MPEG0, 13);\nstatic MESON_GATE(meson8b_sdhc, HHI_GCLK_MPEG0, 14);\nstatic MESON_GATE(meson8b_stream, HHI_GCLK_MPEG0, 15);\nstatic MESON_GATE(meson8b_async_fifo, HHI_GCLK_MPEG0, 16);\nstatic MESON_GATE(meson8b_sdio, HHI_GCLK_MPEG0, 17);\nstatic MESON_GATE(meson8b_abuf, HHI_GCLK_MPEG0, 18);\nstatic MESON_GATE(meson8b_hiu_iface, HHI_GCLK_MPEG0, 19);\nstatic MESON_GATE(meson8b_assist_misc, HHI_GCLK_MPEG0, 23);\nstatic MESON_GATE(meson8b_spi, HHI_GCLK_MPEG0, 30);\n\nstatic MESON_GATE(meson8b_i2s_spdif, HHI_GCLK_MPEG1, 2);\nstatic MESON_GATE(meson8b_eth, HHI_GCLK_MPEG1, 3);\nstatic MESON_GATE(meson8b_demux, HHI_GCLK_MPEG1, 4);\nstatic MESON_GATE(meson8b_blkmv, HHI_GCLK_MPEG1, 14);\nstatic MESON_GATE(meson8b_aiu, HHI_GCLK_MPEG1, 15);\nstatic MESON_GATE(meson8b_uart1, HHI_GCLK_MPEG1, 16);\nstatic MESON_GATE(meson8b_g2d, HHI_GCLK_MPEG1, 20);\nstatic MESON_GATE(meson8b_usb0, HHI_GCLK_MPEG1, 21);\nstatic MESON_GATE(meson8b_usb1, HHI_GCLK_MPEG1, 22);\nstatic MESON_GATE(meson8b_reset, HHI_GCLK_MPEG1, 23);\nstatic MESON_GATE(meson8b_nand, HHI_GCLK_MPEG1, 24);\nstatic MESON_GATE(meson8b_dos_parser, HHI_GCLK_MPEG1, 25);\nstatic MESON_GATE(meson8b_usb, HHI_GCLK_MPEG1, 26);\nstatic MESON_GATE(meson8b_vdin1, HHI_GCLK_MPEG1, 28);\nstatic MESON_GATE(meson8b_ahb_arb0, HHI_GCLK_MPEG1, 29);\nstatic MESON_GATE(meson8b_efuse, HHI_GCLK_MPEG1, 30);\nstatic MESON_GATE(meson8b_boot_rom, HHI_GCLK_MPEG1, 31);\n\nstatic MESON_GATE(meson8b_ahb_data_bus, HHI_GCLK_MPEG2, 1);\nstatic MESON_GATE(meson8b_ahb_ctrl_bus, HHI_GCLK_MPEG2, 2);\nstatic MESON_GATE(meson8b_hdmi_intr_sync, HHI_GCLK_MPEG2, 3);\nstatic MESON_GATE(meson8b_hdmi_pclk, HHI_GCLK_MPEG2, 4);\nstatic MESON_GATE(meson8b_usb1_ddr_bridge, HHI_GCLK_MPEG2, 8);\nstatic MESON_GATE(meson8b_usb0_ddr_bridge, HHI_GCLK_MPEG2, 9);\nstatic MESON_GATE(meson8b_mmc_pclk, HHI_GCLK_MPEG2, 11);\nstatic MESON_GATE(meson8b_dvin, HHI_GCLK_MPEG2, 12);\nstatic MESON_GATE(meson8b_uart2, HHI_GCLK_MPEG2, 15);\nstatic MESON_GATE(meson8b_sana, HHI_GCLK_MPEG2, 22);\nstatic MESON_GATE(meson8b_vpu_intr, HHI_GCLK_MPEG2, 25);\nstatic MESON_GATE(meson8b_sec_ahb_ahb3_bridge, HHI_GCLK_MPEG2, 26);\nstatic MESON_GATE(meson8b_clk81_a9, HHI_GCLK_MPEG2, 29);\n\nstatic MESON_GATE(meson8b_vclk2_venci0, HHI_GCLK_OTHER, 1);\nstatic MESON_GATE(meson8b_vclk2_venci1, HHI_GCLK_OTHER, 2);\nstatic MESON_GATE(meson8b_vclk2_vencp0, HHI_GCLK_OTHER, 3);\nstatic MESON_GATE(meson8b_vclk2_vencp1, HHI_GCLK_OTHER, 4);\nstatic MESON_GATE(meson8b_gclk_venci_int, HHI_GCLK_OTHER, 8);\nstatic MESON_GATE(meson8b_gclk_vencp_int, HHI_GCLK_OTHER, 9);\nstatic MESON_GATE(meson8b_dac_clk, HHI_GCLK_OTHER, 10);\nstatic MESON_GATE(meson8b_aoclk_gate, HHI_GCLK_OTHER, 14);\nstatic MESON_GATE(meson8b_iec958_gate, HHI_GCLK_OTHER, 16);\nstatic MESON_GATE(meson8b_enc480p, HHI_GCLK_OTHER, 20);\nstatic MESON_GATE(meson8b_rng1, HHI_GCLK_OTHER, 21);\nstatic MESON_GATE(meson8b_gclk_vencl_int, HHI_GCLK_OTHER, 22);\nstatic MESON_GATE(meson8b_vclk2_venclmcc, HHI_GCLK_OTHER, 24);\nstatic MESON_GATE(meson8b_vclk2_vencl, HHI_GCLK_OTHER, 25);\nstatic MESON_GATE(meson8b_vclk2_other, HHI_GCLK_OTHER, 26);\nstatic MESON_GATE(meson8b_edp, HHI_GCLK_OTHER, 31);\n\n \n#define MESON_AIU_GLUE_GATE(_name, _reg, _bit) \\\n\tMESON_PCLK(_name, _reg, _bit, &meson8b_aiu_glue.hw)\n\nstatic MESON_PCLK(meson8b_aiu_glue, HHI_GCLK_MPEG1, 6, &meson8b_aiu.hw);\nstatic MESON_AIU_GLUE_GATE(meson8b_iec958, HHI_GCLK_MPEG1, 7);\nstatic MESON_AIU_GLUE_GATE(meson8b_i2s_out, HHI_GCLK_MPEG1, 8);\nstatic MESON_AIU_GLUE_GATE(meson8b_amclk, HHI_GCLK_MPEG1, 9);\nstatic MESON_AIU_GLUE_GATE(meson8b_aififo2, HHI_GCLK_MPEG1, 10);\nstatic MESON_AIU_GLUE_GATE(meson8b_mixer, HHI_GCLK_MPEG1, 11);\nstatic MESON_AIU_GLUE_GATE(meson8b_mixer_iface, HHI_GCLK_MPEG1, 12);\nstatic MESON_AIU_GLUE_GATE(meson8b_adc, HHI_GCLK_MPEG1, 13);\n\n \n\nstatic MESON_GATE(meson8b_ao_media_cpu, HHI_GCLK_AO, 0);\nstatic MESON_GATE(meson8b_ao_ahb_sram, HHI_GCLK_AO, 1);\nstatic MESON_GATE(meson8b_ao_ahb_bus, HHI_GCLK_AO, 2);\nstatic MESON_GATE(meson8b_ao_iface, HHI_GCLK_AO, 3);\n\nstatic struct clk_hw *meson8_hw_clks[] = {\n\t[CLKID_PLL_FIXED] = &meson8b_fixed_pll.hw,\n\t[CLKID_PLL_VID] = &meson8b_vid_pll.hw,\n\t[CLKID_PLL_SYS] = &meson8b_sys_pll.hw,\n\t[CLKID_FCLK_DIV2] = &meson8b_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4] = &meson8b_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7] = &meson8b_fclk_div7.hw,\n\t[CLKID_CPUCLK] = &meson8b_cpu_clk.hw,\n\t[CLKID_MPEG_SEL] = &meson8b_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV] = &meson8b_mpeg_clk_div.hw,\n\t[CLKID_CLK81] = &meson8b_clk81.hw,\n\t[CLKID_DDR]\t\t    = &meson8b_ddr.hw,\n\t[CLKID_DOS]\t\t    = &meson8b_dos.hw,\n\t[CLKID_ISA]\t\t    = &meson8b_isa.hw,\n\t[CLKID_PL301]\t\t    = &meson8b_pl301.hw,\n\t[CLKID_PERIPHS]\t\t    = &meson8b_periphs.hw,\n\t[CLKID_SPICC]\t\t    = &meson8b_spicc.hw,\n\t[CLKID_I2C]\t\t    = &meson8b_i2c.hw,\n\t[CLKID_SAR_ADC]\t\t    = &meson8b_sar_adc.hw,\n\t[CLKID_SMART_CARD]\t    = &meson8b_smart_card.hw,\n\t[CLKID_RNG0]\t\t    = &meson8b_rng0.hw,\n\t[CLKID_UART0]\t\t    = &meson8b_uart0.hw,\n\t[CLKID_SDHC]\t\t    = &meson8b_sdhc.hw,\n\t[CLKID_STREAM]\t\t    = &meson8b_stream.hw,\n\t[CLKID_ASYNC_FIFO]\t    = &meson8b_async_fifo.hw,\n\t[CLKID_SDIO]\t\t    = &meson8b_sdio.hw,\n\t[CLKID_ABUF]\t\t    = &meson8b_abuf.hw,\n\t[CLKID_HIU_IFACE]\t    = &meson8b_hiu_iface.hw,\n\t[CLKID_ASSIST_MISC]\t    = &meson8b_assist_misc.hw,\n\t[CLKID_SPI]\t\t    = &meson8b_spi.hw,\n\t[CLKID_I2S_SPDIF]\t    = &meson8b_i2s_spdif.hw,\n\t[CLKID_ETH]\t\t    = &meson8b_eth.hw,\n\t[CLKID_DEMUX]\t\t    = &meson8b_demux.hw,\n\t[CLKID_AIU_GLUE]\t    = &meson8b_aiu_glue.hw,\n\t[CLKID_IEC958]\t\t    = &meson8b_iec958.hw,\n\t[CLKID_I2S_OUT]\t\t    = &meson8b_i2s_out.hw,\n\t[CLKID_AMCLK]\t\t    = &meson8b_amclk.hw,\n\t[CLKID_AIFIFO2]\t\t    = &meson8b_aififo2.hw,\n\t[CLKID_MIXER]\t\t    = &meson8b_mixer.hw,\n\t[CLKID_MIXER_IFACE]\t    = &meson8b_mixer_iface.hw,\n\t[CLKID_ADC]\t\t    = &meson8b_adc.hw,\n\t[CLKID_BLKMV]\t\t    = &meson8b_blkmv.hw,\n\t[CLKID_AIU]\t\t    = &meson8b_aiu.hw,\n\t[CLKID_UART1]\t\t    = &meson8b_uart1.hw,\n\t[CLKID_G2D]\t\t    = &meson8b_g2d.hw,\n\t[CLKID_USB0]\t\t    = &meson8b_usb0.hw,\n\t[CLKID_USB1]\t\t    = &meson8b_usb1.hw,\n\t[CLKID_RESET]\t\t    = &meson8b_reset.hw,\n\t[CLKID_NAND]\t\t    = &meson8b_nand.hw,\n\t[CLKID_DOS_PARSER]\t    = &meson8b_dos_parser.hw,\n\t[CLKID_USB]\t\t    = &meson8b_usb.hw,\n\t[CLKID_VDIN1]\t\t    = &meson8b_vdin1.hw,\n\t[CLKID_AHB_ARB0]\t    = &meson8b_ahb_arb0.hw,\n\t[CLKID_EFUSE]\t\t    = &meson8b_efuse.hw,\n\t[CLKID_BOOT_ROM]\t    = &meson8b_boot_rom.hw,\n\t[CLKID_AHB_DATA_BUS]\t    = &meson8b_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t    = &meson8b_ahb_ctrl_bus.hw,\n\t[CLKID_HDMI_INTR_SYNC]\t    = &meson8b_hdmi_intr_sync.hw,\n\t[CLKID_HDMI_PCLK]\t    = &meson8b_hdmi_pclk.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t    = &meson8b_usb1_ddr_bridge.hw,\n\t[CLKID_USB0_DDR_BRIDGE]\t    = &meson8b_usb0_ddr_bridge.hw,\n\t[CLKID_MMC_PCLK]\t    = &meson8b_mmc_pclk.hw,\n\t[CLKID_DVIN]\t\t    = &meson8b_dvin.hw,\n\t[CLKID_UART2]\t\t    = &meson8b_uart2.hw,\n\t[CLKID_SANA]\t\t    = &meson8b_sana.hw,\n\t[CLKID_VPU_INTR]\t    = &meson8b_vpu_intr.hw,\n\t[CLKID_SEC_AHB_AHB3_BRIDGE] = &meson8b_sec_ahb_ahb3_bridge.hw,\n\t[CLKID_CLK81_A9]\t    = &meson8b_clk81_a9.hw,\n\t[CLKID_VCLK2_VENCI0]\t    = &meson8b_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t    = &meson8b_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t    = &meson8b_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t    = &meson8b_vclk2_vencp1.hw,\n\t[CLKID_GCLK_VENCI_INT]\t    = &meson8b_gclk_venci_int.hw,\n\t[CLKID_GCLK_VENCP_INT]\t    = &meson8b_gclk_vencp_int.hw,\n\t[CLKID_DAC_CLK]\t\t    = &meson8b_dac_clk.hw,\n\t[CLKID_AOCLK_GATE]\t    = &meson8b_aoclk_gate.hw,\n\t[CLKID_IEC958_GATE]\t    = &meson8b_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t    = &meson8b_enc480p.hw,\n\t[CLKID_RNG1]\t\t    = &meson8b_rng1.hw,\n\t[CLKID_GCLK_VENCL_INT]\t    = &meson8b_gclk_vencl_int.hw,\n\t[CLKID_VCLK2_VENCLMCC]\t    = &meson8b_vclk2_venclmcc.hw,\n\t[CLKID_VCLK2_VENCL]\t    = &meson8b_vclk2_vencl.hw,\n\t[CLKID_VCLK2_OTHER]\t    = &meson8b_vclk2_other.hw,\n\t[CLKID_EDP]\t\t    = &meson8b_edp.hw,\n\t[CLKID_AO_MEDIA_CPU]\t    = &meson8b_ao_media_cpu.hw,\n\t[CLKID_AO_AHB_SRAM]\t    = &meson8b_ao_ahb_sram.hw,\n\t[CLKID_AO_AHB_BUS]\t    = &meson8b_ao_ahb_bus.hw,\n\t[CLKID_AO_IFACE]\t    = &meson8b_ao_iface.hw,\n\t[CLKID_MPLL0]\t\t    = &meson8b_mpll0.hw,\n\t[CLKID_MPLL1]\t\t    = &meson8b_mpll1.hw,\n\t[CLKID_MPLL2]\t\t    = &meson8b_mpll2.hw,\n\t[CLKID_MPLL0_DIV]\t    = &meson8b_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t    = &meson8b_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t    = &meson8b_mpll2_div.hw,\n\t[CLKID_CPU_IN_SEL]\t    = &meson8b_cpu_in_sel.hw,\n\t[CLKID_CPU_IN_DIV2]\t    = &meson8b_cpu_in_div2.hw,\n\t[CLKID_CPU_IN_DIV3]\t    = &meson8b_cpu_in_div3.hw,\n\t[CLKID_CPU_SCALE_DIV]\t    = &meson8b_cpu_scale_div.hw,\n\t[CLKID_CPU_SCALE_OUT_SEL]   = &meson8b_cpu_scale_out_sel.hw,\n\t[CLKID_MPLL_PREDIV]\t    = &meson8b_mpll_prediv.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t    = &meson8b_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t    = &meson8b_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t    = &meson8b_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t    = &meson8b_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t    = &meson8b_fclk_div7_div.hw,\n\t[CLKID_NAND_SEL]\t    = &meson8b_nand_clk_sel.hw,\n\t[CLKID_NAND_DIV]\t    = &meson8b_nand_clk_div.hw,\n\t[CLKID_NAND_CLK]\t    = &meson8b_nand_clk_gate.hw,\n\t[CLKID_PLL_FIXED_DCO]\t    = &meson8b_fixed_pll_dco.hw,\n\t[CLKID_HDMI_PLL_DCO]\t    = &meson8b_hdmi_pll_dco.hw,\n\t[CLKID_PLL_SYS_DCO]\t    = &meson8b_sys_pll_dco.hw,\n\t[CLKID_CPU_CLK_DIV2]\t    = &meson8b_cpu_clk_div2.hw,\n\t[CLKID_CPU_CLK_DIV3]\t    = &meson8b_cpu_clk_div3.hw,\n\t[CLKID_CPU_CLK_DIV4]\t    = &meson8b_cpu_clk_div4.hw,\n\t[CLKID_CPU_CLK_DIV5]\t    = &meson8b_cpu_clk_div5.hw,\n\t[CLKID_CPU_CLK_DIV6]\t    = &meson8b_cpu_clk_div6.hw,\n\t[CLKID_CPU_CLK_DIV7]\t    = &meson8b_cpu_clk_div7.hw,\n\t[CLKID_CPU_CLK_DIV8]\t    = &meson8b_cpu_clk_div8.hw,\n\t[CLKID_APB_SEL]\t\t    = &meson8b_apb_clk_sel.hw,\n\t[CLKID_APB]\t\t    = &meson8b_apb_clk_gate.hw,\n\t[CLKID_PERIPH_SEL]\t    = &meson8b_periph_clk_sel.hw,\n\t[CLKID_PERIPH]\t\t    = &meson8b_periph_clk_gate.hw,\n\t[CLKID_AXI_SEL]\t\t    = &meson8b_axi_clk_sel.hw,\n\t[CLKID_AXI]\t\t    = &meson8b_axi_clk_gate.hw,\n\t[CLKID_L2_DRAM_SEL]\t    = &meson8b_l2_dram_clk_sel.hw,\n\t[CLKID_L2_DRAM]\t\t    = &meson8b_l2_dram_clk_gate.hw,\n\t[CLKID_HDMI_PLL_LVDS_OUT]   = &meson8b_hdmi_pll_lvds_out.hw,\n\t[CLKID_HDMI_PLL_HDMI_OUT]   = &meson8b_hdmi_pll_hdmi_out.hw,\n\t[CLKID_VID_PLL_IN_SEL]\t    = &meson8b_vid_pll_in_sel.hw,\n\t[CLKID_VID_PLL_IN_EN]\t    = &meson8b_vid_pll_in_en.hw,\n\t[CLKID_VID_PLL_PRE_DIV]\t    = &meson8b_vid_pll_pre_div.hw,\n\t[CLKID_VID_PLL_POST_DIV]    = &meson8b_vid_pll_post_div.hw,\n\t[CLKID_VID_PLL_FINAL_DIV]   = &meson8b_vid_pll_final_div.hw,\n\t[CLKID_VCLK_IN_SEL]\t    = &meson8b_vclk_in_sel.hw,\n\t[CLKID_VCLK_IN_EN]\t    = &meson8b_vclk_in_en.hw,\n\t[CLKID_VCLK_EN]\t\t    = &meson8b_vclk_en.hw,\n\t[CLKID_VCLK_DIV1]\t    = &meson8b_vclk_div1_gate.hw,\n\t[CLKID_VCLK_DIV2_DIV]\t    = &meson8b_vclk_div2_div.hw,\n\t[CLKID_VCLK_DIV2]\t    = &meson8b_vclk_div2_div_gate.hw,\n\t[CLKID_VCLK_DIV4_DIV]\t    = &meson8b_vclk_div4_div.hw,\n\t[CLKID_VCLK_DIV4]\t    = &meson8b_vclk_div4_div_gate.hw,\n\t[CLKID_VCLK_DIV6_DIV]\t    = &meson8b_vclk_div6_div.hw,\n\t[CLKID_VCLK_DIV6]\t    = &meson8b_vclk_div6_div_gate.hw,\n\t[CLKID_VCLK_DIV12_DIV]\t    = &meson8b_vclk_div12_div.hw,\n\t[CLKID_VCLK_DIV12]\t    = &meson8b_vclk_div12_div_gate.hw,\n\t[CLKID_VCLK2_IN_SEL]\t    = &meson8b_vclk2_in_sel.hw,\n\t[CLKID_VCLK2_IN_EN]\t    = &meson8b_vclk2_clk_in_en.hw,\n\t[CLKID_VCLK2_EN]\t    = &meson8b_vclk2_clk_en.hw,\n\t[CLKID_VCLK2_DIV1]\t    = &meson8b_vclk2_div1_gate.hw,\n\t[CLKID_VCLK2_DIV2_DIV]\t    = &meson8b_vclk2_div2_div.hw,\n\t[CLKID_VCLK2_DIV2]\t    = &meson8b_vclk2_div2_div_gate.hw,\n\t[CLKID_VCLK2_DIV4_DIV]\t    = &meson8b_vclk2_div4_div.hw,\n\t[CLKID_VCLK2_DIV4]\t    = &meson8b_vclk2_div4_div_gate.hw,\n\t[CLKID_VCLK2_DIV6_DIV]\t    = &meson8b_vclk2_div6_div.hw,\n\t[CLKID_VCLK2_DIV6]\t    = &meson8b_vclk2_div6_div_gate.hw,\n\t[CLKID_VCLK2_DIV12_DIV]\t    = &meson8b_vclk2_div12_div.hw,\n\t[CLKID_VCLK2_DIV12]\t    = &meson8b_vclk2_div12_div_gate.hw,\n\t[CLKID_CTS_ENCT_SEL]\t    = &meson8b_cts_enct_sel.hw,\n\t[CLKID_CTS_ENCT]\t    = &meson8b_cts_enct.hw,\n\t[CLKID_CTS_ENCP_SEL]\t    = &meson8b_cts_encp_sel.hw,\n\t[CLKID_CTS_ENCP]\t    = &meson8b_cts_encp.hw,\n\t[CLKID_CTS_ENCI_SEL]\t    = &meson8b_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCI]\t    = &meson8b_cts_enci.hw,\n\t[CLKID_HDMI_TX_PIXEL_SEL]   = &meson8b_hdmi_tx_pixel_sel.hw,\n\t[CLKID_HDMI_TX_PIXEL]\t    = &meson8b_hdmi_tx_pixel.hw,\n\t[CLKID_CTS_ENCL_SEL]\t    = &meson8b_cts_encl_sel.hw,\n\t[CLKID_CTS_ENCL]\t    = &meson8b_cts_encl.hw,\n\t[CLKID_CTS_VDAC0_SEL]\t    = &meson8b_cts_vdac0_sel.hw,\n\t[CLKID_CTS_VDAC0]\t    = &meson8b_cts_vdac0.hw,\n\t[CLKID_HDMI_SYS_SEL]\t    = &meson8b_hdmi_sys_sel.hw,\n\t[CLKID_HDMI_SYS_DIV]\t    = &meson8b_hdmi_sys_div.hw,\n\t[CLKID_HDMI_SYS]\t    = &meson8b_hdmi_sys.hw,\n\t[CLKID_MALI_0_SEL]\t    = &meson8b_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t    = &meson8b_mali_0_div.hw,\n\t[CLKID_MALI]\t\t    = &meson8b_mali_0.hw,\n\t[CLKID_VPU_0_SEL]\t    = &meson8b_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t    = &meson8b_vpu_0_div.hw,\n\t[CLKID_VPU]\t\t    = &meson8b_vpu_0.hw,\n\t[CLKID_VDEC_1_SEL]\t    = &meson8b_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_1_DIV]\t    = &meson8b_vdec_1_1_div.hw,\n\t[CLKID_VDEC_1]\t\t    = &meson8b_vdec_1_1.hw,\n\t[CLKID_VDEC_HCODEC_SEL]\t    = &meson8b_vdec_hcodec_sel.hw,\n\t[CLKID_VDEC_HCODEC_DIV]\t    = &meson8b_vdec_hcodec_div.hw,\n\t[CLKID_VDEC_HCODEC]\t    = &meson8b_vdec_hcodec.hw,\n\t[CLKID_VDEC_2_SEL]\t    = &meson8b_vdec_2_sel.hw,\n\t[CLKID_VDEC_2_DIV]\t    = &meson8b_vdec_2_div.hw,\n\t[CLKID_VDEC_2]\t\t    = &meson8b_vdec_2.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t    = &meson8b_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t    = &meson8b_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC_EN]\t    = &meson8b_vdec_hevc_en.hw,\n\t[CLKID_VDEC_HEVC]\t    = &meson8b_vdec_hevc.hw,\n\t[CLKID_CTS_AMCLK_SEL]\t    = &meson8b_cts_amclk_sel.hw,\n\t[CLKID_CTS_AMCLK_DIV]\t    = &meson8b_cts_amclk_div.hw,\n\t[CLKID_CTS_AMCLK]\t    = &meson8b_cts_amclk.hw,\n\t[CLKID_CTS_MCLK_I958_SEL]   = &meson8b_cts_mclk_i958_sel.hw,\n\t[CLKID_CTS_MCLK_I958_DIV]   = &meson8b_cts_mclk_i958_div.hw,\n\t[CLKID_CTS_MCLK_I958]\t    = &meson8b_cts_mclk_i958.hw,\n\t[CLKID_CTS_I958]\t    = &meson8b_cts_i958.hw,\n\t[CLKID_VID_PLL_LVDS_EN]\t    = &meson8b_vid_pll_lvds_en.hw,\n\t[CLKID_HDMI_PLL_DCO_IN]\t    = &hdmi_pll_dco_in.hw,\n};\n\nstatic struct clk_hw *meson8b_hw_clks[] = {\n\t[CLKID_PLL_FIXED] = &meson8b_fixed_pll.hw,\n\t[CLKID_PLL_VID] = &meson8b_vid_pll.hw,\n\t[CLKID_PLL_SYS] = &meson8b_sys_pll.hw,\n\t[CLKID_FCLK_DIV2] = &meson8b_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4] = &meson8b_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7] = &meson8b_fclk_div7.hw,\n\t[CLKID_CPUCLK] = &meson8b_cpu_clk.hw,\n\t[CLKID_MPEG_SEL] = &meson8b_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV] = &meson8b_mpeg_clk_div.hw,\n\t[CLKID_CLK81] = &meson8b_clk81.hw,\n\t[CLKID_DDR]\t\t    = &meson8b_ddr.hw,\n\t[CLKID_DOS]\t\t    = &meson8b_dos.hw,\n\t[CLKID_ISA]\t\t    = &meson8b_isa.hw,\n\t[CLKID_PL301]\t\t    = &meson8b_pl301.hw,\n\t[CLKID_PERIPHS]\t\t    = &meson8b_periphs.hw,\n\t[CLKID_SPICC]\t\t    = &meson8b_spicc.hw,\n\t[CLKID_I2C]\t\t    = &meson8b_i2c.hw,\n\t[CLKID_SAR_ADC]\t\t    = &meson8b_sar_adc.hw,\n\t[CLKID_SMART_CARD]\t    = &meson8b_smart_card.hw,\n\t[CLKID_RNG0]\t\t    = &meson8b_rng0.hw,\n\t[CLKID_UART0]\t\t    = &meson8b_uart0.hw,\n\t[CLKID_SDHC]\t\t    = &meson8b_sdhc.hw,\n\t[CLKID_STREAM]\t\t    = &meson8b_stream.hw,\n\t[CLKID_ASYNC_FIFO]\t    = &meson8b_async_fifo.hw,\n\t[CLKID_SDIO]\t\t    = &meson8b_sdio.hw,\n\t[CLKID_ABUF]\t\t    = &meson8b_abuf.hw,\n\t[CLKID_HIU_IFACE]\t    = &meson8b_hiu_iface.hw,\n\t[CLKID_ASSIST_MISC]\t    = &meson8b_assist_misc.hw,\n\t[CLKID_SPI]\t\t    = &meson8b_spi.hw,\n\t[CLKID_I2S_SPDIF]\t    = &meson8b_i2s_spdif.hw,\n\t[CLKID_ETH]\t\t    = &meson8b_eth.hw,\n\t[CLKID_DEMUX]\t\t    = &meson8b_demux.hw,\n\t[CLKID_AIU_GLUE]\t    = &meson8b_aiu_glue.hw,\n\t[CLKID_IEC958]\t\t    = &meson8b_iec958.hw,\n\t[CLKID_I2S_OUT]\t\t    = &meson8b_i2s_out.hw,\n\t[CLKID_AMCLK]\t\t    = &meson8b_amclk.hw,\n\t[CLKID_AIFIFO2]\t\t    = &meson8b_aififo2.hw,\n\t[CLKID_MIXER]\t\t    = &meson8b_mixer.hw,\n\t[CLKID_MIXER_IFACE]\t    = &meson8b_mixer_iface.hw,\n\t[CLKID_ADC]\t\t    = &meson8b_adc.hw,\n\t[CLKID_BLKMV]\t\t    = &meson8b_blkmv.hw,\n\t[CLKID_AIU]\t\t    = &meson8b_aiu.hw,\n\t[CLKID_UART1]\t\t    = &meson8b_uart1.hw,\n\t[CLKID_G2D]\t\t    = &meson8b_g2d.hw,\n\t[CLKID_USB0]\t\t    = &meson8b_usb0.hw,\n\t[CLKID_USB1]\t\t    = &meson8b_usb1.hw,\n\t[CLKID_RESET]\t\t    = &meson8b_reset.hw,\n\t[CLKID_NAND]\t\t    = &meson8b_nand.hw,\n\t[CLKID_DOS_PARSER]\t    = &meson8b_dos_parser.hw,\n\t[CLKID_USB]\t\t    = &meson8b_usb.hw,\n\t[CLKID_VDIN1]\t\t    = &meson8b_vdin1.hw,\n\t[CLKID_AHB_ARB0]\t    = &meson8b_ahb_arb0.hw,\n\t[CLKID_EFUSE]\t\t    = &meson8b_efuse.hw,\n\t[CLKID_BOOT_ROM]\t    = &meson8b_boot_rom.hw,\n\t[CLKID_AHB_DATA_BUS]\t    = &meson8b_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t    = &meson8b_ahb_ctrl_bus.hw,\n\t[CLKID_HDMI_INTR_SYNC]\t    = &meson8b_hdmi_intr_sync.hw,\n\t[CLKID_HDMI_PCLK]\t    = &meson8b_hdmi_pclk.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t    = &meson8b_usb1_ddr_bridge.hw,\n\t[CLKID_USB0_DDR_BRIDGE]\t    = &meson8b_usb0_ddr_bridge.hw,\n\t[CLKID_MMC_PCLK]\t    = &meson8b_mmc_pclk.hw,\n\t[CLKID_DVIN]\t\t    = &meson8b_dvin.hw,\n\t[CLKID_UART2]\t\t    = &meson8b_uart2.hw,\n\t[CLKID_SANA]\t\t    = &meson8b_sana.hw,\n\t[CLKID_VPU_INTR]\t    = &meson8b_vpu_intr.hw,\n\t[CLKID_SEC_AHB_AHB3_BRIDGE] = &meson8b_sec_ahb_ahb3_bridge.hw,\n\t[CLKID_CLK81_A9]\t    = &meson8b_clk81_a9.hw,\n\t[CLKID_VCLK2_VENCI0]\t    = &meson8b_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t    = &meson8b_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t    = &meson8b_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t    = &meson8b_vclk2_vencp1.hw,\n\t[CLKID_GCLK_VENCI_INT]\t    = &meson8b_gclk_venci_int.hw,\n\t[CLKID_GCLK_VENCP_INT]\t    = &meson8b_gclk_vencp_int.hw,\n\t[CLKID_DAC_CLK]\t\t    = &meson8b_dac_clk.hw,\n\t[CLKID_AOCLK_GATE]\t    = &meson8b_aoclk_gate.hw,\n\t[CLKID_IEC958_GATE]\t    = &meson8b_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t    = &meson8b_enc480p.hw,\n\t[CLKID_RNG1]\t\t    = &meson8b_rng1.hw,\n\t[CLKID_GCLK_VENCL_INT]\t    = &meson8b_gclk_vencl_int.hw,\n\t[CLKID_VCLK2_VENCLMCC]\t    = &meson8b_vclk2_venclmcc.hw,\n\t[CLKID_VCLK2_VENCL]\t    = &meson8b_vclk2_vencl.hw,\n\t[CLKID_VCLK2_OTHER]\t    = &meson8b_vclk2_other.hw,\n\t[CLKID_EDP]\t\t    = &meson8b_edp.hw,\n\t[CLKID_AO_MEDIA_CPU]\t    = &meson8b_ao_media_cpu.hw,\n\t[CLKID_AO_AHB_SRAM]\t    = &meson8b_ao_ahb_sram.hw,\n\t[CLKID_AO_AHB_BUS]\t    = &meson8b_ao_ahb_bus.hw,\n\t[CLKID_AO_IFACE]\t    = &meson8b_ao_iface.hw,\n\t[CLKID_MPLL0]\t\t    = &meson8b_mpll0.hw,\n\t[CLKID_MPLL1]\t\t    = &meson8b_mpll1.hw,\n\t[CLKID_MPLL2]\t\t    = &meson8b_mpll2.hw,\n\t[CLKID_MPLL0_DIV]\t    = &meson8b_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t    = &meson8b_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t    = &meson8b_mpll2_div.hw,\n\t[CLKID_CPU_IN_SEL]\t    = &meson8b_cpu_in_sel.hw,\n\t[CLKID_CPU_IN_DIV2]\t    = &meson8b_cpu_in_div2.hw,\n\t[CLKID_CPU_IN_DIV3]\t    = &meson8b_cpu_in_div3.hw,\n\t[CLKID_CPU_SCALE_DIV]\t    = &meson8b_cpu_scale_div.hw,\n\t[CLKID_CPU_SCALE_OUT_SEL]   = &meson8b_cpu_scale_out_sel.hw,\n\t[CLKID_MPLL_PREDIV]\t    = &meson8b_mpll_prediv.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t    = &meson8b_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t    = &meson8b_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t    = &meson8b_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t    = &meson8b_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t    = &meson8b_fclk_div7_div.hw,\n\t[CLKID_NAND_SEL]\t    = &meson8b_nand_clk_sel.hw,\n\t[CLKID_NAND_DIV]\t    = &meson8b_nand_clk_div.hw,\n\t[CLKID_NAND_CLK]\t    = &meson8b_nand_clk_gate.hw,\n\t[CLKID_PLL_FIXED_DCO]\t    = &meson8b_fixed_pll_dco.hw,\n\t[CLKID_HDMI_PLL_DCO]\t    = &meson8b_hdmi_pll_dco.hw,\n\t[CLKID_PLL_SYS_DCO]\t    = &meson8b_sys_pll_dco.hw,\n\t[CLKID_CPU_CLK_DIV2]\t    = &meson8b_cpu_clk_div2.hw,\n\t[CLKID_CPU_CLK_DIV3]\t    = &meson8b_cpu_clk_div3.hw,\n\t[CLKID_CPU_CLK_DIV4]\t    = &meson8b_cpu_clk_div4.hw,\n\t[CLKID_CPU_CLK_DIV5]\t    = &meson8b_cpu_clk_div5.hw,\n\t[CLKID_CPU_CLK_DIV6]\t    = &meson8b_cpu_clk_div6.hw,\n\t[CLKID_CPU_CLK_DIV7]\t    = &meson8b_cpu_clk_div7.hw,\n\t[CLKID_CPU_CLK_DIV8]\t    = &meson8b_cpu_clk_div8.hw,\n\t[CLKID_APB_SEL]\t\t    = &meson8b_apb_clk_sel.hw,\n\t[CLKID_APB]\t\t    = &meson8b_apb_clk_gate.hw,\n\t[CLKID_PERIPH_SEL]\t    = &meson8b_periph_clk_sel.hw,\n\t[CLKID_PERIPH]\t\t    = &meson8b_periph_clk_gate.hw,\n\t[CLKID_AXI_SEL]\t\t    = &meson8b_axi_clk_sel.hw,\n\t[CLKID_AXI]\t\t    = &meson8b_axi_clk_gate.hw,\n\t[CLKID_L2_DRAM_SEL]\t    = &meson8b_l2_dram_clk_sel.hw,\n\t[CLKID_L2_DRAM]\t\t    = &meson8b_l2_dram_clk_gate.hw,\n\t[CLKID_HDMI_PLL_LVDS_OUT]   = &meson8b_hdmi_pll_lvds_out.hw,\n\t[CLKID_HDMI_PLL_HDMI_OUT]   = &meson8b_hdmi_pll_hdmi_out.hw,\n\t[CLKID_VID_PLL_IN_SEL]\t    = &meson8b_vid_pll_in_sel.hw,\n\t[CLKID_VID_PLL_IN_EN]\t    = &meson8b_vid_pll_in_en.hw,\n\t[CLKID_VID_PLL_PRE_DIV]\t    = &meson8b_vid_pll_pre_div.hw,\n\t[CLKID_VID_PLL_POST_DIV]    = &meson8b_vid_pll_post_div.hw,\n\t[CLKID_VID_PLL_FINAL_DIV]   = &meson8b_vid_pll_final_div.hw,\n\t[CLKID_VCLK_IN_SEL]\t    = &meson8b_vclk_in_sel.hw,\n\t[CLKID_VCLK_IN_EN]\t    = &meson8b_vclk_in_en.hw,\n\t[CLKID_VCLK_EN]\t\t    = &meson8b_vclk_en.hw,\n\t[CLKID_VCLK_DIV1]\t    = &meson8b_vclk_div1_gate.hw,\n\t[CLKID_VCLK_DIV2_DIV]\t    = &meson8b_vclk_div2_div.hw,\n\t[CLKID_VCLK_DIV2]\t    = &meson8b_vclk_div2_div_gate.hw,\n\t[CLKID_VCLK_DIV4_DIV]\t    = &meson8b_vclk_div4_div.hw,\n\t[CLKID_VCLK_DIV4]\t    = &meson8b_vclk_div4_div_gate.hw,\n\t[CLKID_VCLK_DIV6_DIV]\t    = &meson8b_vclk_div6_div.hw,\n\t[CLKID_VCLK_DIV6]\t    = &meson8b_vclk_div6_div_gate.hw,\n\t[CLKID_VCLK_DIV12_DIV]\t    = &meson8b_vclk_div12_div.hw,\n\t[CLKID_VCLK_DIV12]\t    = &meson8b_vclk_div12_div_gate.hw,\n\t[CLKID_VCLK2_IN_SEL]\t    = &meson8b_vclk2_in_sel.hw,\n\t[CLKID_VCLK2_IN_EN]\t    = &meson8b_vclk2_clk_in_en.hw,\n\t[CLKID_VCLK2_EN]\t    = &meson8b_vclk2_clk_en.hw,\n\t[CLKID_VCLK2_DIV1]\t    = &meson8b_vclk2_div1_gate.hw,\n\t[CLKID_VCLK2_DIV2_DIV]\t    = &meson8b_vclk2_div2_div.hw,\n\t[CLKID_VCLK2_DIV2]\t    = &meson8b_vclk2_div2_div_gate.hw,\n\t[CLKID_VCLK2_DIV4_DIV]\t    = &meson8b_vclk2_div4_div.hw,\n\t[CLKID_VCLK2_DIV4]\t    = &meson8b_vclk2_div4_div_gate.hw,\n\t[CLKID_VCLK2_DIV6_DIV]\t    = &meson8b_vclk2_div6_div.hw,\n\t[CLKID_VCLK2_DIV6]\t    = &meson8b_vclk2_div6_div_gate.hw,\n\t[CLKID_VCLK2_DIV12_DIV]\t    = &meson8b_vclk2_div12_div.hw,\n\t[CLKID_VCLK2_DIV12]\t    = &meson8b_vclk2_div12_div_gate.hw,\n\t[CLKID_CTS_ENCT_SEL]\t    = &meson8b_cts_enct_sel.hw,\n\t[CLKID_CTS_ENCT]\t    = &meson8b_cts_enct.hw,\n\t[CLKID_CTS_ENCP_SEL]\t    = &meson8b_cts_encp_sel.hw,\n\t[CLKID_CTS_ENCP]\t    = &meson8b_cts_encp.hw,\n\t[CLKID_CTS_ENCI_SEL]\t    = &meson8b_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCI]\t    = &meson8b_cts_enci.hw,\n\t[CLKID_HDMI_TX_PIXEL_SEL]   = &meson8b_hdmi_tx_pixel_sel.hw,\n\t[CLKID_HDMI_TX_PIXEL]\t    = &meson8b_hdmi_tx_pixel.hw,\n\t[CLKID_CTS_ENCL_SEL]\t    = &meson8b_cts_encl_sel.hw,\n\t[CLKID_CTS_ENCL]\t    = &meson8b_cts_encl.hw,\n\t[CLKID_CTS_VDAC0_SEL]\t    = &meson8b_cts_vdac0_sel.hw,\n\t[CLKID_CTS_VDAC0]\t    = &meson8b_cts_vdac0.hw,\n\t[CLKID_HDMI_SYS_SEL]\t    = &meson8b_hdmi_sys_sel.hw,\n\t[CLKID_HDMI_SYS_DIV]\t    = &meson8b_hdmi_sys_div.hw,\n\t[CLKID_HDMI_SYS]\t    = &meson8b_hdmi_sys.hw,\n\t[CLKID_MALI_0_SEL]\t    = &meson8b_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t    = &meson8b_mali_0_div.hw,\n\t[CLKID_MALI_0]\t\t    = &meson8b_mali_0.hw,\n\t[CLKID_MALI_1_SEL]\t    = &meson8b_mali_1_sel.hw,\n\t[CLKID_MALI_1_DIV]\t    = &meson8b_mali_1_div.hw,\n\t[CLKID_MALI_1]\t\t    = &meson8b_mali_1.hw,\n\t[CLKID_MALI]\t\t    = &meson8b_mali.hw,\n\t[CLKID_VPU_0_SEL]\t    = &meson8b_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t    = &meson8b_vpu_0_div.hw,\n\t[CLKID_VPU_0]\t\t    = &meson8b_vpu_0.hw,\n\t[CLKID_VPU_1_SEL]\t    = &meson8b_vpu_1_sel.hw,\n\t[CLKID_VPU_1_DIV]\t    = &meson8b_vpu_1_div.hw,\n\t[CLKID_VPU_1]\t\t    = &meson8b_vpu_1.hw,\n\t[CLKID_VPU]\t\t    = &meson8b_vpu.hw,\n\t[CLKID_VDEC_1_SEL]\t    = &meson8b_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_1_DIV]\t    = &meson8b_vdec_1_1_div.hw,\n\t[CLKID_VDEC_1_1]\t    = &meson8b_vdec_1_1.hw,\n\t[CLKID_VDEC_1_2_DIV]\t    = &meson8b_vdec_1_2_div.hw,\n\t[CLKID_VDEC_1_2]\t    = &meson8b_vdec_1_2.hw,\n\t[CLKID_VDEC_1]\t\t    = &meson8b_vdec_1.hw,\n\t[CLKID_VDEC_HCODEC_SEL]\t    = &meson8b_vdec_hcodec_sel.hw,\n\t[CLKID_VDEC_HCODEC_DIV]\t    = &meson8b_vdec_hcodec_div.hw,\n\t[CLKID_VDEC_HCODEC]\t    = &meson8b_vdec_hcodec.hw,\n\t[CLKID_VDEC_2_SEL]\t    = &meson8b_vdec_2_sel.hw,\n\t[CLKID_VDEC_2_DIV]\t    = &meson8b_vdec_2_div.hw,\n\t[CLKID_VDEC_2]\t\t    = &meson8b_vdec_2.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t    = &meson8b_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t    = &meson8b_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC_EN]\t    = &meson8b_vdec_hevc_en.hw,\n\t[CLKID_VDEC_HEVC]\t    = &meson8b_vdec_hevc.hw,\n\t[CLKID_CTS_AMCLK_SEL]\t    = &meson8b_cts_amclk_sel.hw,\n\t[CLKID_CTS_AMCLK_DIV]\t    = &meson8b_cts_amclk_div.hw,\n\t[CLKID_CTS_AMCLK]\t    = &meson8b_cts_amclk.hw,\n\t[CLKID_CTS_MCLK_I958_SEL]   = &meson8b_cts_mclk_i958_sel.hw,\n\t[CLKID_CTS_MCLK_I958_DIV]   = &meson8b_cts_mclk_i958_div.hw,\n\t[CLKID_CTS_MCLK_I958]\t    = &meson8b_cts_mclk_i958.hw,\n\t[CLKID_CTS_I958]\t    = &meson8b_cts_i958.hw,\n\t[CLKID_VID_PLL_LVDS_EN]\t    = &meson8b_vid_pll_lvds_en.hw,\n\t[CLKID_HDMI_PLL_DCO_IN]\t    = &hdmi_pll_dco_in.hw,\n};\n\nstatic struct clk_hw *meson8m2_hw_clks[] = {\n\t[CLKID_PLL_FIXED] = &meson8b_fixed_pll.hw,\n\t[CLKID_PLL_VID] = &meson8b_vid_pll.hw,\n\t[CLKID_PLL_SYS] = &meson8b_sys_pll.hw,\n\t[CLKID_FCLK_DIV2] = &meson8b_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4] = &meson8b_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7] = &meson8b_fclk_div7.hw,\n\t[CLKID_CPUCLK] = &meson8b_cpu_clk.hw,\n\t[CLKID_MPEG_SEL] = &meson8b_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV] = &meson8b_mpeg_clk_div.hw,\n\t[CLKID_CLK81] = &meson8b_clk81.hw,\n\t[CLKID_DDR]\t\t    = &meson8b_ddr.hw,\n\t[CLKID_DOS]\t\t    = &meson8b_dos.hw,\n\t[CLKID_ISA]\t\t    = &meson8b_isa.hw,\n\t[CLKID_PL301]\t\t    = &meson8b_pl301.hw,\n\t[CLKID_PERIPHS]\t\t    = &meson8b_periphs.hw,\n\t[CLKID_SPICC]\t\t    = &meson8b_spicc.hw,\n\t[CLKID_I2C]\t\t    = &meson8b_i2c.hw,\n\t[CLKID_SAR_ADC]\t\t    = &meson8b_sar_adc.hw,\n\t[CLKID_SMART_CARD]\t    = &meson8b_smart_card.hw,\n\t[CLKID_RNG0]\t\t    = &meson8b_rng0.hw,\n\t[CLKID_UART0]\t\t    = &meson8b_uart0.hw,\n\t[CLKID_SDHC]\t\t    = &meson8b_sdhc.hw,\n\t[CLKID_STREAM]\t\t    = &meson8b_stream.hw,\n\t[CLKID_ASYNC_FIFO]\t    = &meson8b_async_fifo.hw,\n\t[CLKID_SDIO]\t\t    = &meson8b_sdio.hw,\n\t[CLKID_ABUF]\t\t    = &meson8b_abuf.hw,\n\t[CLKID_HIU_IFACE]\t    = &meson8b_hiu_iface.hw,\n\t[CLKID_ASSIST_MISC]\t    = &meson8b_assist_misc.hw,\n\t[CLKID_SPI]\t\t    = &meson8b_spi.hw,\n\t[CLKID_I2S_SPDIF]\t    = &meson8b_i2s_spdif.hw,\n\t[CLKID_ETH]\t\t    = &meson8b_eth.hw,\n\t[CLKID_DEMUX]\t\t    = &meson8b_demux.hw,\n\t[CLKID_AIU_GLUE]\t    = &meson8b_aiu_glue.hw,\n\t[CLKID_IEC958]\t\t    = &meson8b_iec958.hw,\n\t[CLKID_I2S_OUT]\t\t    = &meson8b_i2s_out.hw,\n\t[CLKID_AMCLK]\t\t    = &meson8b_amclk.hw,\n\t[CLKID_AIFIFO2]\t\t    = &meson8b_aififo2.hw,\n\t[CLKID_MIXER]\t\t    = &meson8b_mixer.hw,\n\t[CLKID_MIXER_IFACE]\t    = &meson8b_mixer_iface.hw,\n\t[CLKID_ADC]\t\t    = &meson8b_adc.hw,\n\t[CLKID_BLKMV]\t\t    = &meson8b_blkmv.hw,\n\t[CLKID_AIU]\t\t    = &meson8b_aiu.hw,\n\t[CLKID_UART1]\t\t    = &meson8b_uart1.hw,\n\t[CLKID_G2D]\t\t    = &meson8b_g2d.hw,\n\t[CLKID_USB0]\t\t    = &meson8b_usb0.hw,\n\t[CLKID_USB1]\t\t    = &meson8b_usb1.hw,\n\t[CLKID_RESET]\t\t    = &meson8b_reset.hw,\n\t[CLKID_NAND]\t\t    = &meson8b_nand.hw,\n\t[CLKID_DOS_PARSER]\t    = &meson8b_dos_parser.hw,\n\t[CLKID_USB]\t\t    = &meson8b_usb.hw,\n\t[CLKID_VDIN1]\t\t    = &meson8b_vdin1.hw,\n\t[CLKID_AHB_ARB0]\t    = &meson8b_ahb_arb0.hw,\n\t[CLKID_EFUSE]\t\t    = &meson8b_efuse.hw,\n\t[CLKID_BOOT_ROM]\t    = &meson8b_boot_rom.hw,\n\t[CLKID_AHB_DATA_BUS]\t    = &meson8b_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t    = &meson8b_ahb_ctrl_bus.hw,\n\t[CLKID_HDMI_INTR_SYNC]\t    = &meson8b_hdmi_intr_sync.hw,\n\t[CLKID_HDMI_PCLK]\t    = &meson8b_hdmi_pclk.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t    = &meson8b_usb1_ddr_bridge.hw,\n\t[CLKID_USB0_DDR_BRIDGE]\t    = &meson8b_usb0_ddr_bridge.hw,\n\t[CLKID_MMC_PCLK]\t    = &meson8b_mmc_pclk.hw,\n\t[CLKID_DVIN]\t\t    = &meson8b_dvin.hw,\n\t[CLKID_UART2]\t\t    = &meson8b_uart2.hw,\n\t[CLKID_SANA]\t\t    = &meson8b_sana.hw,\n\t[CLKID_VPU_INTR]\t    = &meson8b_vpu_intr.hw,\n\t[CLKID_SEC_AHB_AHB3_BRIDGE] = &meson8b_sec_ahb_ahb3_bridge.hw,\n\t[CLKID_CLK81_A9]\t    = &meson8b_clk81_a9.hw,\n\t[CLKID_VCLK2_VENCI0]\t    = &meson8b_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t    = &meson8b_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t    = &meson8b_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t    = &meson8b_vclk2_vencp1.hw,\n\t[CLKID_GCLK_VENCI_INT]\t    = &meson8b_gclk_venci_int.hw,\n\t[CLKID_GCLK_VENCP_INT]\t    = &meson8b_gclk_vencp_int.hw,\n\t[CLKID_DAC_CLK]\t\t    = &meson8b_dac_clk.hw,\n\t[CLKID_AOCLK_GATE]\t    = &meson8b_aoclk_gate.hw,\n\t[CLKID_IEC958_GATE]\t    = &meson8b_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t    = &meson8b_enc480p.hw,\n\t[CLKID_RNG1]\t\t    = &meson8b_rng1.hw,\n\t[CLKID_GCLK_VENCL_INT]\t    = &meson8b_gclk_vencl_int.hw,\n\t[CLKID_VCLK2_VENCLMCC]\t    = &meson8b_vclk2_venclmcc.hw,\n\t[CLKID_VCLK2_VENCL]\t    = &meson8b_vclk2_vencl.hw,\n\t[CLKID_VCLK2_OTHER]\t    = &meson8b_vclk2_other.hw,\n\t[CLKID_EDP]\t\t    = &meson8b_edp.hw,\n\t[CLKID_AO_MEDIA_CPU]\t    = &meson8b_ao_media_cpu.hw,\n\t[CLKID_AO_AHB_SRAM]\t    = &meson8b_ao_ahb_sram.hw,\n\t[CLKID_AO_AHB_BUS]\t    = &meson8b_ao_ahb_bus.hw,\n\t[CLKID_AO_IFACE]\t    = &meson8b_ao_iface.hw,\n\t[CLKID_MPLL0]\t\t    = &meson8b_mpll0.hw,\n\t[CLKID_MPLL1]\t\t    = &meson8b_mpll1.hw,\n\t[CLKID_MPLL2]\t\t    = &meson8b_mpll2.hw,\n\t[CLKID_MPLL0_DIV]\t    = &meson8b_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t    = &meson8b_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t    = &meson8b_mpll2_div.hw,\n\t[CLKID_CPU_IN_SEL]\t    = &meson8b_cpu_in_sel.hw,\n\t[CLKID_CPU_IN_DIV2]\t    = &meson8b_cpu_in_div2.hw,\n\t[CLKID_CPU_IN_DIV3]\t    = &meson8b_cpu_in_div3.hw,\n\t[CLKID_CPU_SCALE_DIV]\t    = &meson8b_cpu_scale_div.hw,\n\t[CLKID_CPU_SCALE_OUT_SEL]   = &meson8b_cpu_scale_out_sel.hw,\n\t[CLKID_MPLL_PREDIV]\t    = &meson8b_mpll_prediv.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t    = &meson8b_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t    = &meson8b_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t    = &meson8b_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t    = &meson8b_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t    = &meson8b_fclk_div7_div.hw,\n\t[CLKID_NAND_SEL]\t    = &meson8b_nand_clk_sel.hw,\n\t[CLKID_NAND_DIV]\t    = &meson8b_nand_clk_div.hw,\n\t[CLKID_NAND_CLK]\t    = &meson8b_nand_clk_gate.hw,\n\t[CLKID_PLL_FIXED_DCO]\t    = &meson8b_fixed_pll_dco.hw,\n\t[CLKID_HDMI_PLL_DCO]\t    = &meson8b_hdmi_pll_dco.hw,\n\t[CLKID_PLL_SYS_DCO]\t    = &meson8b_sys_pll_dco.hw,\n\t[CLKID_CPU_CLK_DIV2]\t    = &meson8b_cpu_clk_div2.hw,\n\t[CLKID_CPU_CLK_DIV3]\t    = &meson8b_cpu_clk_div3.hw,\n\t[CLKID_CPU_CLK_DIV4]\t    = &meson8b_cpu_clk_div4.hw,\n\t[CLKID_CPU_CLK_DIV5]\t    = &meson8b_cpu_clk_div5.hw,\n\t[CLKID_CPU_CLK_DIV6]\t    = &meson8b_cpu_clk_div6.hw,\n\t[CLKID_CPU_CLK_DIV7]\t    = &meson8b_cpu_clk_div7.hw,\n\t[CLKID_CPU_CLK_DIV8]\t    = &meson8b_cpu_clk_div8.hw,\n\t[CLKID_APB_SEL]\t\t    = &meson8b_apb_clk_sel.hw,\n\t[CLKID_APB]\t\t    = &meson8b_apb_clk_gate.hw,\n\t[CLKID_PERIPH_SEL]\t    = &meson8b_periph_clk_sel.hw,\n\t[CLKID_PERIPH]\t\t    = &meson8b_periph_clk_gate.hw,\n\t[CLKID_AXI_SEL]\t\t    = &meson8b_axi_clk_sel.hw,\n\t[CLKID_AXI]\t\t    = &meson8b_axi_clk_gate.hw,\n\t[CLKID_L2_DRAM_SEL]\t    = &meson8b_l2_dram_clk_sel.hw,\n\t[CLKID_L2_DRAM]\t\t    = &meson8b_l2_dram_clk_gate.hw,\n\t[CLKID_HDMI_PLL_LVDS_OUT]   = &meson8b_hdmi_pll_lvds_out.hw,\n\t[CLKID_HDMI_PLL_HDMI_OUT]   = &meson8b_hdmi_pll_hdmi_out.hw,\n\t[CLKID_VID_PLL_IN_SEL]\t    = &meson8b_vid_pll_in_sel.hw,\n\t[CLKID_VID_PLL_IN_EN]\t    = &meson8b_vid_pll_in_en.hw,\n\t[CLKID_VID_PLL_PRE_DIV]\t    = &meson8b_vid_pll_pre_div.hw,\n\t[CLKID_VID_PLL_POST_DIV]    = &meson8b_vid_pll_post_div.hw,\n\t[CLKID_VID_PLL_FINAL_DIV]   = &meson8b_vid_pll_final_div.hw,\n\t[CLKID_VCLK_IN_SEL]\t    = &meson8b_vclk_in_sel.hw,\n\t[CLKID_VCLK_IN_EN]\t    = &meson8b_vclk_in_en.hw,\n\t[CLKID_VCLK_EN]\t\t    = &meson8b_vclk_en.hw,\n\t[CLKID_VCLK_DIV1]\t    = &meson8b_vclk_div1_gate.hw,\n\t[CLKID_VCLK_DIV2_DIV]\t    = &meson8b_vclk_div2_div.hw,\n\t[CLKID_VCLK_DIV2]\t    = &meson8b_vclk_div2_div_gate.hw,\n\t[CLKID_VCLK_DIV4_DIV]\t    = &meson8b_vclk_div4_div.hw,\n\t[CLKID_VCLK_DIV4]\t    = &meson8b_vclk_div4_div_gate.hw,\n\t[CLKID_VCLK_DIV6_DIV]\t    = &meson8b_vclk_div6_div.hw,\n\t[CLKID_VCLK_DIV6]\t    = &meson8b_vclk_div6_div_gate.hw,\n\t[CLKID_VCLK_DIV12_DIV]\t    = &meson8b_vclk_div12_div.hw,\n\t[CLKID_VCLK_DIV12]\t    = &meson8b_vclk_div12_div_gate.hw,\n\t[CLKID_VCLK2_IN_SEL]\t    = &meson8b_vclk2_in_sel.hw,\n\t[CLKID_VCLK2_IN_EN]\t    = &meson8b_vclk2_clk_in_en.hw,\n\t[CLKID_VCLK2_EN]\t    = &meson8b_vclk2_clk_en.hw,\n\t[CLKID_VCLK2_DIV1]\t    = &meson8b_vclk2_div1_gate.hw,\n\t[CLKID_VCLK2_DIV2_DIV]\t    = &meson8b_vclk2_div2_div.hw,\n\t[CLKID_VCLK2_DIV2]\t    = &meson8b_vclk2_div2_div_gate.hw,\n\t[CLKID_VCLK2_DIV4_DIV]\t    = &meson8b_vclk2_div4_div.hw,\n\t[CLKID_VCLK2_DIV4]\t    = &meson8b_vclk2_div4_div_gate.hw,\n\t[CLKID_VCLK2_DIV6_DIV]\t    = &meson8b_vclk2_div6_div.hw,\n\t[CLKID_VCLK2_DIV6]\t    = &meson8b_vclk2_div6_div_gate.hw,\n\t[CLKID_VCLK2_DIV12_DIV]\t    = &meson8b_vclk2_div12_div.hw,\n\t[CLKID_VCLK2_DIV12]\t    = &meson8b_vclk2_div12_div_gate.hw,\n\t[CLKID_CTS_ENCT_SEL]\t    = &meson8b_cts_enct_sel.hw,\n\t[CLKID_CTS_ENCT]\t    = &meson8b_cts_enct.hw,\n\t[CLKID_CTS_ENCP_SEL]\t    = &meson8b_cts_encp_sel.hw,\n\t[CLKID_CTS_ENCP]\t    = &meson8b_cts_encp.hw,\n\t[CLKID_CTS_ENCI_SEL]\t    = &meson8b_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCI]\t    = &meson8b_cts_enci.hw,\n\t[CLKID_HDMI_TX_PIXEL_SEL]   = &meson8b_hdmi_tx_pixel_sel.hw,\n\t[CLKID_HDMI_TX_PIXEL]\t    = &meson8b_hdmi_tx_pixel.hw,\n\t[CLKID_CTS_ENCL_SEL]\t    = &meson8b_cts_encl_sel.hw,\n\t[CLKID_CTS_ENCL]\t    = &meson8b_cts_encl.hw,\n\t[CLKID_CTS_VDAC0_SEL]\t    = &meson8b_cts_vdac0_sel.hw,\n\t[CLKID_CTS_VDAC0]\t    = &meson8b_cts_vdac0.hw,\n\t[CLKID_HDMI_SYS_SEL]\t    = &meson8b_hdmi_sys_sel.hw,\n\t[CLKID_HDMI_SYS_DIV]\t    = &meson8b_hdmi_sys_div.hw,\n\t[CLKID_HDMI_SYS]\t    = &meson8b_hdmi_sys.hw,\n\t[CLKID_MALI_0_SEL]\t    = &meson8b_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t    = &meson8b_mali_0_div.hw,\n\t[CLKID_MALI_0]\t\t    = &meson8b_mali_0.hw,\n\t[CLKID_MALI_1_SEL]\t    = &meson8b_mali_1_sel.hw,\n\t[CLKID_MALI_1_DIV]\t    = &meson8b_mali_1_div.hw,\n\t[CLKID_MALI_1]\t\t    = &meson8b_mali_1.hw,\n\t[CLKID_MALI]\t\t    = &meson8b_mali.hw,\n\t[CLKID_GP_PLL_DCO]\t    = &meson8m2_gp_pll_dco.hw,\n\t[CLKID_GP_PLL]\t\t    = &meson8m2_gp_pll.hw,\n\t[CLKID_VPU_0_SEL]\t    = &meson8m2_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t    = &meson8b_vpu_0_div.hw,\n\t[CLKID_VPU_0]\t\t    = &meson8b_vpu_0.hw,\n\t[CLKID_VPU_1_SEL]\t    = &meson8m2_vpu_1_sel.hw,\n\t[CLKID_VPU_1_DIV]\t    = &meson8b_vpu_1_div.hw,\n\t[CLKID_VPU_1]\t\t    = &meson8b_vpu_1.hw,\n\t[CLKID_VPU]\t\t    = &meson8b_vpu.hw,\n\t[CLKID_VDEC_1_SEL]\t    = &meson8b_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_1_DIV]\t    = &meson8b_vdec_1_1_div.hw,\n\t[CLKID_VDEC_1_1]\t    = &meson8b_vdec_1_1.hw,\n\t[CLKID_VDEC_1_2_DIV]\t    = &meson8b_vdec_1_2_div.hw,\n\t[CLKID_VDEC_1_2]\t    = &meson8b_vdec_1_2.hw,\n\t[CLKID_VDEC_1]\t\t    = &meson8b_vdec_1.hw,\n\t[CLKID_VDEC_HCODEC_SEL]\t    = &meson8b_vdec_hcodec_sel.hw,\n\t[CLKID_VDEC_HCODEC_DIV]\t    = &meson8b_vdec_hcodec_div.hw,\n\t[CLKID_VDEC_HCODEC]\t    = &meson8b_vdec_hcodec.hw,\n\t[CLKID_VDEC_2_SEL]\t    = &meson8b_vdec_2_sel.hw,\n\t[CLKID_VDEC_2_DIV]\t    = &meson8b_vdec_2_div.hw,\n\t[CLKID_VDEC_2]\t\t    = &meson8b_vdec_2.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t    = &meson8b_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t    = &meson8b_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC_EN]\t    = &meson8b_vdec_hevc_en.hw,\n\t[CLKID_VDEC_HEVC]\t    = &meson8b_vdec_hevc.hw,\n\t[CLKID_CTS_AMCLK_SEL]\t    = &meson8b_cts_amclk_sel.hw,\n\t[CLKID_CTS_AMCLK_DIV]\t    = &meson8b_cts_amclk_div.hw,\n\t[CLKID_CTS_AMCLK]\t    = &meson8b_cts_amclk.hw,\n\t[CLKID_CTS_MCLK_I958_SEL]   = &meson8b_cts_mclk_i958_sel.hw,\n\t[CLKID_CTS_MCLK_I958_DIV]   = &meson8b_cts_mclk_i958_div.hw,\n\t[CLKID_CTS_MCLK_I958]\t    = &meson8b_cts_mclk_i958.hw,\n\t[CLKID_CTS_I958]\t    = &meson8b_cts_i958.hw,\n\t[CLKID_VID_PLL_LVDS_EN]\t    = &meson8b_vid_pll_lvds_en.hw,\n\t[CLKID_HDMI_PLL_DCO_IN]\t    = &hdmi_pll_dco_in.hw,\n};\n\nstatic struct clk_regmap *const meson8b_clk_regmaps[] = {\n\t&meson8b_clk81,\n\t&meson8b_ddr,\n\t&meson8b_dos,\n\t&meson8b_isa,\n\t&meson8b_pl301,\n\t&meson8b_periphs,\n\t&meson8b_spicc,\n\t&meson8b_i2c,\n\t&meson8b_sar_adc,\n\t&meson8b_smart_card,\n\t&meson8b_rng0,\n\t&meson8b_uart0,\n\t&meson8b_sdhc,\n\t&meson8b_stream,\n\t&meson8b_async_fifo,\n\t&meson8b_sdio,\n\t&meson8b_abuf,\n\t&meson8b_hiu_iface,\n\t&meson8b_assist_misc,\n\t&meson8b_spi,\n\t&meson8b_i2s_spdif,\n\t&meson8b_eth,\n\t&meson8b_demux,\n\t&meson8b_aiu_glue,\n\t&meson8b_iec958,\n\t&meson8b_i2s_out,\n\t&meson8b_amclk,\n\t&meson8b_aififo2,\n\t&meson8b_mixer,\n\t&meson8b_mixer_iface,\n\t&meson8b_adc,\n\t&meson8b_blkmv,\n\t&meson8b_aiu,\n\t&meson8b_uart1,\n\t&meson8b_g2d,\n\t&meson8b_usb0,\n\t&meson8b_usb1,\n\t&meson8b_reset,\n\t&meson8b_nand,\n\t&meson8b_dos_parser,\n\t&meson8b_usb,\n\t&meson8b_vdin1,\n\t&meson8b_ahb_arb0,\n\t&meson8b_efuse,\n\t&meson8b_boot_rom,\n\t&meson8b_ahb_data_bus,\n\t&meson8b_ahb_ctrl_bus,\n\t&meson8b_hdmi_intr_sync,\n\t&meson8b_hdmi_pclk,\n\t&meson8b_usb1_ddr_bridge,\n\t&meson8b_usb0_ddr_bridge,\n\t&meson8b_mmc_pclk,\n\t&meson8b_dvin,\n\t&meson8b_uart2,\n\t&meson8b_sana,\n\t&meson8b_vpu_intr,\n\t&meson8b_sec_ahb_ahb3_bridge,\n\t&meson8b_clk81_a9,\n\t&meson8b_vclk2_venci0,\n\t&meson8b_vclk2_venci1,\n\t&meson8b_vclk2_vencp0,\n\t&meson8b_vclk2_vencp1,\n\t&meson8b_gclk_venci_int,\n\t&meson8b_gclk_vencp_int,\n\t&meson8b_dac_clk,\n\t&meson8b_aoclk_gate,\n\t&meson8b_iec958_gate,\n\t&meson8b_enc480p,\n\t&meson8b_rng1,\n\t&meson8b_gclk_vencl_int,\n\t&meson8b_vclk2_venclmcc,\n\t&meson8b_vclk2_vencl,\n\t&meson8b_vclk2_other,\n\t&meson8b_edp,\n\t&meson8b_ao_media_cpu,\n\t&meson8b_ao_ahb_sram,\n\t&meson8b_ao_ahb_bus,\n\t&meson8b_ao_iface,\n\t&meson8b_mpeg_clk_div,\n\t&meson8b_mpeg_clk_sel,\n\t&meson8b_mpll0,\n\t&meson8b_mpll1,\n\t&meson8b_mpll2,\n\t&meson8b_mpll0_div,\n\t&meson8b_mpll1_div,\n\t&meson8b_mpll2_div,\n\t&meson8b_fixed_pll,\n\t&meson8b_sys_pll,\n\t&meson8b_cpu_in_sel,\n\t&meson8b_cpu_scale_div,\n\t&meson8b_cpu_scale_out_sel,\n\t&meson8b_cpu_clk,\n\t&meson8b_mpll_prediv,\n\t&meson8b_fclk_div2,\n\t&meson8b_fclk_div3,\n\t&meson8b_fclk_div4,\n\t&meson8b_fclk_div5,\n\t&meson8b_fclk_div7,\n\t&meson8b_nand_clk_sel,\n\t&meson8b_nand_clk_div,\n\t&meson8b_nand_clk_gate,\n\t&meson8b_fixed_pll_dco,\n\t&meson8b_hdmi_pll_dco,\n\t&meson8b_sys_pll_dco,\n\t&meson8b_apb_clk_sel,\n\t&meson8b_apb_clk_gate,\n\t&meson8b_periph_clk_sel,\n\t&meson8b_periph_clk_gate,\n\t&meson8b_axi_clk_sel,\n\t&meson8b_axi_clk_gate,\n\t&meson8b_l2_dram_clk_sel,\n\t&meson8b_l2_dram_clk_gate,\n\t&meson8b_hdmi_pll_lvds_out,\n\t&meson8b_hdmi_pll_hdmi_out,\n\t&meson8b_vid_pll_in_sel,\n\t&meson8b_vid_pll_in_en,\n\t&meson8b_vid_pll_pre_div,\n\t&meson8b_vid_pll_post_div,\n\t&meson8b_vid_pll,\n\t&meson8b_vid_pll_final_div,\n\t&meson8b_vclk_in_sel,\n\t&meson8b_vclk_in_en,\n\t&meson8b_vclk_en,\n\t&meson8b_vclk_div1_gate,\n\t&meson8b_vclk_div2_div_gate,\n\t&meson8b_vclk_div4_div_gate,\n\t&meson8b_vclk_div6_div_gate,\n\t&meson8b_vclk_div12_div_gate,\n\t&meson8b_vclk2_in_sel,\n\t&meson8b_vclk2_clk_in_en,\n\t&meson8b_vclk2_clk_en,\n\t&meson8b_vclk2_div1_gate,\n\t&meson8b_vclk2_div2_div_gate,\n\t&meson8b_vclk2_div4_div_gate,\n\t&meson8b_vclk2_div6_div_gate,\n\t&meson8b_vclk2_div12_div_gate,\n\t&meson8b_cts_enct_sel,\n\t&meson8b_cts_enct,\n\t&meson8b_cts_encp_sel,\n\t&meson8b_cts_encp,\n\t&meson8b_cts_enci_sel,\n\t&meson8b_cts_enci,\n\t&meson8b_hdmi_tx_pixel_sel,\n\t&meson8b_hdmi_tx_pixel,\n\t&meson8b_cts_encl_sel,\n\t&meson8b_cts_encl,\n\t&meson8b_cts_vdac0_sel,\n\t&meson8b_cts_vdac0,\n\t&meson8b_hdmi_sys_sel,\n\t&meson8b_hdmi_sys_div,\n\t&meson8b_hdmi_sys,\n\t&meson8b_mali_0_sel,\n\t&meson8b_mali_0_div,\n\t&meson8b_mali_0,\n\t&meson8b_mali_1_sel,\n\t&meson8b_mali_1_div,\n\t&meson8b_mali_1,\n\t&meson8b_mali,\n\t&meson8m2_gp_pll_dco,\n\t&meson8m2_gp_pll,\n\t&meson8b_vpu_0_sel,\n\t&meson8m2_vpu_0_sel,\n\t&meson8b_vpu_0_div,\n\t&meson8b_vpu_0,\n\t&meson8b_vpu_1_sel,\n\t&meson8m2_vpu_1_sel,\n\t&meson8b_vpu_1_div,\n\t&meson8b_vpu_1,\n\t&meson8b_vpu,\n\t&meson8b_vdec_1_sel,\n\t&meson8b_vdec_1_1_div,\n\t&meson8b_vdec_1_1,\n\t&meson8b_vdec_1_2_div,\n\t&meson8b_vdec_1_2,\n\t&meson8b_vdec_1,\n\t&meson8b_vdec_hcodec_sel,\n\t&meson8b_vdec_hcodec_div,\n\t&meson8b_vdec_hcodec,\n\t&meson8b_vdec_2_sel,\n\t&meson8b_vdec_2_div,\n\t&meson8b_vdec_2,\n\t&meson8b_vdec_hevc_sel,\n\t&meson8b_vdec_hevc_div,\n\t&meson8b_vdec_hevc_en,\n\t&meson8b_vdec_hevc,\n\t&meson8b_cts_amclk,\n\t&meson8b_cts_amclk_sel,\n\t&meson8b_cts_amclk_div,\n\t&meson8b_cts_mclk_i958_sel,\n\t&meson8b_cts_mclk_i958_div,\n\t&meson8b_cts_mclk_i958,\n\t&meson8b_cts_i958,\n\t&meson8b_vid_pll_lvds_en,\n};\n\nstatic const struct meson8b_clk_reset_line {\n\tu32 reg;\n\tu8 bit_idx;\n\tbool active_low;\n} meson8b_clk_reset_bits[] = {\n\t[CLKC_RESET_L2_CACHE_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 30,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_AXI_64_TO_128_BRIDGE_A5_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 29,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_SCU_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 28,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_CPU3_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 27,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_CPU2_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 26,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_CPU1_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 25,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_CPU0_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 24,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_A5_GLOBAL_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 18,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_A5_AXI_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 17,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_A5_ABP_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.bit_idx = 16,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_AXI_64_TO_128_BRIDGE_MMC_SOFT_RESET] = {\n\t\t.reg = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 30,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_VID_CLK_CNTL_SOFT_RESET] = {\n\t\t.reg = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 15,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_POST] = {\n\t\t.reg = HHI_VID_DIVIDER_CNTL,\n\t\t.bit_idx = 7,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_PRE] = {\n\t\t.reg = HHI_VID_DIVIDER_CNTL,\n\t\t.bit_idx = 3,\n\t\t.active_low = false,\n\t},\n\t[CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_POST] = {\n\t\t.reg = HHI_VID_DIVIDER_CNTL,\n\t\t.bit_idx = 1,\n\t\t.active_low = true,\n\t},\n\t[CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_PRE] = {\n\t\t.reg = HHI_VID_DIVIDER_CNTL,\n\t\t.bit_idx = 0,\n\t\t.active_low = true,\n\t},\n};\n\nstatic int meson8b_clk_reset_update(struct reset_controller_dev *rcdev,\n\t\t\t\t    unsigned long id, bool assert)\n{\n\tstruct meson8b_clk_reset *meson8b_clk_reset =\n\t\tcontainer_of(rcdev, struct meson8b_clk_reset, reset);\n\tconst struct meson8b_clk_reset_line *reset;\n\tunsigned int value = 0;\n\tunsigned long flags;\n\n\tif (id >= ARRAY_SIZE(meson8b_clk_reset_bits))\n\t\treturn -EINVAL;\n\n\treset = &meson8b_clk_reset_bits[id];\n\n\tif (assert != reset->active_low)\n\t\tvalue = BIT(reset->bit_idx);\n\n\tspin_lock_irqsave(&meson_clk_lock, flags);\n\n\tregmap_update_bits(meson8b_clk_reset->regmap, reset->reg,\n\t\t\t   BIT(reset->bit_idx), value);\n\n\tspin_unlock_irqrestore(&meson_clk_lock, flags);\n\n\treturn 0;\n}\n\nstatic int meson8b_clk_reset_assert(struct reset_controller_dev *rcdev,\n\t\t\t\t     unsigned long id)\n{\n\treturn meson8b_clk_reset_update(rcdev, id, true);\n}\n\nstatic int meson8b_clk_reset_deassert(struct reset_controller_dev *rcdev,\n\t\t\t\t       unsigned long id)\n{\n\treturn meson8b_clk_reset_update(rcdev, id, false);\n}\n\nstatic const struct reset_control_ops meson8b_clk_reset_ops = {\n\t.assert = meson8b_clk_reset_assert,\n\t.deassert = meson8b_clk_reset_deassert,\n};\n\nstruct meson8b_nb_data {\n\tstruct notifier_block nb;\n\tstruct clk_hw *cpu_clk;\n};\n\nstatic int meson8b_cpu_clk_notifier_cb(struct notifier_block *nb,\n\t\t\t\t       unsigned long event, void *data)\n{\n\tstruct meson8b_nb_data *nb_data =\n\t\tcontainer_of(nb, struct meson8b_nb_data, nb);\n\tstruct clk_hw *parent_clk;\n\tint ret;\n\n\tswitch (event) {\n\tcase PRE_RATE_CHANGE:\n\t\t \n\t\tparent_clk = clk_hw_get_parent_by_index(nb_data->cpu_clk, 0);\n\t\tbreak;\n\n\tcase POST_RATE_CHANGE:\n\t\t \n\t\tparent_clk = clk_hw_get_parent_by_index(nb_data->cpu_clk, 1);\n\t\tbreak;\n\n\tdefault:\n\t\treturn NOTIFY_DONE;\n\t}\n\n\tret = clk_hw_set_parent(nb_data->cpu_clk, parent_clk);\n\tif (ret)\n\t\treturn notifier_from_errno(ret);\n\n\tudelay(100);\n\n\treturn NOTIFY_OK;\n}\n\nstatic struct meson8b_nb_data meson8b_cpu_nb_data = {\n\t.nb.notifier_call = meson8b_cpu_clk_notifier_cb,\n};\n\nstatic struct meson_clk_hw_data meson8_clks = {\n\t.hws = meson8_hw_clks,\n\t.num = ARRAY_SIZE(meson8_hw_clks),\n};\n\nstatic struct meson_clk_hw_data meson8b_clks = {\n\t.hws = meson8b_hw_clks,\n\t.num = ARRAY_SIZE(meson8b_hw_clks),\n};\n\nstatic struct meson_clk_hw_data meson8m2_clks = {\n\t.hws = meson8m2_hw_clks,\n\t.num = ARRAY_SIZE(meson8m2_hw_clks),\n};\n\nstatic void __init meson8b_clkc_init_common(struct device_node *np,\n\t\t\t\t\t    struct meson_clk_hw_data *hw_clks)\n{\n\tstruct meson8b_clk_reset *rstc;\n\tstruct device_node *parent_np;\n\tconst char *notifier_clk_name;\n\tstruct clk *notifier_clk;\n\tstruct regmap *map;\n\tint i, ret;\n\n\tparent_np = of_get_parent(np);\n\tmap = syscon_node_to_regmap(parent_np);\n\tof_node_put(parent_np);\n\tif (IS_ERR(map)) {\n\t\tpr_err(\"failed to get HHI regmap - Trying obsolete regs\\n\");\n\t\treturn;\n\t}\n\n\trstc = kzalloc(sizeof(*rstc), GFP_KERNEL);\n\tif (!rstc)\n\t\treturn;\n\n\t \n\trstc->regmap = map;\n\trstc->reset.ops = &meson8b_clk_reset_ops;\n\trstc->reset.nr_resets = ARRAY_SIZE(meson8b_clk_reset_bits);\n\trstc->reset.of_node = np;\n\tret = reset_controller_register(&rstc->reset);\n\tif (ret) {\n\t\tpr_err(\"%s: Failed to register clkc reset controller: %d\\n\",\n\t\t       __func__, ret);\n\t\treturn;\n\t}\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(meson8b_clk_regmaps); i++)\n\t\tmeson8b_clk_regmaps[i]->map = map;\n\n\t \n\tfor (i = CLKID_PLL_FIXED; i < hw_clks->num; i++) {\n\t\t \n\t\tif (!hw_clks->hws[i])\n\t\t\tcontinue;\n\n\t\tret = of_clk_hw_register(np, hw_clks->hws[i]);\n\t\tif (ret)\n\t\t\treturn;\n\t}\n\n\tmeson8b_cpu_nb_data.cpu_clk = hw_clks->hws[CLKID_CPUCLK];\n\n\t \n\tnotifier_clk_name = clk_hw_get_name(&meson8b_cpu_scale_out_sel.hw);\n\tnotifier_clk = __clk_lookup(notifier_clk_name);\n\tret = clk_notifier_register(notifier_clk, &meson8b_cpu_nb_data.nb);\n\tif (ret) {\n\t\tpr_err(\"%s: failed to register the CPU clock notifier\\n\",\n\t\t       __func__);\n\t\treturn;\n\t}\n\n\tret = of_clk_add_hw_provider(np, meson_clk_hw_get, hw_clks);\n\tif (ret)\n\t\tpr_err(\"%s: failed to register clock provider\\n\", __func__);\n}\n\nstatic void __init meson8_clkc_init(struct device_node *np)\n{\n\treturn meson8b_clkc_init_common(np, &meson8_clks);\n}\n\nstatic void __init meson8b_clkc_init(struct device_node *np)\n{\n\treturn meson8b_clkc_init_common(np, &meson8b_clks);\n}\n\nstatic void __init meson8m2_clkc_init(struct device_node *np)\n{\n\treturn meson8b_clkc_init_common(np, &meson8m2_clks);\n}\n\nCLK_OF_DECLARE_DRIVER(meson8_clkc, \"amlogic,meson8-clkc\",\n\t\t      meson8_clkc_init);\nCLK_OF_DECLARE_DRIVER(meson8b_clkc, \"amlogic,meson8b-clkc\",\n\t\t      meson8b_clkc_init);\nCLK_OF_DECLARE_DRIVER(meson8m2_clkc, \"amlogic,meson8m2-clkc\",\n\t\t      meson8m2_clkc_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}