#ifndef tiran____GC_FEATURES_H__
#define tiran____GC_FEATURES_H__
#define tiran__GPU__GC__VARIANT tiran
#define tiran__GPU__GC__VARIANT__TIRAN 1
#define tiran__GC__VARIANT tiran
#define tiran__GC__VARIANT__TIRAN 1
#define tiran__GPU__GC__NUM_SE 4
#define tiran__GPU__GC__NUM_SE__4 1
#define tiran__GPU__GC__NUM_SE__0_PRESENT 1
#define tiran__GPU__GC__NUM_SE__1_PRESENT 1
#define tiran__GPU__GC__NUM_SE__2_PRESENT 1
#define tiran__GPU__GC__NUM_SE__3_PRESENT 1
#define tiran__GC__NUM_SE 4
#define tiran__GC__NUM_SE__4 1
#define tiran__GC__NUM_SE__0_PRESENT 1
#define tiran__GC__NUM_SE__1_PRESENT 1
#define tiran__GC__NUM_SE__2_PRESENT 1
#define tiran__GC__NUM_SE__3_PRESENT 1
#define tiran__GPU__GC__NUM_SH_PER_SE 1
#define tiran__GPU__GC__NUM_SH_PER_SE__1 1
#define tiran__GPU__GC__NUM_SH_PER_SE__0_PRESENT 1
#define tiran__GC__NUM_SH_PER_SE 1
#define tiran__GC__NUM_SH_PER_SE__1 1
#define tiran__GC__NUM_SH_PER_SE__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_SE 2
#define tiran__GPU__GC__NUM_RB_PER_SE__2 1
#define tiran__GPU__GC__NUM_RB_PER_SE__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_SE__1_PRESENT 1
#define tiran__GC__NUM_RB_PER_SE 2
#define tiran__GC__NUM_RB_PER_SE__2 1
#define tiran__GC__NUM_RB_PER_SE__0_PRESENT 1
#define tiran__GC__NUM_RB_PER_SE__1_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SH 7
#define tiran__GPU__GC__NUM_CU_PER_SH__7 1
#define tiran__GPU__GC__NUM_CU_PER_SH__0_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SH__1_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SH__2_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SH__3_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SH__4_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SH__5_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SH__6_PRESENT 1
#define tiran__GC__NUM_CU_PER_SH 7
#define tiran__GC__NUM_CU_PER_SH__7 1
#define tiran__GC__NUM_CU_PER_SH__0_PRESENT 1
#define tiran__GC__NUM_CU_PER_SH__1_PRESENT 1
#define tiran__GC__NUM_CU_PER_SH__2_PRESENT 1
#define tiran__GC__NUM_CU_PER_SH__3_PRESENT 1
#define tiran__GC__NUM_CU_PER_SH__4_PRESENT 1
#define tiran__GC__NUM_CU_PER_SH__5_PRESENT 1
#define tiran__GC__NUM_CU_PER_SH__6_PRESENT 1
#define tiran__GPU__GC__WAVE_SIZE 64
#define tiran__GPU__GC__WAVE_SIZE__64 1
#define tiran__GC__WAVE_SIZE 64
#define tiran__GC__WAVE_SIZE__64 1
#define tiran__GPU__GC__NUM_CP_RINGS 3
#define tiran__GPU__GC__NUM_CP_RINGS__3 1
#define tiran__GPU__GC__NUM_CP_RINGS__0_PRESENT 1
#define tiran__GPU__GC__NUM_CP_RINGS__1_PRESENT 1
#define tiran__GPU__GC__NUM_CP_RINGS__2_PRESENT 1
#define tiran__GC__NUM_CP_RINGS 3
#define tiran__GC__NUM_CP_RINGS__3 1
#define tiran__GC__NUM_CP_RINGS__0_PRESENT 1
#define tiran__GC__NUM_CP_RINGS__1_PRESENT 1
#define tiran__GC__NUM_CP_RINGS__2_PRESENT 1
#define tiran__GPU__GC__NUM_ME 2
#define tiran__GPU__GC__NUM_ME__2 1
#define tiran__GPU__GC__NUM_ME__0_PRESENT 1
#define tiran__GPU__GC__NUM_ME__1_PRESENT 1
#define tiran__GC__NUM_ME 2
#define tiran__GC__NUM_ME__2 1
#define tiran__GC__NUM_ME__0_PRESENT 1
#define tiran__GC__NUM_ME__1_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME0 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME0__1 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME0__0_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PER_ME0 1
#define tiran__GC__NUM_ME_PIPES_PER_ME0__1 1
#define tiran__GC__NUM_ME_PIPES_PER_ME0__0_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME0 1
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME0__1 1
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME0__0_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PTR_ME0 1
#define tiran__GC__NUM_ME_PIPES_PTR_ME0__1 1
#define tiran__GC__NUM_ME_PIPES_PTR_ME0__0_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME1 4
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME1__4 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME1__0_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME1__1_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME1__2_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME1__3_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PER_ME1 4
#define tiran__GC__NUM_ME_PIPES_PER_ME1__4 1
#define tiran__GC__NUM_ME_PIPES_PER_ME1__0_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PER_ME1__1_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PER_ME1__2_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PER_ME1__3_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME1 2
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME1__2 1
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME1__0_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME1__1_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PTR_ME1 2
#define tiran__GC__NUM_ME_PIPES_PTR_ME1__2 1
#define tiran__GC__NUM_ME_PIPES_PTR_ME1__0_PRESENT 1
#define tiran__GC__NUM_ME_PIPES_PTR_ME1__1_PRESENT 1
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME2 0
#define tiran__GPU__GC__NUM_ME_PIPES_PER_ME2__0 1
#define tiran__GC__NUM_ME_PIPES_PER_ME2 0
#define tiran__GC__NUM_ME_PIPES_PER_ME2__0 1
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME2 0
#define tiran__GPU__GC__NUM_ME_PIPES_PTR_ME2__0 1
#define tiran__GC__NUM_ME_PIPES_PTR_ME2 0
#define tiran__GC__NUM_ME_PIPES_PTR_ME2__0 1
#define tiran__GPU__GC__NUM_COMPUTE_PIPES_PER_ME0 1
#define tiran__GPU__GC__NUM_COMPUTE_PIPES_PER_ME0__1 1
#define tiran__GPU__GC__NUM_COMPUTE_PIPES_PER_ME0__0_PRESENT 1
#define tiran__GC__NUM_COMPUTE_PIPES_PER_ME0 1
#define tiran__GC__NUM_COMPUTE_PIPES_PER_ME0__1 1
#define tiran__GC__NUM_COMPUTE_PIPES_PER_ME0__0_PRESENT 1
#define tiran__GPU__GC__NUM_COMPUTE_PIPES_PTR_ME0 1
#define tiran__GPU__GC__NUM_COMPUTE_PIPES_PTR_ME0__1 1
#define tiran__GPU__GC__NUM_COMPUTE_PIPES_PTR_ME0__0_PRESENT 1
#define tiran__GC__NUM_COMPUTE_PIPES_PTR_ME0 1
#define tiran__GC__NUM_COMPUTE_PIPES_PTR_ME0__1 1
#define tiran__GC__NUM_COMPUTE_PIPES_PTR_ME0__0_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME0_PIPE 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME0_PIPE__1 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME0_PIPE__0_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME0_PIPE 1
#define tiran__GC__NUM_QUEUES_PER_ME0_PIPE__1 1
#define tiran__GC__NUM_QUEUES_PER_ME0_PIPE__0_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE 8
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__8 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__0_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__1_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__2_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__3_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__4_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__5_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__6_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME1_PIPE__7_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE 8
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__8 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__0_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__1_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__2_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__3_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__4_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__5_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__6_PRESENT 1
#define tiran__GC__NUM_QUEUES_PER_ME1_PIPE__7_PRESENT 1
#define tiran__GPU__GC__NUM_QUEUES_PER_ME2_PIPE 0
#define tiran__GPU__GC__NUM_QUEUES_PER_ME2_PIPE__0 1
#define tiran__GC__NUM_QUEUES_PER_ME2_PIPE 0
#define tiran__GC__NUM_QUEUES_PER_ME2_PIPE__0 1
#define tiran__GPU__GC__UCODE_RAM_DEPTH_CE 2048
#define tiran__GPU__GC__UCODE_RAM_DEPTH_CE__2048 1
#define tiran__GC__UCODE_RAM_DEPTH_CE 2048
#define tiran__GC__UCODE_RAM_DEPTH_CE__2048 1
#define tiran__GPU__GC__UCODE_RAM_ADDR_CE 11
#define tiran__GPU__GC__UCODE_RAM_ADDR_CE__11 1
#define tiran__GC__UCODE_RAM_ADDR_CE 11
#define tiran__GC__UCODE_RAM_ADDR_CE__11 1
#define tiran__GPU__GC__UCODE_RAM_DEPTH_PFP 2048
#define tiran__GPU__GC__UCODE_RAM_DEPTH_PFP__2048 1
#define tiran__GC__UCODE_RAM_DEPTH_PFP 2048
#define tiran__GC__UCODE_RAM_DEPTH_PFP__2048 1
#define tiran__GPU__GC__UCODE_RAM_ADDR_PFP 11
#define tiran__GPU__GC__UCODE_RAM_ADDR_PFP__11 1
#define tiran__GC__UCODE_RAM_ADDR_PFP 11
#define tiran__GC__UCODE_RAM_ADDR_PFP__11 1
#define tiran__GPU__GC__UCODE_RAM_DEPTH_ME 2048
#define tiran__GPU__GC__UCODE_RAM_DEPTH_ME__2048 1
#define tiran__GC__UCODE_RAM_DEPTH_ME 2048
#define tiran__GC__UCODE_RAM_DEPTH_ME__2048 1
#define tiran__GPU__GC__UCODE_RAM_ADDR_ME 11
#define tiran__GPU__GC__UCODE_RAM_ADDR_ME__11 1
#define tiran__GC__UCODE_RAM_ADDR_ME 11
#define tiran__GC__UCODE_RAM_ADDR_ME__11 1
#define tiran__GPU__GC__UCODE_RAM_DEPTH_MEC 4096
#define tiran__GPU__GC__UCODE_RAM_DEPTH_MEC__4096 1
#define tiran__GC__UCODE_RAM_DEPTH_MEC 4096
#define tiran__GC__UCODE_RAM_DEPTH_MEC__4096 1
#define tiran__GPU__GC__UCODE_RAM_ADDR_MEC 12
#define tiran__GPU__GC__UCODE_RAM_ADDR_MEC__12 1
#define tiran__GC__UCODE_RAM_ADDR_MEC 12
#define tiran__GC__UCODE_RAM_ADDR_MEC__12 1
#define tiran__GPU__GC__NUM_SC_PER_SE 1
#define tiran__GPU__GC__NUM_SC_PER_SE__1 1
#define tiran__GPU__GC__NUM_SC_PER_SE__0_PRESENT 1
#define tiran__GC__NUM_SC_PER_SE 1
#define tiran__GC__NUM_SC_PER_SE__1 1
#define tiran__GC__NUM_SC_PER_SE__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_SH 2
#define tiran__GPU__GC__NUM_RB_PER_SH__2 1
#define tiran__GC__NUM_RB_PER_SH 2
#define tiran__GC__NUM_RB_PER_SH__2 1
#define tiran__GPU__GC__NUM_SH_PER_SC 1
#define tiran__GPU__GC__NUM_SH_PER_SC__1 1
#define tiran__GC__NUM_SH_PER_SC 1
#define tiran__GC__NUM_SH_PER_SC__1 1
#define tiran__GPU__GC__NUM_BCI_PER_SE 1
#define tiran__GPU__GC__NUM_BCI_PER_SE__1 1
#define tiran__GPU__GC__NUM_BCI_PER_SE__0_PRESENT 1
#define tiran__GC__NUM_BCI_PER_SE 1
#define tiran__GC__NUM_BCI_PER_SE__1 1
#define tiran__GC__NUM_BCI_PER_SE__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_SC 2
#define tiran__GPU__GC__NUM_RB_PER_SC__2 1
#define tiran__GPU__GC__NUM_RB_PER_SC__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_SC__1_PRESENT 1
#define tiran__GC__NUM_RB_PER_SC 2
#define tiran__GC__NUM_RB_PER_SC__2 1
#define tiran__GC__NUM_RB_PER_SC__0_PRESENT 1
#define tiran__GC__NUM_RB_PER_SC__1_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_PACKER 2
#define tiran__GPU__GC__NUM_RB_PER_PACKER__2 1
#define tiran__GPU__GC__NUM_RB_PER_PACKER__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_PACKER__1_PRESENT 1
#define tiran__GC__NUM_RB_PER_PACKER 2
#define tiran__GC__NUM_RB_PER_PACKER__2 1
#define tiran__GC__NUM_RB_PER_PACKER__0_PRESENT 1
#define tiran__GC__NUM_RB_PER_PACKER__1_PRESENT 1
#define tiran__GPU__GC__NUM_PACKER_PER_SC 1
#define tiran__GPU__GC__NUM_PACKER_PER_SC__1 1
#define tiran__GPU__GC__NUM_PACKER_PER_SC__0_PRESENT 1
#define tiran__GC__NUM_PACKER_PER_SC 1
#define tiran__GC__NUM_PACKER_PER_SC__1 1
#define tiran__GC__NUM_PACKER_PER_SC__0_PRESENT 1
#define tiran__GPU__GC__NUM_DB_PER_PACKER 2
#define tiran__GPU__GC__NUM_DB_PER_PACKER__2 1
#define tiran__GPU__GC__NUM_DB_PER_PACKER__0_PRESENT 1
#define tiran__GPU__GC__NUM_DB_PER_PACKER__1_PRESENT 1
#define tiran__GC__NUM_DB_PER_PACKER 2
#define tiran__GC__NUM_DB_PER_PACKER__2 1
#define tiran__GC__NUM_DB_PER_PACKER__0_PRESENT 1
#define tiran__GC__NUM_DB_PER_PACKER__1_PRESENT 1
#define tiran__GPU__GC__NUM_PACKER_PER_SE 1
#define tiran__GPU__GC__NUM_PACKER_PER_SE__1 1
#define tiran__GPU__GC__NUM_PACKER_PER_SE__0_PRESENT 1
#define tiran__GC__NUM_PACKER_PER_SE 1
#define tiran__GC__NUM_PACKER_PER_SE__1 1
#define tiran__GC__NUM_PACKER_PER_SE__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_SX 2
#define tiran__GPU__GC__NUM_RB_PER_SX__2 1
#define tiran__GPU__GC__NUM_RB_PER_SX__0_PRESENT 1
#define tiran__GPU__GC__NUM_RB_PER_SX__1_PRESENT 1
#define tiran__GC__NUM_RB_PER_SX 2
#define tiran__GC__NUM_RB_PER_SX__2 1
#define tiran__GC__NUM_RB_PER_SX__0_PRESENT 1
#define tiran__GC__NUM_RB_PER_SX__1_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SE 7
#define tiran__GPU__GC__NUM_CU_PER_SE__7 1
#define tiran__GPU__GC__NUM_CU_PER_SE__0_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SE__1_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SE__2_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SE__3_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SE__4_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SE__5_PRESENT 1
#define tiran__GPU__GC__NUM_CU_PER_SE__6_PRESENT 1
#define tiran__GC__NUM_CU_PER_SE 7
#define tiran__GC__NUM_CU_PER_SE__7 1
#define tiran__GC__NUM_CU_PER_SE__0_PRESENT 1
#define tiran__GC__NUM_CU_PER_SE__1_PRESENT 1
#define tiran__GC__NUM_CU_PER_SE__2_PRESENT 1
#define tiran__GC__NUM_CU_PER_SE__3_PRESENT 1
#define tiran__GC__NUM_CU_PER_SE__4_PRESENT 1
#define tiran__GC__NUM_CU_PER_SE__5_PRESENT 1
#define tiran__GC__NUM_CU_PER_SE__6_PRESENT 1
#define tiran__GPU__GC__MAX_NUMBER_WAVES 1120
#define tiran__GPU__GC__MAX_NUMBER_WAVES__1120 1
#define tiran__GC__MAX_NUMBER_WAVES 1120
#define tiran__GC__MAX_NUMBER_WAVES__1120 1
#define tiran__GPU__GC__MAX_NUMBER_WAVES_PER_PACKER 280
#define tiran__GPU__GC__MAX_NUMBER_WAVES_PER_PACKER__280 1
#define tiran__GC__MAX_NUMBER_WAVES_PER_PACKER 280
#define tiran__GC__MAX_NUMBER_WAVES_PER_PACKER__280 1
#define tiran__GPU__GC__MAX_NUMBER_PIX_WAVES 1120
#define tiran__GPU__GC__MAX_NUMBER_PIX_WAVES__1120 1
#define tiran__GC__MAX_NUMBER_PIX_WAVES 1120
#define tiran__GC__MAX_NUMBER_PIX_WAVES__1120 1
#define tiran__GPU__GC__MAX_WAVE_ID_PER_PACKER 279
#define tiran__GPU__GC__MAX_WAVE_ID_PER_PACKER__279 1
#define tiran__GC__MAX_WAVE_ID_PER_PACKER 279
#define tiran__GC__MAX_WAVE_ID_PER_PACKER__279 1
#define tiran__GPU__GC__MAX_WAVE_ID 1119
#define tiran__GPU__GC__MAX_WAVE_ID__1119 1
#define tiran__GC__MAX_WAVE_ID 1119
#define tiran__GC__MAX_WAVE_ID__1119 1
#define tiran__GPU__GC__NUM_WAVES_PER_SIMD 10
#define tiran__GPU__GC__NUM_WAVES_PER_SIMD__10 1
#define tiran__GC__NUM_WAVES_PER_SIMD 10
#define tiran__GC__NUM_WAVES_PER_SIMD__10 1
#define tiran__GPU__SQ__NUM_WAVES_PER_SIMD 10
#define tiran__GPU__SQ__NUM_WAVES_PER_SIMD__10 1
#define tiran__GPU__GC__THREAD_GROUPS_PER_CU 16
#define tiran__GPU__GC__THREAD_GROUPS_PER_CU__16 1
#define tiran__GC__THREAD_GROUPS_PER_CU 16
#define tiran__GC__THREAD_GROUPS_PER_CU__16 1
#define tiran__GPU__SQ__THREAD_GROUPS_PER_CU 16
#define tiran__GPU__SQ__THREAD_GROUPS_PER_CU__16 1
#define tiran__GPU__GC__NUM_PERF_CNTRS 8
#define tiran__GPU__GC__NUM_PERF_CNTRS__8 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__0_PRESENT 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__1_PRESENT 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__2_PRESENT 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__3_PRESENT 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__4_PRESENT 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__5_PRESENT 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__6_PRESENT 1
#define tiran__GPU__GC__NUM_PERF_CNTRS__7_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS 8
#define tiran__GC__NUM_PERF_CNTRS__8 1
#define tiran__GC__NUM_PERF_CNTRS__0_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS__1_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS__2_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS__3_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS__4_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS__5_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS__6_PRESENT 1
#define tiran__GC__NUM_PERF_CNTRS__7_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS 8
#define tiran__GPU__SQ__NUM_PERF_CNTRS__8 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__0_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__1_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__2_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__3_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__4_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__5_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__6_PRESENT 1
#define tiran__GPU__SQ__NUM_PERF_CNTRS__7_PRESENT 1
#define tiran__GPU__GC__NUM_SGPR_PER_SIMD 512
#define tiran__GPU__GC__NUM_SGPR_PER_SIMD__512 1
#define tiran__GC__NUM_SGPR_PER_SIMD 512
#define tiran__GC__NUM_SGPR_PER_SIMD__512 1
#define tiran__GPU__SQ__NUM_SGPR_PER_SIMD 512
#define tiran__GPU__SQ__NUM_SGPR_PER_SIMD__512 1
#define tiran__GPU__GC__USE_SV_PACKAGES 0
#define tiran__GPU__GC__USE_SV_PACKAGES__0 1
#define tiran__GC__USE_SV_PACKAGES 0
#define tiran__GC__USE_SV_PACKAGES__0 1
#define tiran__GPU__SQ__USE_SV_PACKAGES 0
#define tiran__GPU__SQ__USE_SV_PACKAGES__0 1
#define tiran__GPU__GC__NUM_BANK 4
#define tiran__GPU__GC__NUM_BANK__4 1
#define tiran__GPU__GC__NUM_BANK__0_PRESENT 1
#define tiran__GPU__GC__NUM_BANK__1_PRESENT 1
#define tiran__GPU__GC__NUM_BANK__2_PRESENT 1
#define tiran__GPU__GC__NUM_BANK__3_PRESENT 1
#define tiran__GC__NUM_BANK 4
#define tiran__GC__NUM_BANK__4 1
#define tiran__GC__NUM_BANK__0_PRESENT 1
#define tiran__GC__NUM_BANK__1_PRESENT 1
#define tiran__GC__NUM_BANK__2_PRESENT 1
#define tiran__GC__NUM_BANK__3_PRESENT 1
#define tiran__GPU__SQC__NUM_BANK 4
#define tiran__GPU__SQC__NUM_BANK__4 1
#define tiran__GPU__SQC__NUM_BANK__0_PRESENT 1
#define tiran__GPU__SQC__NUM_BANK__1_PRESENT 1
#define tiran__GPU__SQC__NUM_BANK__2_PRESENT 1
#define tiran__GPU__SQC__NUM_BANK__3_PRESENT 1
#define tiran__GPU__GC__INST_CACHE_BANK_SIZE_KBYTES 8
#define tiran__GPU__GC__INST_CACHE_BANK_SIZE_KBYTES__8 1
#define tiran__GC__INST_CACHE_BANK_SIZE_KBYTES 8
#define tiran__GC__INST_CACHE_BANK_SIZE_KBYTES__8 1
#define tiran__GPU__SQC__INST_CACHE_BANK_SIZE_KBYTES 8
#define tiran__GPU__SQC__INST_CACHE_BANK_SIZE_KBYTES__8 1
#define tiran__GPU__GC__DATA_CACHE_BANK_SIZE_KBYTES 4
#define tiran__GPU__GC__DATA_CACHE_BANK_SIZE_KBYTES__4 1
#define tiran__GC__DATA_CACHE_BANK_SIZE_KBYTES 4
#define tiran__GC__DATA_CACHE_BANK_SIZE_KBYTES__4 1
#define tiran__GPU__SQC__DATA_CACHE_BANK_SIZE_KBYTES 4
#define tiran__GPU__SQC__DATA_CACHE_BANK_SIZE_KBYTES__4 1
#define tiran__GPU__GC__DIDT_PRESENT 1
#define tiran__GPU__GC__DIDT_PRESENT__1 1
#define tiran__GC__DIDT_PRESENT 1
#define tiran__GC__DIDT_PRESENT__1 1
#define tiran__GPU__GC__CAC_PRESENT 1
#define tiran__GPU__GC__CAC_PRESENT__1 1
#define tiran__GC__CAC_PRESENT 1
#define tiran__GC__CAC_PRESENT__1 1
#define tiran__GPU__SQ__CAC_PRESENT 1
#define tiran__GPU__SQ__CAC_PRESENT__1 1
#define tiran__GPU__GC__SH_SQC0_POSN_AFTER_SQ 1
#define tiran__GPU__GC__SH_SQC0_POSN_AFTER_SQ__1 1
#define tiran__GC__SH_SQC0_POSN_AFTER_SQ 1
#define tiran__GC__SH_SQC0_POSN_AFTER_SQ__1 1
#define tiran__GPU__SQC__SH_SQC0_POSN_AFTER_SQ 1
#define tiran__GPU__SQC__SH_SQC0_POSN_AFTER_SQ__1 1
#define tiran__GPU__GC__TC_SQC0_POSN_OVERRIDE 99
#define tiran__GPU__GC__TC_SQC0_POSN_OVERRIDE__99 1
#define tiran__GC__TC_SQC0_POSN_OVERRIDE 99
#define tiran__GC__TC_SQC0_POSN_OVERRIDE__99 1
#define tiran__GPU__SQC__TC_SQC0_POSN_OVERRIDE 99
#define tiran__GPU__SQC__TC_SQC0_POSN_OVERRIDE__99 1
#define tiran__GPU__GC__SH_SQC1_POSN_AFTER_SQ 4
#define tiran__GPU__GC__SH_SQC1_POSN_AFTER_SQ__4 1
#define tiran__GC__SH_SQC1_POSN_AFTER_SQ 4
#define tiran__GC__SH_SQC1_POSN_AFTER_SQ__4 1
#define tiran__GPU__SQC__SH_SQC1_POSN_AFTER_SQ 4
#define tiran__GPU__SQC__SH_SQC1_POSN_AFTER_SQ__4 1
#define tiran__GPU__GC__TC_SQC1_POSN_OVERRIDE 99
#define tiran__GPU__GC__TC_SQC1_POSN_OVERRIDE__99 1
#define tiran__GC__TC_SQC1_POSN_OVERRIDE 99
#define tiran__GC__TC_SQC1_POSN_OVERRIDE__99 1
#define tiran__GPU__SQC__TC_SQC1_POSN_OVERRIDE 99
#define tiran__GPU__SQC__TC_SQC1_POSN_OVERRIDE__99 1
#define tiran__GPU__GC__GDS_EXISTS 1
#define tiran__GPU__GC__GDS_EXISTS__1 1
#define tiran__GC__GDS_EXISTS 1
#define tiran__GC__GDS_EXISTS__1 1
#define tiran__GPU__GC__DISPATCH_DRAW 0
#define tiran__GPU__GC__DISPATCH_DRAW__0 1
#define tiran__GC__DISPATCH_DRAW 0
#define tiran__GC__DISPATCH_DRAW__0 1
#define tiran__GPU__GC__IA_TC_CLIENT_EXISTS 0
#define tiran__GPU__GC__IA_TC_CLIENT_EXISTS__0 1
#define tiran__GC__IA_TC_CLIENT_EXISTS 0
#define tiran__GC__IA_TC_CLIENT_EXISTS__0 1
#define tiran__GPU__GC__RB_REDUNDANCY 1
#define tiran__GPU__GC__RB_REDUNDANCY__1 1
#define tiran__GC__RB_REDUNDANCY 1
#define tiran__GC__RB_REDUNDANCY__1 1
#define tiran__GPU__GC__NUM_SPARE_RBS 2
#define tiran__GPU__GC__NUM_SPARE_RBS__2 1
#define tiran__GPU__GC__NUM_SPARE_RBS__0_PRESENT 1
#define tiran__GPU__GC__NUM_SPARE_RBS__1_PRESENT 1
#define tiran__GC__NUM_SPARE_RBS 2
#define tiran__GC__NUM_SPARE_RBS__2 1
#define tiran__GC__NUM_SPARE_RBS__0_PRESENT 1
#define tiran__GC__NUM_SPARE_RBS__1_PRESENT 1
#define tiran__GPU__GC__SC_DOES_RB_REDUNDANCY 0
#define tiran__GPU__GC__SC_DOES_RB_REDUNDANCY__0 1
#define tiran__GC__SC_DOES_RB_REDUNDANCY 0
#define tiran__GC__SC_DOES_RB_REDUNDANCY__0 1
#define tiran__GPU__GC__MEM_ADDR_BITS 40
#define tiran__GPU__GC__MEM_ADDR_BITS__40 1
#define tiran__GC__MEM_ADDR_BITS 40
#define tiran__GC__MEM_ADDR_BITS__40 1
#define tiran__GPU__GC__MEM_ADDR_BITS_ATC 40
#define tiran__GPU__GC__MEM_ADDR_BITS_ATC__40 1
#define tiran__GC__MEM_ADDR_BITS_ATC 40
#define tiran__GC__MEM_ADDR_BITS_ATC__40 1
#define tiran__GPU__GC__ATC 0
#define tiran__GPU__GC__ATC__0 1
#define tiran__GC__ATC 0
#define tiran__GC__ATC__0 1
#define tiran__GPU__GC__ORTHOGONAL_MTYPE 0
#define tiran__GPU__GC__ORTHOGONAL_MTYPE__0 1
#define tiran__GC__ORTHOGONAL_MTYPE 0
#define tiran__GC__ORTHOGONAL_MTYPE__0 1
#define tiran__GPU__GC__NEW_VERTEX_VECTOR_ORDER 0
#define tiran__GPU__GC__NEW_VERTEX_VECTOR_ORDER__0 1
#define tiran__GC__NEW_VERTEX_VECTOR_ORDER 0
#define tiran__GC__NEW_VERTEX_VECTOR_ORDER__0 1
#define tiran__GPU__GC__NUM_INTERPS 1
#define tiran__GPU__GC__NUM_INTERPS__1 1
#define tiran__GC__NUM_INTERPS 1
#define tiran__GC__NUM_INTERPS__1 1
#define tiran__GPU__GC__HZ_PRESENT 1
#define tiran__GPU__GC__HZ_PRESENT__1 1
#define tiran__GC__HZ_PRESENT 1
#define tiran__GC__HZ_PRESENT__1 1
#define tiran__GPU__GC__NUM_OCCLUSION_COUNTERS 2
#define tiran__GPU__GC__NUM_OCCLUSION_COUNTERS__2 1
#define tiran__GC__NUM_OCCLUSION_COUNTERS 2
#define tiran__GC__NUM_OCCLUSION_COUNTERS__2 1
#define tiran__GPU__GC__DEPTH_DATA_FORWARDING 1
#define tiran__GPU__GC__DEPTH_DATA_FORWARDING__1 1
#define tiran__GC__DEPTH_DATA_FORWARDING 1
#define tiran__GC__DEPTH_DATA_FORWARDING__1 1
#define tiran__GPU__GC__SCREEN_XY_EXTENTS 0
#define tiran__GPU__GC__SCREEN_XY_EXTENTS__0 1
#define tiran__GC__SCREEN_XY_EXTENTS 0
#define tiran__GC__SCREEN_XY_EXTENTS__0 1
#define tiran__GPU__GC__NUM_CLKS_PER_PRIM 1
#define tiran__GPU__GC__NUM_CLKS_PER_PRIM__1 1
#define tiran__GC__NUM_CLKS_PER_PRIM 1
#define tiran__GC__NUM_CLKS_PER_PRIM__1 1
#define tiran__GPU__GC__NUM_INTERP_PRIM_PER_CLK 2
#define tiran__GPU__GC__NUM_INTERP_PRIM_PER_CLK__2 1
#define tiran__GC__NUM_INTERP_PRIM_PER_CLK 2
#define tiran__GC__NUM_INTERP_PRIM_PER_CLK__2 1
#define tiran__GPU__GC__ATTR_BUS_PRIM_PER_CLK 2
#define tiran__GPU__GC__ATTR_BUS_PRIM_PER_CLK__2 1
#define tiran__GC__ATTR_BUS_PRIM_PER_CLK 2
#define tiran__GC__ATTR_BUS_PRIM_PER_CLK__2 1
#define tiran__GPU__GC__NUM_MAX_GS_THDS 32
#define tiran__GPU__GC__NUM_MAX_GS_THDS__32 1
#define tiran__GC__NUM_MAX_GS_THDS 32
#define tiran__GC__NUM_MAX_GS_THDS__32 1
#define tiran__GPU__GC__NUM_MIN_GS_THDS 4
#define tiran__GPU__GC__NUM_MIN_GS_THDS__4 1
#define tiran__GC__NUM_MIN_GS_THDS 4
#define tiran__GC__NUM_MIN_GS_THDS__4 1
#define tiran__GPU__GC__NUM_STATES 8
#define tiran__GPU__GC__NUM_STATES__8 1
#define tiran__GPU__GC__NUM_STATES__0_PRESENT 1
#define tiran__GPU__GC__NUM_STATES__1_PRESENT 1
#define tiran__GPU__GC__NUM_STATES__2_PRESENT 1
#define tiran__GPU__GC__NUM_STATES__3_PRESENT 1
#define tiran__GPU__GC__NUM_STATES__4_PRESENT 1
#define tiran__GPU__GC__NUM_STATES__5_PRESENT 1
#define tiran__GPU__GC__NUM_STATES__6_PRESENT 1
#define tiran__GPU__GC__NUM_STATES__7_PRESENT 1
#define tiran__GC__NUM_STATES 8
#define tiran__GC__NUM_STATES__8 1
#define tiran__GC__NUM_STATES__0_PRESENT 1
#define tiran__GC__NUM_STATES__1_PRESENT 1
#define tiran__GC__NUM_STATES__2_PRESENT 1
#define tiran__GC__NUM_STATES__3_PRESENT 1
#define tiran__GC__NUM_STATES__4_PRESENT 1
#define tiran__GC__NUM_STATES__5_PRESENT 1
#define tiran__GC__NUM_STATES__6_PRESENT 1
#define tiran__GC__NUM_STATES__7_PRESENT 1
#define tiran__GPU__GC__STWTPTR_WIDTH 3
#define tiran__GPU__GC__STWTPTR_WIDTH__3 1
#define tiran__GC__STWTPTR_WIDTH 3
#define tiran__GC__STWTPTR_WIDTH__3 1
#define tiran__GPU__GC__DOUBLE_FLOAT_PRESENT 1
#define tiran__GPU__GC__DOUBLE_FLOAT_PRESENT__1 1
#define tiran__GC__DOUBLE_FLOAT_PRESENT 1
#define tiran__GC__DOUBLE_FLOAT_PRESENT__1 1
#define tiran__GPU__SH__DOUBLE_FLOAT_PRESENT 1
#define tiran__GPU__SH__DOUBLE_FLOAT_PRESENT__1 1
#define tiran__GPU__GC__HALF_RATE_DOUBLE_PRESENT 1
#define tiran__GPU__GC__HALF_RATE_DOUBLE_PRESENT__1 1
#define tiran__GC__HALF_RATE_DOUBLE_PRESENT 1
#define tiran__GC__HALF_RATE_DOUBLE_PRESENT__1 1
#define tiran__GPU__SH__HALF_RATE_DOUBLE_PRESENT 1
#define tiran__GPU__SH__HALF_RATE_DOUBLE_PRESENT__1 1
#define tiran__GPU__GC__NUM_DOUBLE_VSPS_PER_SIMD 4
#define tiran__GPU__GC__NUM_DOUBLE_VSPS_PER_SIMD__4 1
#define tiran__GPU__GC__NUM_DOUBLE_VSPS_PER_SIMD__0_PRESENT 1
#define tiran__GPU__GC__NUM_DOUBLE_VSPS_PER_SIMD__1_PRESENT 1
#define tiran__GPU__GC__NUM_DOUBLE_VSPS_PER_SIMD__2_PRESENT 1
#define tiran__GPU__GC__NUM_DOUBLE_VSPS_PER_SIMD__3_PRESENT 1
#define tiran__GC__NUM_DOUBLE_VSPS_PER_SIMD 4
#define tiran__GC__NUM_DOUBLE_VSPS_PER_SIMD__4 1
#define tiran__GC__NUM_DOUBLE_VSPS_PER_SIMD__0_PRESENT 1
#define tiran__GC__NUM_DOUBLE_VSPS_PER_SIMD__1_PRESENT 1
#define tiran__GC__NUM_DOUBLE_VSPS_PER_SIMD__2_PRESENT 1
#define tiran__GC__NUM_DOUBLE_VSPS_PER_SIMD__3_PRESENT 1
#define tiran__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD 4
#define tiran__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__4 1
#define tiran__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__0_PRESENT 1
#define tiran__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__1_PRESENT 1
#define tiran__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__2_PRESENT 1
#define tiran__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__3_PRESENT 1
#define tiran__GPU__GC__NORM_SIN_COS 1
#define tiran__GPU__GC__NORM_SIN_COS__1 1
#define tiran__GC__NORM_SIN_COS 1
#define tiran__GC__NORM_SIN_COS__1 1
#define tiran__GPU__SH__NORM_SIN_COS 1
#define tiran__GPU__SH__NORM_SIN_COS__1 1
#define tiran__GPU__GC__SP_HAS_LEGACY_LOG 0
#define tiran__GPU__GC__SP_HAS_LEGACY_LOG__0 1
#define tiran__GC__SP_HAS_LEGACY_LOG 0
#define tiran__GC__SP_HAS_LEGACY_LOG__0 1
#define tiran__GPU__SH__SP_HAS_LEGACY_LOG 0
#define tiran__GPU__SH__SP_HAS_LEGACY_LOG__0 1
#define tiran__GPU__GC__MICROCODE_LEVEL 10
#define tiran__GPU__GC__MICROCODE_LEVEL__10 1
#define tiran__GC__MICROCODE_LEVEL 10
#define tiran__GC__MICROCODE_LEVEL__10 1
#define tiran__GPU__SH__MICROCODE_LEVEL 10
#define tiran__GPU__SH__MICROCODE_LEVEL__10 1
#define tiran__GPU__GC__NUM_EXPREQ_PER_CU 12
#define tiran__GPU__GC__NUM_EXPREQ_PER_CU__12 1
#define tiran__GC__NUM_EXPREQ_PER_CU 12
#define tiran__GC__NUM_EXPREQ_PER_CU__12 1
#define tiran__GPU__SH__NUM_EXPREQ_PER_CU 12
#define tiran__GPU__SH__NUM_EXPREQ_PER_CU__12 1
#define tiran__GPU__GC__DUA_PRESENT 1
#define tiran__GPU__GC__DUA_PRESENT__1 1
#define tiran__GC__DUA_PRESENT 1
#define tiran__GC__DUA_PRESENT__1 1
#define tiran__GPU__SH__DUA_PRESENT 1
#define tiran__GPU__SH__DUA_PRESENT__1 1
#define tiran__GPU__GC__LDS_HAS_SP_REPEATER 1
#define tiran__GPU__GC__LDS_HAS_SP_REPEATER__1 1
#define tiran__GC__LDS_HAS_SP_REPEATER 1
#define tiran__GC__LDS_HAS_SP_REPEATER__1 1
#define tiran__GPU__SH__LDS_HAS_SP_REPEATER 1
#define tiran__GPU__SH__LDS_HAS_SP_REPEATER__1 1
#define tiran__GPU__GC__ALIGNMENT_MODE 1
#define tiran__GPU__GC__ALIGNMENT_MODE__1 1
#define tiran__GC__ALIGNMENT_MODE 1
#define tiran__GC__ALIGNMENT_MODE__1 1
#define tiran__GPU__TP__ALIGNMENT_MODE 1
#define tiran__GPU__TP__ALIGNMENT_MODE__1 1
#define tiran__GPU__GC__GLOBAL_VGT_PA 0
#define tiran__GPU__GC__GLOBAL_VGT_PA__0 1
#define tiran__GC__GLOBAL_VGT_PA 0
#define tiran__GC__GLOBAL_VGT_PA__0 1
#define tiran__GPU__GC__NUM_FRONTEND 4
#define tiran__GPU__GC__NUM_FRONTEND__4 1
#define tiran__GPU__GC__NUM_FRONTEND__0_PRESENT 1
#define tiran__GPU__GC__NUM_FRONTEND__1_PRESENT 1
#define tiran__GPU__GC__NUM_FRONTEND__2_PRESENT 1
#define tiran__GPU__GC__NUM_FRONTEND__3_PRESENT 1
#define tiran__GC__NUM_FRONTEND 4
#define tiran__GC__NUM_FRONTEND__4 1
#define tiran__GC__NUM_FRONTEND__0_PRESENT 1
#define tiran__GC__NUM_FRONTEND__1_PRESENT 1
#define tiran__GC__NUM_FRONTEND__2_PRESENT 1
#define tiran__GC__NUM_FRONTEND__3_PRESENT 1
#define tiran__GPU__GC__COALESCED_READ_PRESENT 1
#define tiran__GPU__GC__COALESCED_READ_PRESENT__1 1
#define tiran__GC__COALESCED_READ_PRESENT 1
#define tiran__GC__COALESCED_READ_PRESENT__1 1
#define tiran__GPU__GC__NUM_CLKS_PER_TILE 1
#define tiran__GPU__GC__NUM_CLKS_PER_TILE__1 1
#define tiran__GC__NUM_CLKS_PER_TILE 1
#define tiran__GC__NUM_CLKS_PER_TILE__1 1
#define tiran__GPU__GC__DBSC_TRUE_QUAD_INTF 1
#define tiran__GPU__GC__DBSC_TRUE_QUAD_INTF__1 1
#define tiran__GC__DBSC_TRUE_QUAD_INTF 1
#define tiran__GC__DBSC_TRUE_QUAD_INTF__1 1
#define tiran__GPU__GC__ASYNC_DISPATCH 1
#define tiran__GPU__GC__ASYNC_DISPATCH__1 1
#define tiran__GC__ASYNC_DISPATCH 1
#define tiran__GC__ASYNC_DISPATCH__1 1
#define tiran__GPU__GC__VMID_PORTS_EXISTS 1
#define tiran__GPU__GC__VMID_PORTS_EXISTS__1 1
#define tiran__GC__VMID_PORTS_EXISTS 1
#define tiran__GC__VMID_PORTS_EXISTS__1 1
#define tiran__GPU__GC__NUM_EXPORT_BUS 2
#define tiran__GPU__GC__NUM_EXPORT_BUS__2 1
#define tiran__GC__NUM_EXPORT_BUS 2
#define tiran__GC__NUM_EXPORT_BUS__2 1
#define tiran__GPU__GC__DUAL_PC_EXPORT_BUS 0
#define tiran__GPU__GC__DUAL_PC_EXPORT_BUS__0 1
#define tiran__GC__DUAL_PC_EXPORT_BUS 0
#define tiran__GC__DUAL_PC_EXPORT_BUS__0 1
#define tiran__GPU__GC__PC_PTR_WIDTH 2
#define tiran__GPU__GC__PC_PTR_WIDTH__2 1
#define tiran__GPU__GC__PC_PTR_WIDTH__0_PRESENT 1
#define tiran__GPU__GC__PC_PTR_WIDTH__1_PRESENT 1
#define tiran__GC__PC_PTR_WIDTH 2
#define tiran__GC__PC_PTR_WIDTH__2 1
#define tiran__GC__PC_PTR_WIDTH__0_PRESENT 1
#define tiran__GC__PC_PTR_WIDTH__1_PRESENT 1
#define tiran__GPU__GC__TILING_CONFIG_TABLE 1
#define tiran__GPU__GC__TILING_CONFIG_TABLE__1 1
#define tiran__GC__TILING_CONFIG_TABLE 1
#define tiran__GC__TILING_CONFIG_TABLE__1 1
#define tiran__GPU__GC__FMASK_TILING_CONFIG_TABLE 1
#define tiran__GPU__GC__FMASK_TILING_CONFIG_TABLE__1 1
#define tiran__GC__FMASK_TILING_CONFIG_TABLE 1
#define tiran__GC__FMASK_TILING_CONFIG_TABLE__1 1
#define tiran__GPU__GC__NEW_SRC_COLOR_FORMAT 1
#define tiran__GPU__GC__NEW_SRC_COLOR_FORMAT__1 1
#define tiran__GC__NEW_SRC_COLOR_FORMAT 1
#define tiran__GC__NEW_SRC_COLOR_FORMAT__1 1
#define tiran__GPU__GC__TILING_CONFIG_WITH_SEPARATE_MACROTILE_TABLE 1
#define tiran__GPU__GC__TILING_CONFIG_WITH_SEPARATE_MACROTILE_TABLE__1 1
#define tiran__GC__TILING_CONFIG_WITH_SEPARATE_MACROTILE_TABLE 1
#define tiran__GC__TILING_CONFIG_WITH_SEPARATE_MACROTILE_TABLE__1 1
#define tiran__GPU__GC__PRT_LOD_STAT 1
#define tiran__GPU__GC__PRT_LOD_STAT__1 1
#define tiran__GC__PRT_LOD_STAT 1
#define tiran__GC__PRT_LOD_STAT__1 1
#define tiran__GPU__GC__NUM_GPRS 256
#define tiran__GPU__GC__NUM_GPRS__256 1
#define tiran__GC__NUM_GPRS 256
#define tiran__GC__NUM_GPRS__256 1
#define tiran__GPU__SP__NUM_GPRS 256
#define tiran__GPU__SP__NUM_GPRS__256 1
#define tiran__GPU__GC__GPR_ADDR_WIDTH 8
#define tiran__GPU__GC__GPR_ADDR_WIDTH__8 1
#define tiran__GC__GPR_ADDR_WIDTH 8
#define tiran__GC__GPR_ADDR_WIDTH__8 1
#define tiran__GPU__SP__GPR_ADDR_WIDTH 8
#define tiran__GPU__SP__GPR_ADDR_WIDTH__8 1
#define tiran__GPU__GC__WIDTH_GPRS 128
#define tiran__GPU__GC__WIDTH_GPRS__128 1
#define tiran__GC__WIDTH_GPRS 128
#define tiran__GC__WIDTH_GPRS__128 1
#define tiran__GPU__SP__WIDTH_GPRS 128
#define tiran__GPU__SP__WIDTH_GPRS__128 1
#define tiran__GPU__GC__TMP_SCBD_SLOTS_PER_CU 32
#define tiran__GPU__GC__TMP_SCBD_SLOTS_PER_CU__32 1
#define tiran__GC__TMP_SCBD_SLOTS_PER_CU 32
#define tiran__GC__TMP_SCBD_SLOTS_PER_CU__32 1
#define tiran__GPU__SPI__TMP_SCBD_SLOTS_PER_CU 32
#define tiran__GPU__SPI__TMP_SCBD_SLOTS_PER_CU__32 1
#define tiran__GPU__GC__GSPRIM_BUFF_DEPTH 1792
#define tiran__GPU__GC__GSPRIM_BUFF_DEPTH__1792 1
#define tiran__GC__GSPRIM_BUFF_DEPTH 1792
#define tiran__GC__GSPRIM_BUFF_DEPTH__1792 1
#define tiran__GPU__VGT__GSPRIM_BUFF_DEPTH 1792
#define tiran__GPU__VGT__GSPRIM_BUFF_DEPTH__1792 1
#define tiran__GPU__GC__GS_TABLE_DEPTH 32
#define tiran__GPU__GC__GS_TABLE_DEPTH__32 1
#define tiran__GC__GS_TABLE_DEPTH 32
#define tiran__GC__GS_TABLE_DEPTH__32 1
#define tiran__GPU__VGT__GS_TABLE_DEPTH 32
#define tiran__GPU__VGT__GS_TABLE_DEPTH__32 1
#define tiran__GPU__GC__PARAMETER_CACHE_DEPTH 1024
#define tiran__GPU__GC__PARAMETER_CACHE_DEPTH__1024 1
#define tiran__GC__PARAMETER_CACHE_DEPTH 1024
#define tiran__GC__PARAMETER_CACHE_DEPTH__1024 1
#define tiran__GPU__SX__PARAMETER_CACHE_DEPTH 1024
#define tiran__GPU__SX__PARAMETER_CACHE_DEPTH__1024 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH 16
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__16 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__0_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__1_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__2_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__3_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__4_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__5_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__6_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__7_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__8_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__9_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__10_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__11_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__12_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__13_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__14_PRESENT 1
#define tiran__GPU__GC__PARAMETER_CACHE_WIDTH__15_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH 16
#define tiran__GC__PARAMETER_CACHE_WIDTH__16 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__0_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__1_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__2_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__3_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__4_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__5_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__6_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__7_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__8_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__9_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__10_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__11_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__12_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__13_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__14_PRESENT 1
#define tiran__GC__PARAMETER_CACHE_WIDTH__15_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH 16
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__16 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__0_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__1_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__2_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__3_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__4_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__5_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__6_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__7_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__8_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__9_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__10_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__11_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__12_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__13_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__14_PRESENT 1
#define tiran__GPU__SX__PARAMETER_CACHE_WIDTH__15_PRESENT 1
#define tiran__GPU__GC__COLOR_SCOREBOARD_SLOTS 64
#define tiran__GPU__GC__COLOR_SCOREBOARD_SLOTS__64 1
#define tiran__GC__COLOR_SCOREBOARD_SLOTS 64
#define tiran__GC__COLOR_SCOREBOARD_SLOTS__64 1
#define tiran__GPU__SX__COLOR_SCOREBOARD_SLOTS 64
#define tiran__GPU__SX__COLOR_SCOREBOARD_SLOTS__64 1
#define tiran__GPU__GC__POS_SCOREBOARD_SLOTS 32
#define tiran__GPU__GC__POS_SCOREBOARD_SLOTS__32 1
#define tiran__GC__POS_SCOREBOARD_SLOTS 32
#define tiran__GC__POS_SCOREBOARD_SLOTS__32 1
#define tiran__GPU__SX__POS_SCOREBOARD_SLOTS 32
#define tiran__GPU__SX__POS_SCOREBOARD_SLOTS__32 1
#define tiran__GPU__GC__COLOR_EXPORT_BUFFER_SIZE 256
#define tiran__GPU__GC__COLOR_EXPORT_BUFFER_SIZE__256 1
#define tiran__GC__COLOR_EXPORT_BUFFER_SIZE 256
#define tiran__GC__COLOR_EXPORT_BUFFER_SIZE__256 1
#define tiran__GPU__SX__COLOR_EXPORT_BUFFER_SIZE 256
#define tiran__GPU__SX__COLOR_EXPORT_BUFFER_SIZE__256 1
#define tiran__GPU__GC__POS_EXPORT_BUFFER_SIZE 512
#define tiran__GPU__GC__POS_EXPORT_BUFFER_SIZE__512 1
#define tiran__GC__POS_EXPORT_BUFFER_SIZE 512
#define tiran__GC__POS_EXPORT_BUFFER_SIZE__512 1
#define tiran__GPU__SX__POS_EXPORT_BUFFER_SIZE 512
#define tiran__GPU__SX__POS_EXPORT_BUFFER_SIZE__512 1
#define tiran__GPU__GC__COLOR_EXPORT_REG_BUFFER_SIZE 1024
#define tiran__GPU__GC__COLOR_EXPORT_REG_BUFFER_SIZE__1024 1
#define tiran__GC__COLOR_EXPORT_REG_BUFFER_SIZE 1024
#define tiran__GC__COLOR_EXPORT_REG_BUFFER_SIZE__1024 1
#define tiran__GPU__SX__COLOR_EXPORT_REG_BUFFER_SIZE 1024
#define tiran__GPU__SX__COLOR_EXPORT_REG_BUFFER_SIZE__1024 1
#define tiran__GPU__GC__POS_EXPORT_REG_BUFFER_SIZE 2048
#define tiran__GPU__GC__POS_EXPORT_REG_BUFFER_SIZE__2048 1
#define tiran__GC__POS_EXPORT_REG_BUFFER_SIZE 2048
#define tiran__GC__POS_EXPORT_REG_BUFFER_SIZE__2048 1
#define tiran__GPU__SX__POS_EXPORT_REG_BUFFER_SIZE 2048
#define tiran__GPU__SX__POS_EXPORT_REG_BUFFER_SIZE__2048 1
#define tiran__GPU__GC__PIXEL_FIFO_DEPTH 32
#define tiran__GPU__GC__PIXEL_FIFO_DEPTH__32 1
#define tiran__GC__PIXEL_FIFO_DEPTH 32
#define tiran__GC__PIXEL_FIFO_DEPTH__32 1
#define tiran__GPU__SX__PIXEL_FIFO_DEPTH 32
#define tiran__GPU__SX__PIXEL_FIFO_DEPTH__32 1
#define tiran__GPU__GC__PRIM_BUFF_DEPTH 2048
#define tiran__GPU__GC__PRIM_BUFF_DEPTH__2048 1
#define tiran__GC__PRIM_BUFF_DEPTH 2048
#define tiran__GC__PRIM_BUFF_DEPTH__2048 1
#define tiran__GPU__PA__PRIM_BUFF_DEPTH 2048
#define tiran__GPU__PA__PRIM_BUFF_DEPTH__2048 1
#define tiran__GPU__GC__NUM_CLIPPERS 4
#define tiran__GPU__GC__NUM_CLIPPERS__4 1
#define tiran__GC__NUM_CLIPPERS 4
#define tiran__GC__NUM_CLIPPERS__4 1
#define tiran__GPU__PA__NUM_CLIPPERS 4
#define tiran__GPU__PA__NUM_CLIPPERS__4 1
#define tiran__GPU__GC__TCC_PRESENT 1
#define tiran__GPU__GC__TCC_PRESENT__1 1
#define tiran__GC__TCC_PRESENT 1
#define tiran__GC__TCC_PRESENT__1 1
#define tiran__GPU__TC__TCC_PRESENT 1
#define tiran__GPU__TC__TCC_PRESENT__1 1
#define tiran__GPU__GC__TCS_PRESENT 0
#define tiran__GPU__GC__TCS_PRESENT__0 1
#define tiran__GC__TCS_PRESENT 0
#define tiran__GC__TCS_PRESENT__0 1
#define tiran__GPU__GC__TCR_TCA_REQ_CREDITS 32
#define tiran__GPU__GC__TCR_TCA_REQ_CREDITS__32 1
#define tiran__GC__TCR_TCA_REQ_CREDITS 32
#define tiran__GC__TCR_TCA_REQ_CREDITS__32 1
#define tiran__GPU__TC__TCR_TCA_REQ_CREDITS 32
#define tiran__GPU__TC__TCR_TCA_REQ_CREDITS__32 1
#define tiran__GPU__GC__TA_HANDLE_BASEADDR 1
#define tiran__GPU__GC__TA_HANDLE_BASEADDR__1 1
#define tiran__GC__TA_HANDLE_BASEADDR 1
#define tiran__GC__TA_HANDLE_BASEADDR__1 1
#define tiran__GPU__TC__TA_HANDLE_BASEADDR 1
#define tiran__GPU__TC__TA_HANDLE_BASEADDR__1 1
#define tiran__GPU__GC__TCP_L1_SIZE 16
#define tiran__GPU__GC__TCP_L1_SIZE__16 1
#define tiran__GC__TCP_L1_SIZE 16
#define tiran__GC__TCP_L1_SIZE__16 1
#define tiran__GPU__TC__TCP_L1_SIZE 16
#define tiran__GPU__TC__TCP_L1_SIZE__16 1
#define tiran__GPU__GC__NUM_TCPS 28
#define tiran__GPU__GC__NUM_TCPS__28 1
#define tiran__GPU__GC__NUM_TCPS__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__1_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__2_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__3_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__4_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__5_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__6_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__7_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__8_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__9_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__10_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__11_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__12_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__13_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__14_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__15_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__16_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__17_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__18_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__19_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__20_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__21_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__22_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__23_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__24_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__25_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__26_PRESENT 1
#define tiran__GPU__GC__NUM_TCPS__27_PRESENT 1
#define tiran__GC__NUM_TCPS 28
#define tiran__GC__NUM_TCPS__28 1
#define tiran__GC__NUM_TCPS__0_PRESENT 1
#define tiran__GC__NUM_TCPS__1_PRESENT 1
#define tiran__GC__NUM_TCPS__2_PRESENT 1
#define tiran__GC__NUM_TCPS__3_PRESENT 1
#define tiran__GC__NUM_TCPS__4_PRESENT 1
#define tiran__GC__NUM_TCPS__5_PRESENT 1
#define tiran__GC__NUM_TCPS__6_PRESENT 1
#define tiran__GC__NUM_TCPS__7_PRESENT 1
#define tiran__GC__NUM_TCPS__8_PRESENT 1
#define tiran__GC__NUM_TCPS__9_PRESENT 1
#define tiran__GC__NUM_TCPS__10_PRESENT 1
#define tiran__GC__NUM_TCPS__11_PRESENT 1
#define tiran__GC__NUM_TCPS__12_PRESENT 1
#define tiran__GC__NUM_TCPS__13_PRESENT 1
#define tiran__GC__NUM_TCPS__14_PRESENT 1
#define tiran__GC__NUM_TCPS__15_PRESENT 1
#define tiran__GC__NUM_TCPS__16_PRESENT 1
#define tiran__GC__NUM_TCPS__17_PRESENT 1
#define tiran__GC__NUM_TCPS__18_PRESENT 1
#define tiran__GC__NUM_TCPS__19_PRESENT 1
#define tiran__GC__NUM_TCPS__20_PRESENT 1
#define tiran__GC__NUM_TCPS__21_PRESENT 1
#define tiran__GC__NUM_TCPS__22_PRESENT 1
#define tiran__GC__NUM_TCPS__23_PRESENT 1
#define tiran__GC__NUM_TCPS__24_PRESENT 1
#define tiran__GC__NUM_TCPS__25_PRESENT 1
#define tiran__GC__NUM_TCPS__26_PRESENT 1
#define tiran__GC__NUM_TCPS__27_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS 28
#define tiran__GPU__TC__NUM_TCPS__28 1
#define tiran__GPU__TC__NUM_TCPS__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__1_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__2_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__3_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__4_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__5_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__6_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__7_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__8_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__9_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__10_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__11_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__12_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__13_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__14_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__15_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__16_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__17_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__18_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__19_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__20_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__21_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__22_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__23_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__24_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__25_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__26_PRESENT 1
#define tiran__GPU__TC__NUM_TCPS__27_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS 10
#define tiran__GPU__GC__NUM_TCCS__10 1
#define tiran__GPU__GC__NUM_TCCS__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__1_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__2_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__3_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__4_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__5_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__6_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__7_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__8_PRESENT 1
#define tiran__GPU__GC__NUM_TCCS__9_PRESENT 1
#define tiran__GC__NUM_TCCS 10
#define tiran__GC__NUM_TCCS__10 1
#define tiran__GC__NUM_TCCS__0_PRESENT 1
#define tiran__GC__NUM_TCCS__1_PRESENT 1
#define tiran__GC__NUM_TCCS__2_PRESENT 1
#define tiran__GC__NUM_TCCS__3_PRESENT 1
#define tiran__GC__NUM_TCCS__4_PRESENT 1
#define tiran__GC__NUM_TCCS__5_PRESENT 1
#define tiran__GC__NUM_TCCS__6_PRESENT 1
#define tiran__GC__NUM_TCCS__7_PRESENT 1
#define tiran__GC__NUM_TCCS__8_PRESENT 1
#define tiran__GC__NUM_TCCS__9_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS 10
#define tiran__GPU__TC__NUM_TCCS__10 1
#define tiran__GPU__TC__NUM_TCCS__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__1_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__2_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__3_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__4_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__5_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__6_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__7_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__8_PRESENT 1
#define tiran__GPU__TC__NUM_TCCS__9_PRESENT 1
#define tiran__GPU__GC__NUM_TCSS 0
#define tiran__GPU__GC__NUM_TCSS__0 1
#define tiran__GC__NUM_TCSS 0
#define tiran__GC__NUM_TCSS__0 1
#define tiran__GPU__TC__NUM_TCSS 0
#define tiran__GPU__TC__NUM_TCSS__0 1
#define tiran__GPU__GC__NUM_TCAS 2
#define tiran__GPU__GC__NUM_TCAS__2 1
#define tiran__GPU__GC__NUM_TCAS__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCAS__1_PRESENT 1
#define tiran__GC__NUM_TCAS 2
#define tiran__GC__NUM_TCAS__2 1
#define tiran__GC__NUM_TCAS__0_PRESENT 1
#define tiran__GC__NUM_TCAS__1_PRESENT 1
#define tiran__GPU__TC__NUM_TCAS 2
#define tiran__GPU__TC__NUM_TCAS__2 1
#define tiran__GPU__TC__NUM_TCAS__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCAS__1_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS 13
#define tiran__GPU__GC__NUM_TCIRS__13 1
#define tiran__GPU__GC__NUM_TCIRS__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__1_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__2_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__3_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__4_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__5_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__6_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__7_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__8_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__9_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__10_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__11_PRESENT 1
#define tiran__GPU__GC__NUM_TCIRS__12_PRESENT 1
#define tiran__GC__NUM_TCIRS 13
#define tiran__GC__NUM_TCIRS__13 1
#define tiran__GC__NUM_TCIRS__0_PRESENT 1
#define tiran__GC__NUM_TCIRS__1_PRESENT 1
#define tiran__GC__NUM_TCIRS__2_PRESENT 1
#define tiran__GC__NUM_TCIRS__3_PRESENT 1
#define tiran__GC__NUM_TCIRS__4_PRESENT 1
#define tiran__GC__NUM_TCIRS__5_PRESENT 1
#define tiran__GC__NUM_TCIRS__6_PRESENT 1
#define tiran__GC__NUM_TCIRS__7_PRESENT 1
#define tiran__GC__NUM_TCIRS__8_PRESENT 1
#define tiran__GC__NUM_TCIRS__9_PRESENT 1
#define tiran__GC__NUM_TCIRS__10_PRESENT 1
#define tiran__GC__NUM_TCIRS__11_PRESENT 1
#define tiran__GC__NUM_TCIRS__12_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS 13
#define tiran__GPU__TC__NUM_TCIRS__13 1
#define tiran__GPU__TC__NUM_TCIRS__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__1_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__2_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__3_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__4_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__5_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__6_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__7_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__8_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__9_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__10_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__11_PRESENT 1
#define tiran__GPU__TC__NUM_TCIRS__12_PRESENT 1
#define tiran__GPU__GC__NUM_TCIWS 1
#define tiran__GPU__GC__NUM_TCIWS__1 1
#define tiran__GPU__GC__NUM_TCIWS__0_PRESENT 1
#define tiran__GC__NUM_TCIWS 1
#define tiran__GC__NUM_TCIWS__1 1
#define tiran__GC__NUM_TCIWS__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCIWS 1
#define tiran__GPU__TC__NUM_TCIWS__1 1
#define tiran__GPU__TC__NUM_TCIWS__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCRR_PER_TCR_0 1
#define tiran__GPU__GC__NUM_TCRR_PER_TCR_0__1 1
#define tiran__GPU__GC__NUM_TCRR_PER_TCR_0__0_PRESENT 1
#define tiran__GC__NUM_TCRR_PER_TCR_0 1
#define tiran__GC__NUM_TCRR_PER_TCR_0__1 1
#define tiran__GC__NUM_TCRR_PER_TCR_0__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCRR_PER_TCR_0 1
#define tiran__GPU__TC__NUM_TCRR_PER_TCR_0__1 1
#define tiran__GPU__TC__NUM_TCRR_PER_TCR_0__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCRW_PER_TCR_0 1
#define tiran__GPU__GC__NUM_TCRW_PER_TCR_0__1 1
#define tiran__GPU__GC__NUM_TCRW_PER_TCR_0__0_PRESENT 1
#define tiran__GC__NUM_TCRW_PER_TCR_0 1
#define tiran__GC__NUM_TCRW_PER_TCR_0__1 1
#define tiran__GC__NUM_TCRW_PER_TCR_0__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCRW_PER_TCR_0 1
#define tiran__GPU__TC__NUM_TCRW_PER_TCR_0__1 1
#define tiran__GPU__TC__NUM_TCRW_PER_TCR_0__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCRR_PER_TCR_1 0
#define tiran__GPU__GC__NUM_TCRR_PER_TCR_1__0 1
#define tiran__GC__NUM_TCRR_PER_TCR_1 0
#define tiran__GC__NUM_TCRR_PER_TCR_1__0 1
#define tiran__GPU__TC__NUM_TCRR_PER_TCR_1 0
#define tiran__GPU__TC__NUM_TCRR_PER_TCR_1__0 1
#define tiran__GPU__GC__NUM_TCRW_PER_TCR_1 1
#define tiran__GPU__GC__NUM_TCRW_PER_TCR_1__1 1
#define tiran__GPU__GC__NUM_TCRW_PER_TCR_1__0_PRESENT 1
#define tiran__GC__NUM_TCRW_PER_TCR_1 1
#define tiran__GC__NUM_TCRW_PER_TCR_1__1 1
#define tiran__GC__NUM_TCRW_PER_TCR_1__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCRW_PER_TCR_1 1
#define tiran__GPU__TC__NUM_TCRW_PER_TCR_1__1 1
#define tiran__GPU__TC__NUM_TCRW_PER_TCR_1__0_PRESENT 1
#define tiran__GPU__GC__CLIENT_TCI_REQ_CREDITS 8
#define tiran__GPU__GC__CLIENT_TCI_REQ_CREDITS__8 1
#define tiran__GC__CLIENT_TCI_REQ_CREDITS 8
#define tiran__GC__CLIENT_TCI_REQ_CREDITS__8 1
#define tiran__GPU__TC__CLIENT_TCI_REQ_CREDITS 8
#define tiran__GPU__TC__CLIENT_TCI_REQ_CREDITS__8 1
#define tiran__GPU__GC__VGT_TCI_REQ_CREDITS 8
#define tiran__GPU__GC__VGT_TCI_REQ_CREDITS__8 1
#define tiran__GC__VGT_TCI_REQ_CREDITS 8
#define tiran__GC__VGT_TCI_REQ_CREDITS__8 1
#define tiran__GPU__TC__VGT_TCI_REQ_CREDITS 8
#define tiran__GPU__TC__VGT_TCI_REQ_CREDITS__8 1
#define tiran__GPU__GC__SQC_TCI_REQ_CREDITS 8
#define tiran__GPU__GC__SQC_TCI_REQ_CREDITS__8 1
#define tiran__GC__SQC_TCI_REQ_CREDITS 8
#define tiran__GC__SQC_TCI_REQ_CREDITS__8 1
#define tiran__GPU__TC__SQC_TCI_REQ_CREDITS 8
#define tiran__GPU__TC__SQC_TCI_REQ_CREDITS__8 1
#define tiran__GPU__GC__CP_TCI_REQ_CREDITS 8
#define tiran__GPU__GC__CP_TCI_REQ_CREDITS__8 1
#define tiran__GC__CP_TCI_REQ_CREDITS 8
#define tiran__GC__CP_TCI_REQ_CREDITS__8 1
#define tiran__GPU__TC__CP_TCI_REQ_CREDITS 8
#define tiran__GPU__TC__CP_TCI_REQ_CREDITS__8 1
#define tiran__GPU__GC__CPG_TCI_REQ_CREDITS 8
#define tiran__GPU__GC__CPG_TCI_REQ_CREDITS__8 1
#define tiran__GC__CPG_TCI_REQ_CREDITS 8
#define tiran__GC__CPG_TCI_REQ_CREDITS__8 1
#define tiran__GPU__TC__CPG_TCI_REQ_CREDITS 8
#define tiran__GPU__TC__CPG_TCI_REQ_CREDITS__8 1
#define tiran__GPU__GC__CPF_TCI_REQ_CREDITS 8
#define tiran__GPU__GC__CPF_TCI_REQ_CREDITS__8 1
#define tiran__GC__CPF_TCI_REQ_CREDITS 8
#define tiran__GC__CPF_TCI_REQ_CREDITS__8 1
#define tiran__GPU__TC__CPF_TCI_REQ_CREDITS 8
#define tiran__GPU__TC__CPF_TCI_REQ_CREDITS__8 1
#define tiran__GPU__GC__SDMA_TCI_REQ_CREDITS 8
#define tiran__GPU__GC__SDMA_TCI_REQ_CREDITS__8 1
#define tiran__GC__SDMA_TCI_REQ_CREDITS 8
#define tiran__GC__SDMA_TCI_REQ_CREDITS__8 1
#define tiran__GPU__TC__SDMA_TCI_REQ_CREDITS 8
#define tiran__GPU__TC__SDMA_TCI_REQ_CREDITS__8 1
#define tiran__GPU__GC__NUM_TCIS 14
#define tiran__GPU__GC__NUM_TCIS__14 1
#define tiran__GPU__GC__NUM_TCIS__0_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__1_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__2_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__3_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__4_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__5_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__6_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__7_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__8_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__9_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__10_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__11_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__12_PRESENT 1
#define tiran__GPU__GC__NUM_TCIS__13_PRESENT 1
#define tiran__GC__NUM_TCIS 14
#define tiran__GC__NUM_TCIS__14 1
#define tiran__GC__NUM_TCIS__0_PRESENT 1
#define tiran__GC__NUM_TCIS__1_PRESENT 1
#define tiran__GC__NUM_TCIS__2_PRESENT 1
#define tiran__GC__NUM_TCIS__3_PRESENT 1
#define tiran__GC__NUM_TCIS__4_PRESENT 1
#define tiran__GC__NUM_TCIS__5_PRESENT 1
#define tiran__GC__NUM_TCIS__6_PRESENT 1
#define tiran__GC__NUM_TCIS__7_PRESENT 1
#define tiran__GC__NUM_TCIS__8_PRESENT 1
#define tiran__GC__NUM_TCIS__9_PRESENT 1
#define tiran__GC__NUM_TCIS__10_PRESENT 1
#define tiran__GC__NUM_TCIS__11_PRESENT 1
#define tiran__GC__NUM_TCIS__12_PRESENT 1
#define tiran__GC__NUM_TCIS__13_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS 14
#define tiran__GPU__TC__NUM_TCIS__14 1
#define tiran__GPU__TC__NUM_TCIS__0_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__1_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__2_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__3_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__4_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__5_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__6_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__7_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__8_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__9_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__10_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__11_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__12_PRESENT 1
#define tiran__GPU__TC__NUM_TCIS__13_PRESENT 1
#define tiran__GPU__GC__TCC_NUM_LINES 2048
#define tiran__GPU__GC__TCC_NUM_LINES__2048 1
#define tiran__GC__TCC_NUM_LINES 2048
#define tiran__GC__TCC_NUM_LINES__2048 1
#define tiran__GPU__TC__TCC_NUM_LINES 2048
#define tiran__GPU__TC__TCC_NUM_LINES__2048 1
#define tiran__GPU__GC__TCA_PHASE 0
#define tiran__GPU__GC__TCA_PHASE__0 1
#define tiran__GC__TCA_PHASE 0
#define tiran__GC__TCA_PHASE__0 1
#define tiran__GPU__TC__TCA_PHASE 0
#define tiran__GPU__TC__TCA_PHASE__0 1
#define tiran__GPU__GC__TCC_OUTPUT_FIFO_DEPTH 4
#define tiran__GPU__GC__TCC_OUTPUT_FIFO_DEPTH__4 1
#define tiran__GC__TCC_OUTPUT_FIFO_DEPTH 4
#define tiran__GC__TCC_OUTPUT_FIFO_DEPTH__4 1
#define tiran__GPU__TC__TCC_OUTPUT_FIFO_DEPTH 4
#define tiran__GPU__TC__TCC_OUTPUT_FIFO_DEPTH__4 1
#define tiran__GPU__GC__TCS_TCA_SIDE 0
#define tiran__GPU__GC__TCS_TCA_SIDE__0 1
#define tiran__GC__TCS_TCA_SIDE 0
#define tiran__GC__TCS_TCA_SIDE__0 1
#define tiran__GPU__TC__TCS_TCA_SIDE 0
#define tiran__GPU__TC__TCS_TCA_SIDE__0 1
#define tiran__GPU__GC__TCCS_VOL_TO_PRIV 0
#define tiran__GPU__GC__TCCS_VOL_TO_PRIV__0 1
#define tiran__GC__TCCS_VOL_TO_PRIV 0
#define tiran__GC__TCCS_VOL_TO_PRIV__0 1
#define tiran__GPU__TC__TCCS_VOL_TO_PRIV 0
#define tiran__GPU__TC__TCCS_VOL_TO_PRIV__0 1
#define tiran__GPU__GC__EARLY_TC_MC_NACK 0
#define tiran__GPU__GC__EARLY_TC_MC_NACK__0 1
#define tiran__GC__EARLY_TC_MC_NACK 0
#define tiran__GC__EARLY_TC_MC_NACK__0 1
#define tiran__GPU__TC__EARLY_TC_MC_NACK 0
#define tiran__GPU__TC__EARLY_TC_MC_NACK__0 1
#define tiran__GPU__GC__TC_MC_HALT 1
#define tiran__GPU__GC__TC_MC_HALT__1 1
#define tiran__GC__TC_MC_HALT 1
#define tiran__GC__TC_MC_HALT__1 1
#define tiran__GPU__TC__TC_MC_HALT 1
#define tiran__GPU__TC__TC_MC_HALT__1 1
#define tiran__GPU__GC__TCC_REDUNDANCY 1
#define tiran__GPU__GC__TCC_REDUNDANCY__1 1
#define tiran__GC__TCC_REDUNDANCY 1
#define tiran__GC__TCC_REDUNDANCY__1 1
#define tiran__GPU__TC__TCC_REDUNDANCY 1
#define tiran__GPU__TC__TCC_REDUNDANCY__1 1
#define tiran__GPU__GC__CP_VGT_TCI_ABOVE_SH0 0
#define tiran__GPU__GC__CP_VGT_TCI_ABOVE_SH0__0 1
#define tiran__GC__CP_VGT_TCI_ABOVE_SH0 0
#define tiran__GC__CP_VGT_TCI_ABOVE_SH0__0 1
#define tiran__GPU__TC__CP_VGT_TCI_ABOVE_SH0 0
#define tiran__GPU__TC__CP_VGT_TCI_ABOVE_SH0__0 1
#define tiran__GPU__GC__GFX7_TA_TC_ADDR 1
#define tiran__GPU__GC__GFX7_TA_TC_ADDR__1 1
#define tiran__GC__GFX7_TA_TC_ADDR 1
#define tiran__GC__GFX7_TA_TC_ADDR__1 1
#define tiran__GPU__TC__GFX7_TA_TC_ADDR 1
#define tiran__GPU__TC__GFX7_TA_TC_ADDR__1 1
#define tiran__GPU__GC__TC_LEGACY 0
#define tiran__GPU__GC__TC_LEGACY__0 1
#define tiran__GC__TC_LEGACY 0
#define tiran__GC__TC_LEGACY__0 1
#define tiran__GPU__GC__TB_USES_EMULATOR_MODE 0
#define tiran__GPU__GC__TB_USES_EMULATOR_MODE__0 1
#define tiran__GC__TB_USES_EMULATOR_MODE 0
#define tiran__GC__TB_USES_EMULATOR_MODE__0 1
#define tiran__GPU__DB__TB_USES_EMULATOR_MODE 0
#define tiran__GPU__DB__TB_USES_EMULATOR_MODE__0 1
#define tiran__GPU__GC__USE_ADDRRAXX_LIB 1
#define tiran__GPU__GC__USE_ADDRRAXX_LIB__1 1
#define tiran__GC__USE_ADDRRAXX_LIB 1
#define tiran__GC__USE_ADDRRAXX_LIB__1 1
#define tiran__GPU__DB__USE_ADDRRAXX_LIB 1
#define tiran__GPU__DB__USE_ADDRRAXX_LIB__1 1
#define tiran__GPU__GC__LEGACY_TILE_MODE_ASSERTS 1
#define tiran__GPU__GC__LEGACY_TILE_MODE_ASSERTS__1 1
#define tiran__GC__LEGACY_TILE_MODE_ASSERTS 1
#define tiran__GC__LEGACY_TILE_MODE_ASSERTS__1 1
#define tiran__GPU__DB__LEGACY_TILE_MODE_ASSERTS 1
#define tiran__GPU__DB__LEGACY_TILE_MODE_ASSERTS__1 1
#define tiran__GPU__GC__SIM_CB_SUBBLOCK_GATES_PRESENT 0
#define tiran__GPU__GC__SIM_CB_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GC__SIM_CB_SUBBLOCK_GATES_PRESENT 0
#define tiran__GC__SIM_CB_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GPU__CB__SIM_CB_SUBBLOCK_GATES_PRESENT 0
#define tiran__GPU__CB__SIM_CB_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GPU__GC__SIM_DB_SUBBLOCK_GATES_PRESENT 0
#define tiran__GPU__GC__SIM_DB_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GC__SIM_DB_SUBBLOCK_GATES_PRESENT 0
#define tiran__GC__SIM_DB_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GPU__DB__SIM_DB_SUBBLOCK_GATES_PRESENT 0
#define tiran__GPU__DB__SIM_DB_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GPU__GC__SYN_SUBBLOCK_GATES_PRESENT 0
#define tiran__GPU__GC__SYN_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GC__SYN_SUBBLOCK_GATES_PRESENT 0
#define tiran__GC__SYN_SUBBLOCK_GATES_PRESENT__0 1
#define tiran__GPU__GC__BLENDER_NUM_PIXELS 4
#define tiran__GPU__GC__BLENDER_NUM_PIXELS__4 1
#define tiran__GC__BLENDER_NUM_PIXELS 4
#define tiran__GC__BLENDER_NUM_PIXELS__4 1
#define tiran__GPU__CB__BLENDER_NUM_PIXELS 4
#define tiran__GPU__CB__BLENDER_NUM_PIXELS__4 1
#define tiran__GPU__GC__BLENDER_NUM_FP32_COMPS 4
#define tiran__GPU__GC__BLENDER_NUM_FP32_COMPS__4 1
#define tiran__GC__BLENDER_NUM_FP32_COMPS 4
#define tiran__GC__BLENDER_NUM_FP32_COMPS__4 1
#define tiran__GPU__CB__BLENDER_NUM_FP32_COMPS 4
#define tiran__GPU__CB__BLENDER_NUM_FP32_COMPS__4 1
#define tiran__GPU__GC__COMPRESSION 1
#define tiran__GPU__GC__COMPRESSION__1 1
#define tiran__GC__COMPRESSION 1
#define tiran__GC__COMPRESSION__1 1
#define tiran__GPU__CB__COMPRESSION 1
#define tiran__GPU__CB__COMPRESSION__1 1
#define tiran__GPU__GC__SIZE 64
#define tiran__GPU__GC__SIZE__64 1
#define tiran__GC__SIZE 64
#define tiran__GC__SIZE__64 1
#define tiran__GPU__LDS__SIZE 64
#define tiran__GPU__LDS__SIZE__64 1
#define tiran__GPU__GC__NUM_PIXELS 32
#define tiran__GPU__GC__NUM_PIXELS__32 1
#define tiran__GPU__GC__NUM_PIXELS__0_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__1_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__2_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__3_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__4_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__5_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__6_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__7_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__8_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__9_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__10_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__11_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__12_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__13_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__14_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__15_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__16_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__17_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__18_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__19_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__20_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__21_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__22_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__23_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__24_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__25_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__26_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__27_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__28_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__29_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__30_PRESENT 1
#define tiran__GPU__GC__NUM_PIXELS__31_PRESENT 1
#define tiran__GC__NUM_PIXELS 32
#define tiran__GC__NUM_PIXELS__32 1
#define tiran__GC__NUM_PIXELS__0_PRESENT 1
#define tiran__GC__NUM_PIXELS__1_PRESENT 1
#define tiran__GC__NUM_PIXELS__2_PRESENT 1
#define tiran__GC__NUM_PIXELS__3_PRESENT 1
#define tiran__GC__NUM_PIXELS__4_PRESENT 1
#define tiran__GC__NUM_PIXELS__5_PRESENT 1
#define tiran__GC__NUM_PIXELS__6_PRESENT 1
#define tiran__GC__NUM_PIXELS__7_PRESENT 1
#define tiran__GC__NUM_PIXELS__8_PRESENT 1
#define tiran__GC__NUM_PIXELS__9_PRESENT 1
#define tiran__GC__NUM_PIXELS__10_PRESENT 1
#define tiran__GC__NUM_PIXELS__11_PRESENT 1
#define tiran__GC__NUM_PIXELS__12_PRESENT 1
#define tiran__GC__NUM_PIXELS__13_PRESENT 1
#define tiran__GC__NUM_PIXELS__14_PRESENT 1
#define tiran__GC__NUM_PIXELS__15_PRESENT 1
#define tiran__GC__NUM_PIXELS__16_PRESENT 1
#define tiran__GC__NUM_PIXELS__17_PRESENT 1
#define tiran__GC__NUM_PIXELS__18_PRESENT 1
#define tiran__GC__NUM_PIXELS__19_PRESENT 1
#define tiran__GC__NUM_PIXELS__20_PRESENT 1
#define tiran__GC__NUM_PIXELS__21_PRESENT 1
#define tiran__GC__NUM_PIXELS__22_PRESENT 1
#define tiran__GC__NUM_PIXELS__23_PRESENT 1
#define tiran__GC__NUM_PIXELS__24_PRESENT 1
#define tiran__GC__NUM_PIXELS__25_PRESENT 1
#define tiran__GC__NUM_PIXELS__26_PRESENT 1
#define tiran__GC__NUM_PIXELS__27_PRESENT 1
#define tiran__GC__NUM_PIXELS__28_PRESENT 1
#define tiran__GC__NUM_PIXELS__29_PRESENT 1
#define tiran__GC__NUM_PIXELS__30_PRESENT 1
#define tiran__GC__NUM_PIXELS__31_PRESENT 1
#define tiran__GPU__LDS__NUM_PIXELS 32
#define tiran__GPU__LDS__NUM_PIXELS__32 1
#define tiran__GPU__GC__NUM_BANKS 32
#define tiran__GPU__GC__NUM_BANKS__32 1
#define tiran__GPU__GC__NUM_BANKS__0_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__1_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__2_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__3_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__4_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__5_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__6_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__7_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__8_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__9_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__10_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__11_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__12_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__13_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__14_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__15_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__16_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__17_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__18_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__19_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__20_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__21_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__22_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__23_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__24_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__25_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__26_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__27_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__28_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__29_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__30_PRESENT 1
#define tiran__GPU__GC__NUM_BANKS__31_PRESENT 1
#define tiran__GC__NUM_BANKS 32
#define tiran__GC__NUM_BANKS__32 1
#define tiran__GC__NUM_BANKS__0_PRESENT 1
#define tiran__GC__NUM_BANKS__1_PRESENT 1
#define tiran__GC__NUM_BANKS__2_PRESENT 1
#define tiran__GC__NUM_BANKS__3_PRESENT 1
#define tiran__GC__NUM_BANKS__4_PRESENT 1
#define tiran__GC__NUM_BANKS__5_PRESENT 1
#define tiran__GC__NUM_BANKS__6_PRESENT 1
#define tiran__GC__NUM_BANKS__7_PRESENT 1
#define tiran__GC__NUM_BANKS__8_PRESENT 1
#define tiran__GC__NUM_BANKS__9_PRESENT 1
#define tiran__GC__NUM_BANKS__10_PRESENT 1
#define tiran__GC__NUM_BANKS__11_PRESENT 1
#define tiran__GC__NUM_BANKS__12_PRESENT 1
#define tiran__GC__NUM_BANKS__13_PRESENT 1
#define tiran__GC__NUM_BANKS__14_PRESENT 1
#define tiran__GC__NUM_BANKS__15_PRESENT 1
#define tiran__GC__NUM_BANKS__16_PRESENT 1
#define tiran__GC__NUM_BANKS__17_PRESENT 1
#define tiran__GC__NUM_BANKS__18_PRESENT 1
#define tiran__GC__NUM_BANKS__19_PRESENT 1
#define tiran__GC__NUM_BANKS__20_PRESENT 1
#define tiran__GC__NUM_BANKS__21_PRESENT 1
#define tiran__GC__NUM_BANKS__22_PRESENT 1
#define tiran__GC__NUM_BANKS__23_PRESENT 1
#define tiran__GC__NUM_BANKS__24_PRESENT 1
#define tiran__GC__NUM_BANKS__25_PRESENT 1
#define tiran__GC__NUM_BANKS__26_PRESENT 1
#define tiran__GC__NUM_BANKS__27_PRESENT 1
#define tiran__GC__NUM_BANKS__28_PRESENT 1
#define tiran__GC__NUM_BANKS__29_PRESENT 1
#define tiran__GC__NUM_BANKS__30_PRESENT 1
#define tiran__GC__NUM_BANKS__31_PRESENT 1
#define tiran__GPU__LDS__NUM_BANKS 32
#define tiran__GPU__LDS__NUM_BANKS__32 1
#define tiran__GPU__GDS__SIZE 64
#define tiran__GPU__GDS__SIZE__64 1
#define tiran__GPU__GDS__NUM_PIXELS 32
#define tiran__GPU__GDS__NUM_PIXELS__32 1
#define tiran__GPU__GDS__NUM_PIXELS__0_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__1_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__2_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__3_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__4_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__5_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__6_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__7_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__8_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__9_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__10_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__11_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__12_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__13_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__14_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__15_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__16_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__17_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__18_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__19_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__20_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__21_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__22_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__23_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__24_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__25_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__26_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__27_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__28_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__29_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__30_PRESENT 1
#define tiran__GPU__GDS__NUM_PIXELS__31_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS 32
#define tiran__GPU__GDS__NUM_BANKS__32 1
#define tiran__GPU__GDS__NUM_BANKS__0_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__1_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__2_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__3_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__4_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__5_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__6_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__7_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__8_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__9_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__10_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__11_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__12_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__13_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__14_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__15_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__16_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__17_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__18_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__19_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__20_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__21_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__22_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__23_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__24_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__25_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__26_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__27_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__28_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__29_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__30_PRESENT 1
#define tiran__GPU__GDS__NUM_BANKS__31_PRESENT 1
#define tiran__GPU__GC__NUM_OA_COUNTERS 4
#define tiran__GPU__GC__NUM_OA_COUNTERS__4 1
#define tiran__GC__NUM_OA_COUNTERS 4
#define tiran__GC__NUM_OA_COUNTERS__4 1
#define tiran__GPU__GDS__NUM_OA_COUNTERS 4
#define tiran__GPU__GDS__NUM_OA_COUNTERS__4 1
#define tiran__GPU__GC__NUM_ORDERED_ALLOC_COUNTERS 16
#define tiran__GPU__GC__NUM_ORDERED_ALLOC_COUNTERS__16 1
#define tiran__GC__NUM_ORDERED_ALLOC_COUNTERS 16
#define tiran__GC__NUM_ORDERED_ALLOC_COUNTERS__16 1
#define tiran__GPU__GDS__NUM_ORDERED_ALLOC_COUNTERS 16
#define tiran__GPU__GDS__NUM_ORDERED_ALLOC_COUNTERS__16 1
#define tiran__GPU__GC__GPM_SCRATCH_RAM_SIZE 512
#define tiran__GPU__GC__GPM_SCRATCH_RAM_SIZE__512 1
#define tiran__GC__GPM_SCRATCH_RAM_SIZE 512
#define tiran__GC__GPM_SCRATCH_RAM_SIZE__512 1
#define tiran__GPU__RLC__GPM_SCRATCH_RAM_SIZE 512
#define tiran__GPU__RLC__GPM_SCRATCH_RAM_SIZE__512 1
#define tiran__GPU__GC__GPM_UCODE_RAM_SIZE 2048
#define tiran__GPU__GC__GPM_UCODE_RAM_SIZE__2048 1
#define tiran__GC__GPM_UCODE_RAM_SIZE 2048
#define tiran__GC__GPM_UCODE_RAM_SIZE__2048 1
#define tiran__GPU__RLC__GPM_UCODE_RAM_SIZE 2048
#define tiran__GPU__RLC__GPM_UCODE_RAM_SIZE__2048 1
#define tiran__GPU__GC__GPM_NUM_THREADS 2
#define tiran__GPU__GC__GPM_NUM_THREADS__2 1
#define tiran__GC__GPM_NUM_THREADS 2
#define tiran__GC__GPM_NUM_THREADS__2 1
#define tiran__GPU__RLC__GPM_NUM_THREADS 2
#define tiran__GPU__RLC__GPM_NUM_THREADS__2 1
#define tiran__GPU__GC__SPM_GLOBAL_RAM_SIZE 128
#define tiran__GPU__GC__SPM_GLOBAL_RAM_SIZE__128 1
#define tiran__GC__SPM_GLOBAL_RAM_SIZE 128
#define tiran__GC__SPM_GLOBAL_RAM_SIZE__128 1
#define tiran__GPU__RLC__SPM_GLOBAL_RAM_SIZE 128
#define tiran__GPU__RLC__SPM_GLOBAL_RAM_SIZE__128 1
#define tiran__GPU__GC__SPM_SE_RAM_SIZE 192
#define tiran__GPU__GC__SPM_SE_RAM_SIZE__192 1
#define tiran__GC__SPM_SE_RAM_SIZE 192
#define tiran__GC__SPM_SE_RAM_SIZE__192 1
#define tiran__GPU__RLC__SPM_SE_RAM_SIZE 192
#define tiran__GPU__RLC__SPM_SE_RAM_SIZE__192 1
#define tiran__GPU__GC__GFX_ISLAND_POWER_GATING 0
#define tiran__GPU__GC__GFX_ISLAND_POWER_GATING__0 1
#define tiran__GC__GFX_ISLAND_POWER_GATING 0
#define tiran__GC__GFX_ISLAND_POWER_GATING__0 1
#define tiran__GPU__GC__STATIC_PERCU_POWER_GATING 0
#define tiran__GPU__GC__STATIC_PERCU_POWER_GATING__0 1
#define tiran__GC__STATIC_PERCU_POWER_GATING 0
#define tiran__GC__STATIC_PERCU_POWER_GATING__0 1
#define tiran__GPU__GC__LBPW_ENABLE 1
#define tiran__GPU__GC__LBPW_ENABLE__1 1
#define tiran__GC__LBPW_ENABLE 1
#define tiran__GC__LBPW_ENABLE__1 1
#define tiran__GPU__GC__DYNAMIC_PERCU_POWER_GATING 0
#define tiran__GPU__GC__DYNAMIC_PERCU_POWER_GATING__0 1
#define tiran__GC__DYNAMIC_PERCU_POWER_GATING 0
#define tiran__GC__DYNAMIC_PERCU_POWER_GATING__0 1
#define tiran__GPU__GC__SC_BCI_16_SAMPLE_PER_PIXEL 1
#define tiran__GPU__GC__SC_BCI_16_SAMPLE_PER_PIXEL__1 1
#define tiran__GC__SC_BCI_16_SAMPLE_PER_PIXEL 1
#define tiran__GC__SC_BCI_16_SAMPLE_PER_PIXEL__1 1
#define tiran__GPU__GC__TMP_USE_RASTER_CONFIG 1
#define tiran__GPU__GC__TMP_USE_RASTER_CONFIG__1 1
#define tiran__GC__TMP_USE_RASTER_CONFIG 1
#define tiran__GC__TMP_USE_RASTER_CONFIG__1 1
#define tiran__GPU__GC__EXECUTION_PROTECTION 0
#define tiran__GPU__GC__EXECUTION_PROTECTION__0 1
#define tiran__GC__EXECUTION_PROTECTION 0
#define tiran__GC__EXECUTION_PROTECTION__0 1
#define tiran__GPU__GC__PA_SC_FIFO_DEPTH 256
#define tiran__GPU__GC__PA_SC_FIFO_DEPTH__256 1
#define tiran__GC__PA_SC_FIFO_DEPTH 256
#define tiran__GC__PA_SC_FIFO_DEPTH__256 1
#define tiran__GPU__GC__PIXEL_PICKER 1
#define tiran__GPU__GC__PIXEL_PICKER__1 1
#define tiran__GC__PIXEL_PICKER 1
#define tiran__GC__PIXEL_PICKER__1 1
#define tiran__GPU__GC__WF_LIFETIME_STATUS 1
#define tiran__GPU__GC__WF_LIFETIME_STATUS__1 1
#define tiran__GC__WF_LIFETIME_STATUS 1
#define tiran__GC__WF_LIFETIME_STATUS__1 1
#define tiran__GPU__SPI__WF_LIFETIME_STATUS 1
#define tiran__GPU__SPI__WF_LIFETIME_STATUS__1 1
#define tiran__GPU__GC__VIDEO_YCBCR_FORMAT 0
#define tiran__GPU__GC__VIDEO_YCBCR_FORMAT__0 1
#define tiran__GC__VIDEO_YCBCR_FORMAT 0
#define tiran__GC__VIDEO_YCBCR_FORMAT__0 1
#define tiran__GPU__GC__COMP_TEX_FORMATS 0
#define tiran__GPU__GC__COMP_TEX_FORMATS__0 1
#define tiran__GC__COMP_TEX_FORMATS 0
#define tiran__GC__COMP_TEX_FORMATS__0 1
#define tiran__GPU__GC__MDR_10B_FLOAT_FORMAT 0
#define tiran__GPU__GC__MDR_10B_FLOAT_FORMAT__0 1
#define tiran__GC__MDR_10B_FLOAT_FORMAT 0
#define tiran__GC__MDR_10B_FLOAT_FORMAT__0 1
#define tiran__GPU__GC__BICUBIC_FILTER 0
#define tiran__GPU__GC__BICUBIC_FILTER__0 1
#define tiran__GC__BICUBIC_FILTER 0
#define tiran__GC__BICUBIC_FILTER__0 1
#define tiran__GPU__GC__NUM_SPM_CNTR_PAIRS 3
#define tiran__GPU__GC__NUM_SPM_CNTR_PAIRS__3 1
#define tiran__GC__NUM_SPM_CNTR_PAIRS 3
#define tiran__GC__NUM_SPM_CNTR_PAIRS__3 1
#define tiran__GPU__CPG__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__CPG__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__CPF__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__CPF__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__CPC__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__CPC__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__CB__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__CB__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__DB__NUM_SPM_CNTR_PAIRS 3
#define tiran__GPU__DB__NUM_SPM_CNTR_PAIRS__3 1
#define tiran__GPU__GDS__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__GDS__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__IA__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__IA__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__PA__NUM_SPM_CNTR_PAIRS 3
#define tiran__GPU__PA__NUM_SPM_CNTR_PAIRS__3 1
#define tiran__GPU__SC__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__SC__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__SPI__NUM_SPM_CNTR_PAIRS 8
#define tiran__GPU__SPI__NUM_SPM_CNTR_PAIRS__8 1
#define tiran__GPU__SQG__NUM_SPM_CNTR_PAIRS 8
#define tiran__GPU__SQG__NUM_SPM_CNTR_PAIRS__8 1
#define tiran__GPU__SX__NUM_SPM_CNTR_PAIRS 4
#define tiran__GPU__SX__NUM_SPM_CNTR_PAIRS__4 1
#define tiran__GPU__TA__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__TA__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__TCA__NUM_SPM_CNTR_PAIRS 4
#define tiran__GPU__TCA__NUM_SPM_CNTR_PAIRS__4 1
#define tiran__GPU__TCC__NUM_SPM_CNTR_PAIRS 4
#define tiran__GPU__TCC__NUM_SPM_CNTR_PAIRS__4 1
#define tiran__GPU__TCS__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__TCS__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__TCP__NUM_SPM_CNTR_PAIRS 3
#define tiran__GPU__TCP__NUM_SPM_CNTR_PAIRS__3 1
#define tiran__GPU__TD__NUM_SPM_CNTR_PAIRS 2
#define tiran__GPU__TD__NUM_SPM_CNTR_PAIRS__2 1
#define tiran__GPU__VGT__NUM_SPM_CNTR_PAIRS 3
#define tiran__GPU__VGT__NUM_SPM_CNTR_PAIRS__3 1
#define tiran__GPU__GC__FLT_NORM_0_6 0
#define tiran__GPU__GC__FLT_NORM_0_6__0 1
#define tiran__GC__FLT_NORM_0_6 0
#define tiran__GC__FLT_NORM_0_6__0 1
#endif
