Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 22 11:21:16 2020
| Host         : E7440-big-ARCH running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_div_sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.500        0.000                      0                    9        0.257        0.000                      0                    9        3.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.500        0.000                      0                    9        0.257        0.000                      0                    9        3.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.937ns (28.975%)  route 2.297ns (71.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 11.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.202     3.653    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.456     4.109 f  design_1_i/clk_divider_0/U0/count_sig_reg[5]/Q
                         net (fo=4, routed)           1.480     5.589    design_1_i/clk_divider_0/U0/count_sig_reg__0[5]
    SLICE_X83Y100        LUT4 (Prop_lut4_I3_O)        0.154     5.743 f  design_1_i/clk_divider_0/U0/clk_div_sig_i_2/O
                         net (fo=3, routed)           0.817     6.560    design_1_i/clk_divider_0/U0/clk_div_sig_i_2_n_0
    SLICE_X85Y100        LUT5 (Prop_lut5_I0_O)        0.327     6.887 r  design_1_i/clk_divider_0/U0/count_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/clk_divider_0/U0/p_0_in[1]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.890    11.270    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                         clock pessimism              0.122    11.392    
                         clock uncertainty           -0.035    11.357    
    SLICE_X85Y100        FDCE (Setup_fdce_C_D)        0.029    11.386    design_1_i/clk_divider_0/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.704ns (23.051%)  route 2.350ns (76.949%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 11.265 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.206     3.656    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.456     4.112 f  design_1_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           1.112     5.225    design_1_i/clk_divider_0/U0/count_sig_reg__0[1]
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.349 r  design_1_i/clk_divider_0/U0/count_sig[7]_i_2/O
                         net (fo=2, routed)           0.668     6.016    design_1_i/clk_divider_0/U0/count_sig[7]_i_2_n_0
    SLICE_X83Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.140 r  design_1_i/clk_divider_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.570     6.711    design_1_i/clk_divider_0/U0/p_0_in[7]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.885    11.265    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
                         clock pessimism              0.122    11.388    
                         clock uncertainty           -0.035    11.352    
    SLICE_X83Y100        FDCE (Setup_fdce_C_D)       -0.047    11.305    design_1_i/clk_divider_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.937ns (31.007%)  route 2.085ns (68.993%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 11.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.202     3.653    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.456     4.109 r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/Q
                         net (fo=4, routed)           1.480     5.589    design_1_i/clk_divider_0/U0/count_sig_reg__0[5]
    SLICE_X83Y100        LUT4 (Prop_lut4_I3_O)        0.154     5.743 r  design_1_i/clk_divider_0/U0/clk_div_sig_i_2/O
                         net (fo=3, routed)           0.605     6.348    design_1_i/clk_divider_0/U0/clk_div_sig_i_2_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I1_O)        0.327     6.675 r  design_1_i/clk_divider_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     6.675    design_1_i/clk_divider_0/U0/clk_div_sig_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.890    11.270    design_1_i/clk_divider_0/U0/clk
    SLICE_X84Y100        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
                         clock pessimism              0.122    11.392    
                         clock uncertainty           -0.035    11.357    
    SLICE_X84Y100        FDRE (Setup_fdre_C_D)        0.029    11.386    design_1_i/clk_divider_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.934ns (31.527%)  route 2.029ns (68.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 11.265 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.206     3.656    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.456     4.112 r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           1.403     5.516    design_1_i/clk_divider_0/U0/count_sig_reg__0[1]
    SLICE_X82Y100        LUT5 (Prop_lut5_I4_O)        0.150     5.666 r  design_1_i/clk_divider_0/U0/count_sig[5]_i_2/O
                         net (fo=1, routed)           0.625     6.291    design_1_i/clk_divider_0/U0/count_sig[5]_i_2_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I0_O)        0.328     6.619 r  design_1_i/clk_divider_0/U0/count_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     6.619    design_1_i/clk_divider_0/U0/p_0_in[5]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.885    11.265    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
                         clock pessimism              0.122    11.388    
                         clock uncertainty           -0.035    11.352    
    SLICE_X83Y100        FDCE (Setup_fdce_C_D)        0.029    11.381    design_1_i/clk_divider_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.937ns (30.160%)  route 2.170ns (69.840%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 11.265 - 8.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.202     3.653    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.456     4.109 f  design_1_i/clk_divider_0/U0/count_sig_reg[5]/Q
                         net (fo=4, routed)           1.480     5.589    design_1_i/clk_divider_0/U0/count_sig_reg__0[5]
    SLICE_X83Y100        LUT4 (Prop_lut4_I3_O)        0.154     5.743 f  design_1_i/clk_divider_0/U0/clk_div_sig_i_2/O
                         net (fo=3, routed)           0.690     6.432    design_1_i/clk_divider_0/U0/clk_div_sig_i_2_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.327     6.759 r  design_1_i/clk_divider_0/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     6.759    design_1_i/clk_divider_0/U0/p_0_in[4]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.885    11.265    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[4]/C
                         clock pessimism              0.387    11.653    
                         clock uncertainty           -0.035    11.617    
    SLICE_X83Y100        FDCE (Setup_fdce_C_D)        0.032    11.649    design_1_i/clk_divider_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.704ns (26.260%)  route 1.977ns (73.740%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 11.265 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.206     3.656    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.456     4.112 f  design_1_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           1.112     5.225    design_1_i/clk_divider_0/U0/count_sig_reg__0[1]
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.349 r  design_1_i/clk_divider_0/U0/count_sig[7]_i_2/O
                         net (fo=2, routed)           0.865     6.213    design_1_i/clk_divider_0/U0/count_sig[7]_i_2_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.337 r  design_1_i/clk_divider_0/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     6.337    design_1_i/clk_divider_0/U0/p_0_in[6]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.885    11.265    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
                         clock pessimism              0.122    11.388    
                         clock uncertainty           -0.035    11.352    
    SLICE_X83Y100        FDCE (Setup_fdce_C_D)        0.031    11.383    design_1_i/clk_divider_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         11.383    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.580ns (26.839%)  route 1.581ns (73.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 11.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.206     3.656    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.456     4.112 r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.966     5.079    design_1_i/clk_divider_0/U0/count_sig_reg__0[1]
    SLICE_X84Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.203 r  design_1_i/clk_divider_0/U0/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.615     5.818    design_1_i/clk_divider_0/U0/p_0_in[2]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.890    11.270    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
                         clock pessimism              0.386    11.656    
                         clock uncertainty           -0.035    11.621    
    SLICE_X85Y100        FDCE (Setup_fdce_C_D)       -0.062    11.559    design_1_i/clk_divider_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.741ns (41.093%)  route 1.062ns (58.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 11.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.206     3.656    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.419     4.075 r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/Q
                         net (fo=8, routed)           1.062     5.138    design_1_i/clk_divider_0/U0/count_sig_reg__0[2]
    SLICE_X85Y100        LUT4 (Prop_lut4_I0_O)        0.322     5.460 r  design_1_i/clk_divider_0/U0/count_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     5.460    design_1_i/clk_divider_0/U0/p_0_in[3]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.890    11.270    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[3]/C
                         clock pessimism              0.386    11.656    
                         clock uncertainty           -0.035    11.621    
    SLICE_X85Y100        FDCE (Setup_fdce_C_D)        0.075    11.696    design_1_i/clk_divider_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.092%)  route 0.678ns (53.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 11.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           2.206     3.656    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.456     4.112 f  design_1_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.678     4.791    design_1_i/clk_divider_0/U0/count_sig_reg__0[0]
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.915 r  design_1_i/clk_divider_0/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     4.915    design_1_i/clk_divider_0/U0/p_0_in[0]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.890    11.270    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                         clock pessimism              0.386    11.656    
                         clock uncertainty           -0.035    11.621    
    SLICE_X85Y100        FDCE (Setup_fdce_C_D)        0.031    11.652    design_1_i/clk_divider_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.226ns (50.698%)  route 0.220ns (49.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.955     1.174    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.128     1.302 r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/Q
                         net (fo=8, routed)           0.220     1.521    design_1_i/clk_divider_0/U0/count_sig_reg__0[2]
    SLICE_X83Y100        LUT6 (Prop_lut6_I2_O)        0.098     1.619 r  design_1_i/clk_divider_0/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.619    design_1_i/clk_divider_0/U0/p_0_in[4]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.083     1.489    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[4]/C
                         clock pessimism             -0.219     1.271    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.092     1.363    design_1_i/clk_divider_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.955     1.174    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141     1.315 f  design_1_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.242     1.557    design_1_i/clk_divider_0/U0/count_sig_reg__0[0]
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  design_1_i/clk_divider_0/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.602    design_1_i/clk_divider_0/U0/p_0_in[0]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.513    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                         clock pessimism             -0.340     1.174    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.092     1.266    design_1_i/clk_divider_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.817%)  route 0.306ns (62.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.933     1.152    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.141     1.293 r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/Q
                         net (fo=4, routed)           0.306     1.599    design_1_i/clk_divider_0/U0/count_sig_reg__0[5]
    SLICE_X83Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.644 r  design_1_i/clk_divider_0/U0/count_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.644    design_1_i/clk_divider_0/U0/p_0_in[5]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.083     1.489    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
                         clock pessimism             -0.338     1.152    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.091     1.243    design_1_i/clk_divider_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.185ns (36.047%)  route 0.328ns (63.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.955     1.174    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141     1.315 r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.328     1.643    design_1_i/clk_divider_0/U0/count_sig_reg__0[1]
    SLICE_X85Y100        LUT4 (Prop_lut4_I3_O)        0.044     1.687 r  design_1_i/clk_divider_0/U0/count_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.687    design_1_i/clk_divider_0/U0/p_0_in[3]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.513    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[3]/C
                         clock pessimism             -0.340     1.174    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.107     1.281    design_1_i/clk_divider_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.171%)  route 0.328ns (63.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.955     1.174    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141     1.315 r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.328     1.643    design_1_i/clk_divider_0/U0/count_sig_reg__0[1]
    SLICE_X85Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.688 r  design_1_i/clk_divider_0/U0/count_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.688    design_1_i/clk_divider_0/U0/p_0_in[1]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.513    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
                         clock pessimism             -0.340     1.174    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.091     1.265    design_1_i/clk_divider_0/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.654%)  route 0.304ns (57.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.955     1.174    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.128     1.302 r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/Q
                         net (fo=8, routed)           0.304     1.605    design_1_i/clk_divider_0/U0/count_sig_reg__0[2]
    SLICE_X84Y100        LUT6 (Prop_lut6_I2_O)        0.098     1.703 r  design_1_i/clk_divider_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     1.703    design_1_i/clk_divider_0/U0/clk_div_sig_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.513    design_1_i/clk_divider_0/U0/clk
    SLICE_X84Y100        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
                         clock pessimism             -0.327     1.187    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.091     1.278    design_1_i/clk_divider_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.904%)  route 0.363ns (66.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.933     1.152    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.141     1.293 r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=4, routed)           0.363     1.655    design_1_i/clk_divider_0/U0/count_sig_reg__0[6]
    SLICE_X83Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.700 r  design_1_i/clk_divider_0/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     1.700    design_1_i/clk_divider_0/U0/p_0_in[6]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.083     1.489    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
                         clock pessimism             -0.338     1.152    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.092     1.244    design_1_i/clk_divider_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.227ns (40.385%)  route 0.335ns (59.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.933     1.152    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.128     1.280 r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/Q
                         net (fo=4, routed)           0.157     1.437    design_1_i/clk_divider_0/U0/count_sig_reg__0[7]
    SLICE_X83Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.536 r  design_1_i/clk_divider_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.178     1.714    design_1_i/clk_divider_0/U0/p_0_in[7]
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.083     1.489    design_1_i/clk_divider_0/U0/clk
    SLICE_X83Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
                         clock pessimism             -0.338     1.152    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.075     1.227    design_1_i/clk_divider_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.517%)  route 0.386ns (67.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           0.955     1.174    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141     1.315 r  design_1_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.160     1.475    design_1_i/clk_divider_0/U0/count_sig_reg__0[0]
    SLICE_X84Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.520 r  design_1_i/clk_divider_0/U0/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.226     1.746    design_1_i/clk_divider_0/U0/p_0_in[2]
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.513    design_1_i/clk_divider_0/U0/clk
    SLICE_X85Y100        FDCE                                         r  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
                         clock pessimism             -0.340     1.174    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.071     1.245    design_1_i/clk_divider_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X84Y100  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y100  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y100  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y100  design_1_i/clk_divider_0/U0/clk_div_sig_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X85Y100  design_1_i/clk_divider_0/U0/count_sig_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100  design_1_i/clk_divider_0/U0/count_sig_reg[4]/C



