// Seed: 3734806541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_13(
      .id_0(id_11), .id_1(1 < 1), .id_2(1 == id_3), .id_3(id_2), .id_4(id_12), .id_5(1), .id_6(id_8)
  );
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_15 = {1, id_18};
  module_0 modCall_1 (
      id_1,
      id_12,
      id_14,
      id_13,
      id_12,
      id_1,
      id_14,
      id_12,
      id_2,
      id_9,
      id_15,
      id_10
  );
  assign  id_8  =  1 'b0 ?  id_10  :  1  >=  1  ?  1  -  1  :  id_23  ?  1  :  1  ?  1  :  id_18  ?  {  id_13  {  id_23  }  }  :  id_15  ?  1  :  1  ;
endmodule
