#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Thu Jun  1 21:36:29 2023
# Process ID: 9329
# Current directory: /home/gianluca/OS_project/OS_project.runs/aes_block_diagram_myip_0_0_synth_1
# Command line: vivado -log aes_block_diagram_myip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source aes_block_diagram_myip_0_0.tcl
# Log file: /home/gianluca/OS_project/OS_project.runs/aes_block_diagram_myip_0_0_synth_1/aes_block_diagram_myip_0_0.vds
# Journal file: /home/gianluca/OS_project/OS_project.runs/aes_block_diagram_myip_0_0_synth_1/vivado.jou
# Running On: gianluca-Yoga-Slim-7-14ARE05, OS: Linux, CPU Frequency: 1247.512 MHz, CPU Physical cores: 8, Host memory: 16108 MB
#-----------------------------------------------------------
source aes_block_diagram_myip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gianluca/ip_repo/myip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gianluca/ip_repo/axi4_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/gianluca/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gianluca/ip_repo/myip_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/gianluca/ip_repo/axi4_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gianluca/ip_repo/axi4_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gianluca/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: aes_block_diagram_myip_0_0
Command: synth_design -top aes_block_diagram_myip_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9373
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gianluca/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.652 ; gain = 369.801 ; free physical = 3946 ; free virtual = 9329
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3033.789; parent = 1973.625; children = 1060.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_block_diagram_myip_0_0' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_myip_0_0/synth/aes_block_diagram_myip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-226] default block is never used [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:263]
INFO: [Synth 8-6157] synthesizing module 'aes_128' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/aes_128.v:17]
INFO: [Synth 8-6157] synthesizing module 'expand_key_128' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/aes_128.v:59]
INFO: [Synth 8-6157] synthesizing module 'S4' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:32]
INFO: [Synth 8-6157] synthesizing module 'S' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:59]
INFO: [Synth 8-6155] done synthesizing module 'S' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:59]
INFO: [Synth 8-6155] done synthesizing module 'S4' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:32]
INFO: [Synth 8-6155] done synthesizing module 'expand_key_128' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/aes_128.v:59]
INFO: [Synth 8-6157] synthesizing module 'one_round' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/round.v:18]
INFO: [Synth 8-6157] synthesizing module 'table_lookup' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:17]
INFO: [Synth 8-6157] synthesizing module 'T' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:45]
INFO: [Synth 8-6157] synthesizing module 'xS' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:326]
INFO: [Synth 8-6155] done synthesizing module 'xS' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:326]
INFO: [Synth 8-6155] done synthesizing module 'T' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:45]
INFO: [Synth 8-6155] done synthesizing module 'table_lookup' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/table.v:17]
INFO: [Synth 8-6155] done synthesizing module 'one_round' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/round.v:18]
INFO: [Synth 8-6157] synthesizing module 'final_round' [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/round.v:50]
INFO: [Synth 8-6155] done synthesizing module 'final_round' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/round.v:50]
INFO: [Synth 8-6155] done synthesizing module 'aes_128' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/src/aes_128.v:17]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'aes_block_diagram_myip_0_0' (0#1) [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_myip_0_0/synth/aes_block_diagram_myip_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:252]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:253]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:254]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:255]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:257]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ipshared/3038/hdl/myip_v1_0_S00_AXI.v:258]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2049.590 ; gain = 448.738 ; free physical = 4001 ; free virtual = 9385
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.758; parent = 2049.594; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.402 ; gain = 466.551 ; free physical = 4067 ; free virtual = 9452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3127.570; parent = 2067.406; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.402 ; gain = 466.551 ; free physical = 4100 ; free virtual = 9484
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3127.570; parent = 2067.406; children = 1060.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2067.402 ; gain = 0.000 ; free physical = 4093 ; free virtual = 9478
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2223.152 ; gain = 0.000 ; free physical = 3857 ; free virtual = 9243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2223.152 ; gain = 0.000 ; free physical = 3840 ; free virtual = 9226
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gianluca/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2223.152 ; gain = 622.301 ; free physical = 4141 ; free virtual = 9533
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3251.305; parent = 2191.141; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2223.152 ; gain = 622.301 ; free physical = 4137 ; free virtual = 9528
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3251.305; parent = 2191.141; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2223.152 ; gain = 622.301 ; free physical = 4130 ; free virtual = 9523
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3251.305; parent = 2191.141; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2223.152 ; gain = 622.301 ; free physical = 4099 ; free virtual = 9494
Synthesis current peak Physical Memory [PSS] (MB): peak = 1218.048; parent = 1073.774; children = 144.273
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3251.305; parent = 2191.141; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 74    
	   5 Input     32 Bit         XORs := 36    
	   2 Input      8 Bit         XORs := 154   
+---Registers : 
	              128 Bit    Registers := 22    
	               32 Bit    Registers := 49    
	                8 Bit    Registers := 344   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                    ROMs := 344   
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	  16 Input   32 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module aes_block_diagram_myip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module aes_block_diagram_myip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module aes_block_diagram_myip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module aes_block_diagram_myip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module aes_block_diagram_myip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module aes_block_diagram_myip_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2223.152 ; gain = 622.301 ; free physical = 3856 ; free virtual = 9277
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.297; parent = 1097.220; children = 148.077
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3251.305; parent = 2191.141; children = 1060.164
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 344, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t2/s0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|one_round      | t0/t0/s0/out     | 256x8         | LUT            | 
|one_round      | t0/t0/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t1/s0/out     | 256x8         | LUT            | 
|one_round      | t0/t1/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t2/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t2/s0/out     | 256x8         | LUT            | 
|one_round      | t0/t3/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t3/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t0/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t0/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t1/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t1/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t2/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t2/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t3/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t3/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t0/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t0/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t1/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t1/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t2/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t2/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t3/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t3/s0/out     | 256x8         | LUT            | 
+---------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 2252.137 ; gain = 651.285 ; free physical = 5995 ; free virtual = 11806
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.981; parent = 1471.371; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3312.305; parent = 2252.141; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2263.137 ; gain = 662.285 ; free physical = 5984 ; free virtual = 11795
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3323.305; parent = 2263.141; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myip_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 2280.160 ; gain = 679.309 ; free physical = 6072 ; free virtual = 11883
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3340.328; parent = 2280.164; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2286.098 ; gain = 685.246 ; free physical = 6064 ; free virtual = 11875
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3346.266; parent = 2286.102; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2286.098 ; gain = 685.246 ; free physical = 6064 ; free virtual = 11875
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3346.266; parent = 2286.102; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2286.098 ; gain = 685.246 ; free physical = 6064 ; free virtual = 11876
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3346.266; parent = 2286.102; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2286.098 ; gain = 685.246 ; free physical = 6064 ; free virtual = 11876
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3346.266; parent = 2286.102; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2286.098 ; gain = 685.246 ; free physical = 6064 ; free virtual = 11875
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3346.266; parent = 2286.102; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2286.098 ; gain = 685.246 ; free physical = 6070 ; free virtual = 11881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3346.266; parent = 2286.102; children = 1060.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    17|
|2     |LUT2     |  1601|
|3     |LUT3     |   481|
|4     |LUT4     |   324|
|5     |LUT6     |  3026|
|6     |MUXF7    |   904|
|7     |MUXF8    |   452|
|8     |RAMB18E1 |   140|
|10    |FDRE     |  4721|
|11    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2286.098 ; gain = 685.246 ; free physical = 6070 ; free virtual = 11881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1686.556; parent = 1480.945; children = 205.625
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3346.266; parent = 2286.102; children = 1060.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 2286.098 ; gain = 529.496 ; free physical = 6128 ; free virtual = 11939
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2286.105 ; gain = 685.246 ; free physical = 6128 ; free virtual = 11939
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2286.105 ; gain = 0.000 ; free physical = 6241 ; free virtual = 12053
INFO: [Netlist 29-17] Analyzing 1496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2310.109 ; gain = 0.000 ; free physical = 6180 ; free virtual = 11992
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 46407814
INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 2310.109 ; gain = 976.766 ; free physical = 6478 ; free virtual = 12290
INFO: [Common 17-1381] The checkpoint '/home/gianluca/OS_project/OS_project.runs/aes_block_diagram_myip_0_0_synth_1/aes_block_diagram_myip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP aes_block_diagram_myip_0_0, cache-ID = 355375d037dcf4c5
INFO: [Coretcl 2-1174] Renamed 355 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gianluca/OS_project/OS_project.runs/aes_block_diagram_myip_0_0_synth_1/aes_block_diagram_myip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aes_block_diagram_myip_0_0_utilization_synth.rpt -pb aes_block_diagram_myip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 21:38:23 2023...
