From b2b6762e9a523949c9a7ed10aafcfddb313816a9 Mon Sep 17 00:00:00 2001
From: Sugar Zhang <sugar.zhang@rock-chips.com>
Date: Tue, 10 Nov 2020 11:05:04 +0800
Subject: [PATCH] clk: rockchip: rk3568: Export id for CLK_I2Sx MUX

Change-Id: I19245516504c06a4bc484cc4b20816ba9490c4fc
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk3568.c      | 14 +++++++-------
 include/dt-bindings/clock/rk3568-cru.h |  7 +++++++
 2 files changed, 14 insertions(+), 7 deletions(-)

diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c
index 1ed0bbb83e19..f55b0151cede 100644
--- a/drivers/clk/rockchip/clk-rk3568.c
+++ b/drivers/clk/rockchip/clk-rk3568.c
@@ -349,31 +349,31 @@ static struct rockchip_pll_clock rk3568_pll_clks[] __initdata = {
 #define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)
 
 static struct rockchip_clk_branch rk3568_i2s0_8ch_tx_fracmux __initdata =
-	MUX(0, "clk_i2s0_8ch_tx", clk_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,
+	MUX(CLK_I2S0_8CH_TX, "clk_i2s0_8ch_tx", clk_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,
 			RK3568_CLKSEL_CON(11), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3568_i2s0_8ch_rx_fracmux __initdata =
-	MUX(0, "clk_i2s0_8ch_rx", clk_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,
+	MUX(CLK_I2S0_8CH_RX, "clk_i2s0_8ch_rx", clk_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,
 			RK3568_CLKSEL_CON(13), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3568_i2s1_8ch_tx_fracmux __initdata =
-	MUX(0, "clk_i2s1_8ch_tx", clk_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,
+	MUX(CLK_I2S1_8CH_TX, "clk_i2s1_8ch_tx", clk_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,
 			RK3568_CLKSEL_CON(15), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3568_i2s1_8ch_rx_fracmux __initdata =
-	MUX(0, "clk_i2s1_8ch_rx", clk_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,
+	MUX(CLK_I2S1_8CH_RX, "clk_i2s1_8ch_rx", clk_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,
 			RK3568_CLKSEL_CON(17), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3568_i2s2_2ch_fracmux __initdata =
-	MUX(0, "clk_i2s2_2ch", clk_i2s2_2ch_p, CLK_SET_RATE_PARENT,
+	MUX(CLK_I2S2_2CH, "clk_i2s2_2ch", clk_i2s2_2ch_p, CLK_SET_RATE_PARENT,
 			RK3568_CLKSEL_CON(19), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3568_i2s3_2ch_tx_fracmux __initdata =
-	MUX(0, "clk_i2s3_2ch_tx", clk_i2s3_2ch_tx_p, CLK_SET_RATE_PARENT,
+	MUX(CLK_I2S3_2CH_TX, "clk_i2s3_2ch_tx", clk_i2s3_2ch_tx_p, CLK_SET_RATE_PARENT,
 			RK3568_CLKSEL_CON(21), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3568_i2s3_2ch_rx_fracmux __initdata =
-	MUX(0, "clk_i2s3_2ch_rx", clk_i2s3_2ch_rx_p, CLK_SET_RATE_PARENT,
+	MUX(CLK_I2S3_2CH_RX, "clk_i2s3_2ch_rx", clk_i2s3_2ch_rx_p, CLK_SET_RATE_PARENT,
 			RK3568_CLKSEL_CON(83), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3568_spdif_8ch_fracmux __initdata =
diff --git a/include/dt-bindings/clock/rk3568-cru.h b/include/dt-bindings/clock/rk3568-cru.h
index 5d22d0a19e63..70e8132d9e00 100644
--- a/include/dt-bindings/clock/rk3568-cru.h
+++ b/include/dt-bindings/clock/rk3568-cru.h
@@ -462,6 +462,13 @@
 #define SCLK_EMMC_SAMPLE	401
 #define PCLK_EDPPHY_GRF		402
 #define CLK_HDMI_CEC            403
+#define CLK_I2S0_8CH_TX		404
+#define CLK_I2S0_8CH_RX		405
+#define CLK_I2S1_8CH_TX		406
+#define CLK_I2S1_8CH_RX		407
+#define CLK_I2S2_2CH		408
+#define CLK_I2S3_2CH_TX		409
+#define CLK_I2S3_2CH_RX		410
 #define PCLK_CORE_PVTM		450
 
 #define CLK_NR_CLKS		(PCLK_CORE_PVTM + 1)
-- 
2.35.3

