
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002223                       # Number of seconds simulated
sim_ticks                                  2223451000                       # Number of ticks simulated
final_tick                                 2223451000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311927                       # Simulator instruction rate (inst/s)
host_op_rate                                   339282                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              197733405                       # Simulator tick rate (ticks/s)
host_mem_usage                                 690180                       # Number of bytes of host memory used
host_seconds                                    11.24                       # Real time elapsed on the host
sim_insts                                     3507515                       # Number of instructions simulated
sim_ops                                       3815121                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           37376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               53056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        37376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          37376                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              584                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              245                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  829                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           16809905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            7052101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               23862006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      16809905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          16809905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          16809905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           7052101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              23862006                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  102857                       # Number of BP lookups
system.cpu.branchPred.condPredicted            102857                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               850                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               100657                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                      87                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 52                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          100657                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             100174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              483                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          232                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tageLongestMatchProviderCorrect          182                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tageBimodalProviderCorrect       100780                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tageLongestMatchProviderWrong            3                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tageBimodalProviderWrong          547                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWouldHaveHit            1                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tageLongestMatchProviderWouldHaveHit            1                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::1           86                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::2           57                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::3           31                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::4            3                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::5            3                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::6            2                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::7            1                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::8            1                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::11            1                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tageAltMatchProvider::0          171                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::1           12                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::2            1                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::4            1                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        1801                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1636                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            66                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      201912                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            87                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2223452                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             207866                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3514089                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      102857                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100261                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2014440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1736                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           226                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    201870                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   265                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2223420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.721507                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.692197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   309279     13.91%     13.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      650      0.03%     13.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1913491     86.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2223420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.046260                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.580465                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   307190                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  2760                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1911924                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   678                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    868                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3824865                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    868                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   307848                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2498                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            217                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1911840                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   149                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3823588                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenamedOperands            10525402                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7757400                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          7031902                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3979                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10516257                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9145                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 19                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       285                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2067                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1927                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 3                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3820975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3819422                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               321                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2223420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.717814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.627144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              212062      9.54%      9.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              203294      9.14%     18.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1808064     81.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2223420                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               341      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3814400     99.87%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.01%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   76      0.00%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  117      0.00%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 233      0.01%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1817      0.05%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1295      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              98      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            447      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3819422                       # Type of FU issued
system.cpu.iq.rate                           1.717789                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            9858449                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3824794                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3816325                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4136                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2175                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2036                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3817017                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2064                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               14                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          642                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    868                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2428                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3821045                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                22                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2067                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1927                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             64                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          906                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  970                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3818692                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1794                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               730                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         3429                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   101695                       # Number of branches executed
system.cpu.iew.exec_stores                       1635                       # Number of stores executed
system.cpu.iew.exec_rate                     1.717461                       # Inst execution rate
system.cpu.iew.wb_sent                        3818552                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3818361                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3310562                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6215095                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.717312                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.532665                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            5923                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               866                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2220124                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.718427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.626589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       211272      9.52%      9.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       202583      9.12%     18.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1806269     81.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2220124                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3507515                       # Number of instructions committed
system.cpu.commit.committedOps                3815121                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2941                       # Number of memory references committed
system.cpu.commit.loads                          1425                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     101513                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2017                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3813551                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  147                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          107      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3811051     99.89%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              76      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            232      0.01%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1351      0.04%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1087      0.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           74      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3815121                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1806269                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4234899                       # The number of ROB reads
system.cpu.rob.rob_writes                     7645385                       # The number of ROB writes
system.cpu.timesIdled                              33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              32                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3507515                       # Number of Instructions Simulated
system.cpu.committedOps                       3815121                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.633911                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.633911                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.577509                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.577509                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7024355                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3713332                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3884                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1547                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    508729                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6805107                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  207502                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           201.410132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3194                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               245                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.036735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             33000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   201.410132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.196690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.196690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.239258                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6749                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1561                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1388                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         2949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2949                       # number of overall hits
system.cpu.dcache.overall_hits::total            2949                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          129                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          303                       # number of overall misses
system.cpu.dcache.overall_misses::total           303                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2558000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1812000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1812000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data      4370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4370000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4370000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         3252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3252                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3252                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.100288                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.100288                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.085036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085036                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.093173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.093173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093173                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14701.149425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14701.149425                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14046.511628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14046.511628                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14422.442244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14422.442244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14422.442244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14422.442244                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           58                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           58                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          245                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          245                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1449000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1449000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3003000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3003000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.066859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.085036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.075338                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075338                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.075338                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075338                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12491.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12491.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12046.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12046.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12257.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12257.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12257.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12257.142857                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.385068                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              201820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            346.174957                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.385068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            404323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           404323                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       201237                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          201237                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       201237                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           201237                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       201237                       # number of overall hits
system.cpu.icache.overall_hits::total          201237                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          633                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           633                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          633                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          633                       # number of overall misses
system.cpu.icache.overall_misses::total           633                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8541000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8541000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      8541000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8541000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8541000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8541000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       201870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       201870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       201870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       201870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       201870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       201870                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003136                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003136                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13492.890995                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13492.890995                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13492.890995                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13492.890995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13492.890995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13492.890995                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          584                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7044000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7044000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002893                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002893                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002893                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002893                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12061.643836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12061.643836                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12061.643836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12061.643836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12061.643836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12061.643836                       # average overall mshr miss latency
system.cpu.icache.replacements                    332                       # number of replacements
system.interrupt_xbar.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.interrupt_xbar.snoops                        0                       # Total snoops (count)
system.interrupt_xbar.snoopTraffic                  0                       # Total snoop traffic (bytes)
system.interrupt_xbar.snoop_fanout::samples            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::mean          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::stdev          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::underflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::0               0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::overflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::min_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::max_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::total            0                       # Request fanout histogram
system.membus.snoop_filter.tot_requests          1161                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2223451000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                699                       # Transaction distribution
system.membus.trans_dist::CleanEvict              332                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              129                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           700                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         1499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port          490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        37312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               829                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001206                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034731                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     828     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 829                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1161000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2915000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1225000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
