4:12:18 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 16:13:09 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 16:13:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 16:13:09 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 16:13:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 16:13:10 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 16:13:10 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     117  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 16:13:10 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 16:13:10 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":120:4:120:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
@W: MO160 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Register bit track[3] (in view view:work.fsm(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.69ns		 145 /        96
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 96 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               96         sevsegr[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 16:13:11 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.624

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      96.4 MHz      40.000        10.376        29.624     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.624  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                           Arrival           
Instance                  Reference     Type         Pin     Net             Time        Slack 
                          Clock                                                                
-----------------------------------------------------------------------------------------------
cu1.track[2]              i_Clk         SB_DFF       Q       track[2]        0.540       29.624
cu1.track[0]              i_Clk         SB_DFF       Q       track[0]        0.540       29.673
cu1.track[1]              i_Clk         SB_DFF       Q       track[1]        0.540       29.722
Instance3.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance2.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance1.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance1.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]      0.540       32.209
Instance2.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]      0.540       32.209
Instance3.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]      0.540       32.209
Instance2.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
===============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                         Required           
Instance                 Reference     Type        Pin     Net            Time         Slack 
                         Clock                                                               
---------------------------------------------------------------------------------------------
alogicunit.result[7]     i_Clk         SB_DFFE     D       N_31           39.895       29.624
alogicunit.result[2]     i_Clk         SB_DFFE     D       N_21           39.895       30.325
alogicunit.result[6]     i_Clk         SB_DFFE     D       N_29           39.895       31.584
alogicunit.result[5]     i_Clk         SB_DFFE     D       N_27           39.895       31.640
alogicunit.result[4]     i_Clk         SB_DFFE     D       N_23           39.895       31.864
alogicunit.result[3]     i_Clk         SB_DFFE     D       N_25           39.895       31.920
Instance3.r_State        i_Clk         SB_DFF      D       r_State        39.895       32.160
Instance2.r_State        i_Clk         SB_DFF      D       r_State        39.895       32.160
Instance1.r_State        i_Clk         SB_DFF      D       r_State        39.895       32.160
alogicunit.negative      i_Clk         SB_DFF      D       negative_0     39.895       32.209
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.624

    Number of logic level(s):                10
    Starting point:                          cu1.track[2] / Q
    Ending point:                            alogicunit.result[7] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
cu1.track[2]                         SB_DFF       Q        Out     0.540     0.540       -         
track[2]                             Net          -        -       1.599     -           12        
cu1.track_RNIMF83[2]                 SB_LUT4      I0       In      -         2.139       -         
cu1.track_RNIMF83[2]                 SB_LUT4      O        Out     0.449     2.588       -         
track_i[2]                           Net          -        -       1.371     -           11        
alogicunit.un1_a_1_cry_1_0_c_RNO     SB_LUT4      I0       In      -         3.959       -         
alogicunit.un1_a_1_cry_1_0_c_RNO     SB_LUT4      O        Out     0.449     4.408       -         
un1_a_1_cry_1_0_c_RNO                Net          -        -       0.905     -           1         
alogicunit.un1_a_1_cry_1_0_c         SB_CARRY     I1       In      -         5.313       -         
alogicunit.un1_a_1_cry_1_0_c         SB_CARRY     CO       Out     0.229     5.542       -         
un1_a_1_cry_1                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_0_c         SB_CARRY     CI       In      -         5.556       -         
alogicunit.un1_a_1_cry_2_0_c         SB_CARRY     CO       Out     0.126     5.682       -         
un1_a_1_cry_2                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c           SB_CARRY     CI       In      -         5.696       -         
alogicunit.un1_a_1_cry_3_c           SB_CARRY     CO       Out     0.126     5.822       -         
un1_a_1_cry_3                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c           SB_CARRY     CI       In      -         5.836       -         
alogicunit.un1_a_1_cry_4_c           SB_CARRY     CO       Out     0.126     5.962       -         
un1_a_1_cry_4                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_0_c         SB_CARRY     CI       In      -         5.976       -         
alogicunit.un1_a_1_cry_5_0_c         SB_CARRY     CO       Out     0.126     6.102       -         
un1_a_1_cry_5                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_6_c           SB_CARRY     CI       In      -         6.116       -         
alogicunit.un1_a_1_cry_6_c           SB_CARRY     CO       Out     0.126     6.242       -         
un1_a_1_cry_6                        Net          -        -       0.386     -           1         
alogicunit.result_RNO_0[7]           SB_LUT4      I3       In      -         6.628       -         
alogicunit.result_RNO_0[7]           SB_LUT4      O        Out     0.316     6.944       -         
result_RNO_0[7]                      Net          -        -       1.371     -           1         
alogicunit.result_RNO[7]             SB_LUT4      I0       In      -         8.315       -         
alogicunit.result_RNO[7]             SB_LUT4      O        Out     0.449     8.764       -         
N_31                                 Net          -        -       1.507     -           1         
alogicunit.result[7]                 SB_DFFE      D        In      -         10.271      -         
===================================================================================================
Total path delay (propagation time + setup) of 10.376 is 3.167(30.5%) logic and 7.209(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        54 uses
SB_DFF          26 uses
SB_DFFE         16 uses
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             8 uses
SB_LUT4         143 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   96 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 143 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 143 = 143 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 16:13:11 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	143
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	150
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	4
        LUT with CARRY   	:	3
    LogicCells                  :	154/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.4 (sec)

Final Design Statistics
    Number of LUTs      	:	150
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	154/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 151.26 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 154
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 154
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 213 
I1212: Iteration  1 :    55 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:15:59 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:16:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:16:00 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:16:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:16:01 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 17:16:01 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     117  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:16:01 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 17:16:01 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":120:4:120:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
@W: MO160 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Register bit track[3] (in view view:work.fsm(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.69ns		 142 /        96
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_48.
@N: FX1017 :|SB_GB inserted on the net N_49.
@N: FX1017 :|SB_GB inserted on the net N_51.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 96 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               96         o_LED_1        
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 17:16:02 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.764

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      97.7 MHz      40.000        10.236        29.764     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.764  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                          Arrival           
Instance                 Reference     Type         Pin     Net            Time        Slack 
                         Clock                                                               
---------------------------------------------------------------------------------------------
cu1.track[2]             i_Clk         SB_DFF       Q       track[2]       0.540       29.764
cu1.track[0]             i_Clk         SB_DFF       Q       track[0]       0.540       29.813
cu1.track[1]             i_Clk         SB_DFF       Q       track[1]       0.540       29.862
Instance3.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]     0.540       32.160
Instance2.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]     0.540       32.160
Instance1.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]     0.540       32.160
Instance1.r_Count[0]     i_Clk         SB_DFFSR     Q       r_Count[0]     0.540       32.209
Instance2.r_Count[0]     i_Clk         SB_DFFSR     Q       r_Count[0]     0.540       32.209
Instance3.r_Count[0]     i_Clk         SB_DFFSR     Q       r_Count[0]     0.540       32.209
Instance2.r_Count[2]     i_Clk         SB_DFFSR     Q       r_Count[2]     0.540       32.209
=============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                           Required           
Instance                 Reference     Type        Pin     Net              Time         Slack 
                         Clock                                                                 
-----------------------------------------------------------------------------------------------
alogicunit.result[6]     i_Clk         SB_DFFE     D       N_25             39.895       29.764
alogicunit.result[5]     i_Clk         SB_DFFE     D       N_28             39.895       29.974
alogicunit.result[4]     i_Clk         SB_DFFE     D       N_66             39.895       30.044
alogicunit.result[3]     i_Clk         SB_DFFE     D       N_203_0_i        39.895       30.255
alogicunit.result[7]     i_Clk         SB_DFFE     D       N_311_0_i        39.895       31.381
alogicunit.result[2]     i_Clk         SB_DFFE     D       N_176_0_i        39.895       32.061
Instance1.r_State        i_Clk         SB_DFF      D       r_State          39.895       32.160
Instance2.r_State        i_Clk         SB_DFF      D       r_State          39.895       32.160
Instance3.r_State        i_Clk         SB_DFF      D       r_State          39.895       32.160
sevsegl[2]               i_Clk         SB_DFF      D       sevsegl_5[2]     39.895       32.160
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.131
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.764

    Number of logic level(s):                9
    Starting point:                          cu1.track[2] / Q
    Ending point:                            alogicunit.result[6] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
cu1.track[2]                         SB_DFF       Q        Out     0.540     0.540       -         
track[2]                             Net          -        -       1.599     -           10        
cu1.track_RNIMF83[2]                 SB_LUT4      I0       In      -         2.139       -         
cu1.track_RNIMF83[2]                 SB_LUT4      O        Out     0.449     2.588       -         
track_i[2]                           Net          -        -       1.371     -           12        
alogicunit.un1_a_1_cry_1_0_c_RNO     SB_LUT4      I0       In      -         3.959       -         
alogicunit.un1_a_1_cry_1_0_c_RNO     SB_LUT4      O        Out     0.449     4.408       -         
un1_a_1_cry_1_0_c_RNO                Net          -        -       0.905     -           1         
alogicunit.un1_a_1_cry_1_0_c         SB_CARRY     I1       In      -         5.313       -         
alogicunit.un1_a_1_cry_1_0_c         SB_CARRY     CO       Out     0.229     5.542       -         
un1_a_1_cry_1                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_0_c         SB_CARRY     CI       In      -         5.556       -         
alogicunit.un1_a_1_cry_2_0_c         SB_CARRY     CO       Out     0.126     5.682       -         
un1_a_1_cry_2                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c           SB_CARRY     CI       In      -         5.696       -         
alogicunit.un1_a_1_cry_3_c           SB_CARRY     CO       Out     0.126     5.822       -         
un1_a_1_cry_3                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c           SB_CARRY     CI       In      -         5.836       -         
alogicunit.un1_a_1_cry_4_c           SB_CARRY     CO       Out     0.126     5.962       -         
un1_a_1_cry_4                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_0_c         SB_CARRY     CI       In      -         5.976       -         
alogicunit.un1_a_1_cry_5_0_c         SB_CARRY     CO       Out     0.126     6.102       -         
un1_a_1_cry_5                        Net          -        -       0.386     -           2         
alogicunit.result_RNO_0[6]           SB_LUT4      I3       In      -         6.488       -         
alogicunit.result_RNO_0[6]           SB_LUT4      O        Out     0.316     6.804       -         
result_RNO_0[6]                      Net          -        -       1.371     -           1         
alogicunit.result_RNO[6]             SB_LUT4      I0       In      -         8.175       -         
alogicunit.result_RNO[6]             SB_LUT4      O        Out     0.449     8.624       -         
N_25                                 Net          -        -       1.507     -           1         
alogicunit.result[6]                 SB_DFFE      D        In      -         10.131      -         
===================================================================================================
Total path delay (propagation time + setup) of 10.236 is 3.041(29.7%) logic and 7.195(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        54 uses
SB_DFF          34 uses
SB_DFFE         8 uses
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             8 uses
SB_LUT4         143 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   96 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 143 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 143 = 143 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:16:02 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	143
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	149
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	51
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	48
        CARRY Only       	:	4
        LUT with CARRY   	:	5
    LogicCells                  :	153/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.4 (sec)

Final Design Statistics
    Number of LUTs      	:	149
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	153/1280
    PLBs                        :	32/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 149.06 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 348
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 348
used logic cells: 153
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 218 
I1212: Iteration  1 :    37 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:18:28 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@E: CG744 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":105:15:105:18|Need simple constant expression
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:18:28 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:18:28 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:20:34 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@E: CG501 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":118:22:118:22|Expecting delimiter: , or ; or )
@E: CS187 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":183:0:183:8|Expecting endmodule
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:20:34 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:20:34 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:20:41 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@E: CG744 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":105:15:105:18|Need simple constant expression
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:20:41 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:20:41 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:21:19 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@E: CG744 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":105:14:105:17|Need simple constant expression
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:21:19 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:21:19 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:22:40 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@E: CG426 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":134:12:134:18|Assignment target sevsegl must be of type reg or genvar
@E: CG426 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":135:12:135:18|Assignment target sevsegr must be of type reg or genvar
@E: CG426 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":139:12:139:18|Assignment target sevsegl must be of type reg or genvar
@E: CG426 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":140:12:140:18|Assignment target sevsegr must be of type reg or genvar
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:22:40 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:22:40 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:23:40 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:23:40 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:23:40 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:23:40 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:23:41 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 17:23:41 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     117  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:23:41 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 17:23:42 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":120:4:120:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
@W: MO160 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Register bit track[3] (in view view:work.fsm(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.48ns		 140 /        96
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 96 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               96         sevsegr[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 17:23:42 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 31.604

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      119.1 MHz     40.000        8.396         31.604     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      31.604  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                           Arrival           
Instance                  Reference     Type         Pin     Net             Time        Slack 
                          Clock                                                                
-----------------------------------------------------------------------------------------------
cu1.track[1]              i_Clk         SB_DFF       Q       N_35_i          0.540       31.604
cu1.track[0]              i_Clk         SB_DFF       Q       track[0]        0.540       31.654
cu1.track[2]              i_Clk         SB_DFF       Q       track[2]        0.540       31.674
Instance3.r_Count[5]      i_Clk         SB_DFFSR     Q       r_Count[5]      0.540       32.160
Instance2.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance1.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance2.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]      0.540       32.209
Instance2.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
Instance1.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
Instance3.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
===============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                             Required           
Instance                 Reference     Type         Pin     Net               Time         Slack 
                         Clock                                                                   
-------------------------------------------------------------------------------------------------
alogicunit.result[6]     i_Clk         SB_DFFE      D       N_284_0_i         39.895       31.604
alogicunit.result[5]     i_Clk         SB_DFFE      D       N_257_0_i         39.895       31.745
alogicunit.result[4]     i_Clk         SB_DFFE      D       N_230_0_i         39.895       31.885
alogicunit.result[3]     i_Clk         SB_DFFE      D       N_203_0_i         39.895       32.025
Instance2.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance3.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance1.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
alogicunit.result[2]     i_Clk         SB_DFFE      D       N_26              39.895       32.165
Instance2.r_Count[0]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance3.r_Count[0]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      8.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     31.604

    Number of logic level(s):                8
    Starting point:                          cu1.track[1] / Q
    Ending point:                            alogicunit.result[6] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
cu1.track[1]                           SB_DFF       Q        Out     0.540     0.540       -         
N_35_i                                 Net          -        -       1.599     -           20        
cu2.result24_i_l_ofx                   SB_LUT4      I0       In      -         2.139       -         
cu2.result24_i_l_ofx                   SB_LUT4      O        Out     0.449     2.588       -         
result24_i_l_ofx                       Net          -        -       0.905     -           1         
alogicunit.un1_a_1_cry_1_c             SB_CARRY     I0       In      -         3.493       -         
alogicunit.un1_a_1_cry_1_c             SB_CARRY     CO       Out     0.258     3.750       -         
un1_a_1_cry_1                          Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_c             SB_CARRY     CI       In      -         3.764       -         
alogicunit.un1_a_1_cry_2_c             SB_CARRY     CO       Out     0.126     3.890       -         
un1_a_1_cry_2                          Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c             SB_CARRY     CI       In      -         3.905       -         
alogicunit.un1_a_1_cry_3_c             SB_CARRY     CO       Out     0.126     4.031       -         
un1_a_1_cry_3                          Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c             SB_CARRY     CI       In      -         4.045       -         
alogicunit.un1_a_1_cry_4_c             SB_CARRY     CO       Out     0.126     4.171       -         
un1_a_1_cry_4                          Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_c             SB_CARRY     CI       In      -         4.185       -         
alogicunit.un1_a_1_cry_5_c             SB_CARRY     CO       Out     0.126     4.311       -         
un1_a_1_cry_5                          Net          -        -       0.386     -           2         
alogicunit.un1_a_1_cry_5_c_RNI3AIP     SB_LUT4      I3       In      -         4.697       -         
alogicunit.un1_a_1_cry_5_c_RNI3AIP     SB_LUT4      O        Out     0.316     5.013       -         
un1_a_1_cry_5_c_RNI3AIP                Net          -        -       1.371     -           1         
cu2.N_284_0_i                          SB_LUT4      I1       In      -         6.384       -         
cu2.N_284_0_i                          SB_LUT4      O        Out     0.400     6.783       -         
N_284_0_i                              Net          -        -       1.507     -           1         
alogicunit.result[6]                   SB_DFFE      D        In      -         8.290       -         
=====================================================================================================
Total path delay (propagation time + setup) of 8.396 is 2.572(30.6%) logic and 5.824(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        54 uses
SB_DFF          26 uses
SB_DFFE         16 uses
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             8 uses
SB_LUT4         143 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   96 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 143 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 143 = 143 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:23:42 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	143
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	148
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	51
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	4
        LUT with CARRY   	:	5
    LogicCells                  :	152/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.3 (sec)

Final Design Statistics
    Number of LUTs      	:	148
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	152/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 162.26 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 366
used logic cells: 152
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 366
used logic cells: 152
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 210 
I1212: Iteration  1 :    41 unrouted : 0 seconds
I1212: Iteration  2 :    13 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:27:09 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I:"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I:"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I:"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I:"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I:"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I:"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
@W: CG679 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Previous module with same name alu
@N: CG1223 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Duplicate module name alu
@W: CG679 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Previous module with same name BinaryTo7Seg
@N: CG1223 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Duplicate module name BinaryTo7Seg
@W: CG679 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Previous module with same name DebounceSwitch
@N: CG1223 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Duplicate module name DebounceSwitch
@W: CG679 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Previous module with same name decoder
@N: CG1223 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Duplicate module name decoder
@W: CG679 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Previous module with same name fsm
@N: CG1223 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Duplicate module name fsm
@W: CG679 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Previous module with same name register
@N: CG1223 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Duplicate module name register
6 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:27:09 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:27:09 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:27:22 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:27:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:27:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:27:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:27:23 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 17:27:23 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     117  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:27:24 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 17:27:24 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":120:4:120:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[7:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
@W: MO160 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Register bit track[3] (in view view:work.fsm(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.69ns		 145 /        96
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 96 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               96         sevsegr[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 17:27:24 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.624

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      96.4 MHz      40.000        10.376        29.624     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.624  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                           Arrival           
Instance                  Reference     Type         Pin     Net             Time        Slack 
                          Clock                                                                
-----------------------------------------------------------------------------------------------
cu1.track[2]              i_Clk         SB_DFF       Q       track[2]        0.540       29.624
cu1.track[0]              i_Clk         SB_DFF       Q       track[0]        0.540       29.673
cu1.track[1]              i_Clk         SB_DFF       Q       track[1]        0.540       29.722
Instance3.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance2.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance1.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance1.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]      0.540       32.209
Instance2.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]      0.540       32.209
Instance3.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]      0.540       32.209
Instance2.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
===============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                         Required           
Instance                 Reference     Type        Pin     Net            Time         Slack 
                         Clock                                                               
---------------------------------------------------------------------------------------------
alogicunit.result[7]     i_Clk         SB_DFFE     D       N_31           39.895       29.624
alogicunit.result[2]     i_Clk         SB_DFFE     D       N_21           39.895       30.325
alogicunit.result[6]     i_Clk         SB_DFFE     D       N_29           39.895       31.584
alogicunit.result[5]     i_Clk         SB_DFFE     D       N_27           39.895       31.640
alogicunit.result[4]     i_Clk         SB_DFFE     D       N_23           39.895       31.864
alogicunit.result[3]     i_Clk         SB_DFFE     D       N_25           39.895       31.920
Instance3.r_State        i_Clk         SB_DFF      D       r_State        39.895       32.160
Instance2.r_State        i_Clk         SB_DFF      D       r_State        39.895       32.160
Instance1.r_State        i_Clk         SB_DFF      D       r_State        39.895       32.160
alogicunit.negative      i_Clk         SB_DFF      D       negative_0     39.895       32.209
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.624

    Number of logic level(s):                10
    Starting point:                          cu1.track[2] / Q
    Ending point:                            alogicunit.result[7] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
cu1.track[2]                         SB_DFF       Q        Out     0.540     0.540       -         
track[2]                             Net          -        -       1.599     -           12        
cu1.track_RNIMF83[2]                 SB_LUT4      I0       In      -         2.139       -         
cu1.track_RNIMF83[2]                 SB_LUT4      O        Out     0.449     2.588       -         
track_i[2]                           Net          -        -       1.371     -           11        
alogicunit.un1_a_1_cry_1_0_c_RNO     SB_LUT4      I0       In      -         3.959       -         
alogicunit.un1_a_1_cry_1_0_c_RNO     SB_LUT4      O        Out     0.449     4.408       -         
un1_a_1_cry_1_0_c_RNO                Net          -        -       0.905     -           1         
alogicunit.un1_a_1_cry_1_0_c         SB_CARRY     I1       In      -         5.313       -         
alogicunit.un1_a_1_cry_1_0_c         SB_CARRY     CO       Out     0.229     5.542       -         
un1_a_1_cry_1                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_0_c         SB_CARRY     CI       In      -         5.556       -         
alogicunit.un1_a_1_cry_2_0_c         SB_CARRY     CO       Out     0.126     5.682       -         
un1_a_1_cry_2                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c           SB_CARRY     CI       In      -         5.696       -         
alogicunit.un1_a_1_cry_3_c           SB_CARRY     CO       Out     0.126     5.822       -         
un1_a_1_cry_3                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c           SB_CARRY     CI       In      -         5.836       -         
alogicunit.un1_a_1_cry_4_c           SB_CARRY     CO       Out     0.126     5.962       -         
un1_a_1_cry_4                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_0_c         SB_CARRY     CI       In      -         5.976       -         
alogicunit.un1_a_1_cry_5_0_c         SB_CARRY     CO       Out     0.126     6.102       -         
un1_a_1_cry_5                        Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_6_c           SB_CARRY     CI       In      -         6.116       -         
alogicunit.un1_a_1_cry_6_c           SB_CARRY     CO       Out     0.126     6.242       -         
un1_a_1_cry_6                        Net          -        -       0.386     -           1         
alogicunit.result_RNO_0[7]           SB_LUT4      I3       In      -         6.628       -         
alogicunit.result_RNO_0[7]           SB_LUT4      O        Out     0.316     6.944       -         
result_RNO_0[7]                      Net          -        -       1.371     -           1         
alogicunit.result_RNO[7]             SB_LUT4      I0       In      -         8.315       -         
alogicunit.result_RNO[7]             SB_LUT4      O        Out     0.449     8.764       -         
N_31                                 Net          -        -       1.507     -           1         
alogicunit.result[7]                 SB_DFFE      D        In      -         10.271      -         
===================================================================================================
Total path delay (propagation time + setup) of 10.376 is 3.167(30.5%) logic and 7.209(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        54 uses
SB_DFF          26 uses
SB_DFFE         16 uses
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             8 uses
SB_LUT4         143 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   96 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 143 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 143 = 143 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:27:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	143
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	150
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	4
        LUT with CARRY   	:	3
    LogicCells                  :	154/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	150
    Number of DFFs      	:	96
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	154/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 151.26 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 154
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 154
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 213 
I1212: Iteration  1 :    55 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 17:38:36 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:38:37 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:38:37 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:38:37 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 17:38:38 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 17:38:38 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     118  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:38:38 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 17:38:38 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":120:4:120:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.69ns		 149 /        97
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 97 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               97         sevsegr[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 17:38:39 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.848

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      98.5 MHz      40.000        10.152        29.848     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.848  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                           Arrival           
Instance                  Reference     Type         Pin     Net             Time        Slack 
                          Clock                                                                
-----------------------------------------------------------------------------------------------
cu1.track[3]              i_Clk         SB_DFF       Q       track[3]        0.540       29.848
cu1.track[2]              i_Clk         SB_DFF       Q       track[2]        0.540       29.855
cu1.track[1]              i_Clk         SB_DFF       Q       track[1]        0.540       29.883
cu1.track[0]              i_Clk         SB_DFF       Q       track[0]        0.540       29.946
Instance1.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance3.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance2.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance3.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
Instance2.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
Instance1.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
===============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                             Required           
Instance                 Reference     Type         Pin     Net               Time         Slack 
                         Clock                                                                   
-------------------------------------------------------------------------------------------------
alogicunit.result[6]     i_Clk         SB_DFFE      D       N_284_0_i         39.895       29.848
alogicunit.result[5]     i_Clk         SB_DFFE      D       N_257_0_i         39.895       30.009
alogicunit.result[4]     i_Clk         SB_DFFE      D       N_230_0_i         39.895       30.128
alogicunit.result[7]     i_Clk         SB_DFFE      D       N_61              39.895       31.394
alogicunit.result[3]     i_Clk         SB_DFFE      D       N_203_0_i         39.895       31.955
alogicunit.result[2]     i_Clk         SB_DFFE      D       N_32              39.895       32.095
Instance1.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance3.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance2.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance2.r_Count[0]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.848

    Number of logic level(s):                9
    Starting point:                          cu1.track[3] / Q
    Ending point:                            alogicunit.result[6] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cu1.track[3]                            SB_DFF       Q        Out     0.540     0.540       -         
track[3]                                Net          -        -       1.599     -           18        
alogicunit.result24_i                   SB_LUT4      I0       In      -         2.139       -         
alogicunit.result24_i                   SB_LUT4      O        Out     0.449     2.588       -         
result24_i                              Net          -        -       1.371     -           7         
alogicunit.un1_a_1_cry_1_c_inv          SB_LUT4      I0       In      -         3.959       -         
alogicunit.un1_a_1_cry_1_c_inv          SB_LUT4      O        Out     0.386     4.345       -         
un1_a_1_cry_1_c_inv                     Net          -        -       0.905     -           2         
alogicunit.un1_a_1_cry_1_c              SB_CARRY     I0       In      -         5.250       -         
alogicunit.un1_a_1_cry_1_c              SB_CARRY     CO       Out     0.258     5.507       -         
un1_a_1_cry_1                           Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_c              SB_CARRY     CI       In      -         5.521       -         
alogicunit.un1_a_1_cry_2_c              SB_CARRY     CO       Out     0.126     5.647       -         
un1_a_1_cry_2                           Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c              SB_CARRY     CI       In      -         5.661       -         
alogicunit.un1_a_1_cry_3_c              SB_CARRY     CO       Out     0.126     5.787       -         
un1_a_1_cry_3                           Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c              SB_CARRY     CI       In      -         5.801       -         
alogicunit.un1_a_1_cry_4_c              SB_CARRY     CO       Out     0.126     5.928       -         
un1_a_1_cry_4                           Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_c              SB_CARRY     CI       In      -         5.942       -         
alogicunit.un1_a_1_cry_5_c              SB_CARRY     CO       Out     0.126     6.068       -         
un1_a_1_cry_5                           Net          -        -       0.386     -           2         
alogicunit.un1_a_1_cry_5_c_RNI6KUM1     SB_LUT4      I3       In      -         6.454       -         
alogicunit.un1_a_1_cry_5_c_RNI6KUM1     SB_LUT4      O        Out     0.316     6.769       -         
un1_a_1_cry_5_c_RNI6KUM1                Net          -        -       1.371     -           1         
cu2.N_284_0_i                           SB_LUT4      I1       In      -         8.140       -         
cu2.N_284_0_i                           SB_LUT4      O        Out     0.400     8.540       -         
N_284_0_i                               Net          -        -       1.507     -           1         
alogicunit.result[6]                    SB_DFFE      D        In      -         10.047      -         
======================================================================================================
Total path delay (propagation time + setup) of 10.152 is 2.957(29.1%) logic and 7.195(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        54 uses
SB_DFF          27 uses
SB_DFFE         16 uses
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             8 uses
SB_LUT4         148 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 148 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 148 = 148 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 17:38:39 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	148
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	155
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	52
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	53
        CARRY Only       	:	4
        LUT with CARRY   	:	5
    LogicCells                  :	159/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.6 (sec)

Final Design Statistics
    Number of LUTs      	:	155
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	159/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 153.13 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 410
used logic cells: 159
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 410
used logic cells: 159
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 219 
I1212: Iteration  1 :    51 unrouted : 0 seconds
I1212: Iteration  2 :    11 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:10:27 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:10:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:10:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:10:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:10:29 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 18:10:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     123  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:10:29 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 18:10:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|User-specified initial value defined for instance click1 is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|User-specified initial value defined for instance reset is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|Removing sequential instance reset (in view: work.simpleprocessor_top(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Removing sequential instance cu1.track[3] (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Removing sequential instance cu1.track[2] (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Removing sequential instance cu1.track[1] (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\fsm.v":21:4:21:9|Removing sequential instance cu1.track[0] (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|Removing sequential instance click1 (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing instance alogicunit.result[7] because it is equivalent to instance alogicunit.result[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing instance alogicunit.result[6] because it is equivalent to instance alogicunit.result[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing instance alogicunit.result[5] because it is equivalent to instance alogicunit.result[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing instance alogicunit.result[4] because it is equivalent to instance alogicunit.result[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing instance alogicunit.result[3] because it is equivalent to instance alogicunit.result[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing instance alogicunit.result[2] because it is equivalent to instance alogicunit.result[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing instance alogicunit.result[1] because it is equivalent to instance alogicunit.result[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|Removing instance sevsegr[3] because it is equivalent to instance sevsegl[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|Removing instance sevsegr[2] because it is equivalent to instance sevsegl[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|Removing instance sevsegr[1] because it is equivalent to instance sevsegl[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing sequential instance alogicunit.result[0] (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|Removing sequential instance o_LED_1 (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":123:4:123:9|Boundary register o_LED_1 (in view: work.simpleprocessor_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\alu.v":13:4:13:9|Removing sequential instance alogicunit.negative (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.13ns		 118 /        75
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_33.
@N: FX1017 :|SB_GB inserted on the net N_58.
@N: FX1017 :|SB_GB inserted on the net N_110.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 75 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               75         r_Count_e_0[3] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 18:10:30 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                          Arrival           
Instance                 Reference     Type         Pin     Net            Time        Slack 
                         Clock                                                               
---------------------------------------------------------------------------------------------
r_Count[0]               i_Clk         SB_DFF       Q       r_Count[0]     0.540       32.160
Instance3.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]     0.540       32.160
Instance2.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]     0.540       32.160
Instance1.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]     0.540       32.160
r_Switch_1               i_Clk         SB_DFF       Q       r_Switch_1     0.540       32.160
Instance1.r_Count[0]     i_Clk         SB_DFFSR     Q       r_Count[0]     0.540       32.209
Instance3.r_Count[0]     i_Clk         SB_DFFSR     Q       r_Count[0]     0.540       32.209
Instance2.r_Count[0]     i_Clk         SB_DFFSR     Q       r_Count[0]     0.540       32.209
r_Count[1]               i_Clk         SB_DFF       Q       r_Count[1]     0.540       32.209
Instance3.r_Count[2]     i_Clk         SB_DFFSR     Q       r_Count[2]     0.540       32.209
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                       Required           
Instance              Reference     Type       Pin     Net           Time         Slack 
                      Clock                                                             
----------------------------------------------------------------------------------------
r_Count[0]            i_Clk         SB_DFF     D       r_Count       39.895       32.160
r_Count[1]            i_Clk         SB_DFF     D       r_Count_0     39.895       32.160
r_Count[2]            i_Clk         SB_DFF     D       r_Count_1     39.895       32.160
Instance1.r_State     i_Clk         SB_DFF     D       r_State       39.895       32.160
Instance2.r_State     i_Clk         SB_DFF     D       r_State       39.895       32.160
Instance3.r_State     i_Clk         SB_DFF     D       r_State       39.895       32.160
sevsegl[0]            i_Clk         SB_DFF     D       sevsegl       39.895       32.160
sevsegl[1]            i_Clk         SB_DFF     D       sevsegl_0     39.895       32.160
sevsegl[2]            i_Clk         SB_DFF     D       sevsegl_1     39.895       32.160
sevsegl[3]            i_Clk         SB_DFF     D       sevsegl_2     39.895       32.160
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          r_Count[0] / Q
    Ending point:                            sevsegl[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
r_Count[0]             SB_DFF      Q        Out     0.540     0.540       -         
r_Count[0]             Net         -        -       1.599     -           7         
cu1.reset4_i_0_a5      SB_LUT4     I0       In      -         2.139       -         
cu1.reset4_i_0_a5      SB_LUT4     O        Out     0.449     2.588       -         
reset4_i_0_a5          Net         -        -       1.371     -           2         
cu1.un1_reset3_2_i     SB_LUT4     I0       In      -         3.959       -         
cu1.un1_reset3_2_i     SB_LUT4     O        Out     0.449     4.408       -         
N_39                   Net         -        -       1.371     -           4         
sevsegl_RNO[0]         SB_LUT4     I0       In      -         5.779       -         
sevsegl_RNO[0]         SB_LUT4     O        Out     0.449     6.227       -         
sevsegl                Net         -        -       1.507     -           1         
sevsegl[0]             SB_DFF      D        In      -         7.734       -         
====================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             5 uses
SB_CARRY        48 uses
SB_DFF          20 uses
SB_DFFE         1 use
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             5 uses
SB_LUT4         118 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (5%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 118 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 118 = 118 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:10:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	118
    Number of DFFs      	:	75
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	48
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	121
    Number of DFFs      	:	75
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	48

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	3
        LUT with CARRY   	:	0
    LogicCells                  :	124/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	75
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	48
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	124/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 155.72 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 124
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 124
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 183 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:19:40 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:19:40 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:19:40 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:19:40 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:19:41 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 18:19:41 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     118  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:19:42 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 18:19:42 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":120:4:120:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.48ns		 148 /        97
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_98.
@N: FX1017 :|SB_GB inserted on the net N_99.
@N: FX1017 :|SB_GB inserted on the net N_100.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 97 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               97         sevsegr[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 18:19:42 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      97.2 MHz      40.000        10.293        29.708     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.708  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                Arrival           
Instance                 Reference     Type         Pin     Net                  Time        Slack 
                         Clock                                                                     
---------------------------------------------------------------------------------------------------
cu1.track_e_0[3]         i_Clk         SB_DFFE      Q       current_state[3]     0.540       29.708
cu1.track[2]             i_Clk         SB_DFF       Q       current_state[2]     0.540       29.715
cu1.track[1]             i_Clk         SB_DFF       Q       current_state[1]     0.540       29.743
cu1.track[0]             i_Clk         SB_DFF       Q       current_state[0]     0.540       29.806
Instance2.r_Count[5]     i_Clk         SB_DFFSR     Q       r_Count[5]           0.540       31.574
Instance3.r_Count[5]     i_Clk         SB_DFFSR     Q       r_Count[5]           0.540       31.574
Instance3.r_Count[6]     i_Clk         SB_DFFSR     Q       r_Count[6]           0.540       31.581
Instance2.r_Count[6]     i_Clk         SB_DFFSR     Q       r_Count[6]           0.540       31.581
Instance1.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]           0.540       32.160
Instance2.r_Count[4]     i_Clk         SB_DFFSR     Q       r_Count[4]           0.540       32.160
===================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                         Required           
Instance                 Reference     Type         Pin     Net           Time         Slack 
                         Clock                                                               
---------------------------------------------------------------------------------------------
alogicunit.result[7]     i_Clk         SB_DFFE      D       N_58          39.895       29.708
alogicunit.result[6]     i_Clk         SB_DFFE      D       N_284_0_i     39.895       29.848
alogicunit.result[5]     i_Clk         SB_DFFE      D       N_257_0_i     39.895       29.939
alogicunit.result[4]     i_Clk         SB_DFFE      D       N_230_0_i     39.895       30.128
alogicunit.result[2]     i_Clk         SB_DFFE      D       N_27          39.895       30.409
Instance2.r_Count[0]     i_Clk         SB_DFFSR     R       N_99_g        39.895       31.574
Instance3.r_Count[0]     i_Clk         SB_DFFSR     R       N_98_g        39.895       31.574
Instance2.r_Count[1]     i_Clk         SB_DFFSR     R       N_99_g        39.895       31.574
Instance3.r_Count[1]     i_Clk         SB_DFFSR     R       N_98_g        39.895       31.574
Instance2.r_Count[2]     i_Clk         SB_DFFSR     R       N_99_g        39.895       31.574
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.707

    Number of logic level(s):                10
    Starting point:                          cu1.track_e_0[3] / Q
    Ending point:                            alogicunit.result[7] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
cu1.track_e_0[3]                   SB_DFFE      Q        Out     0.540     0.540       -         
current_state[3]                   Net          -        -       1.599     -           14        
alogicunit.result24_i              SB_LUT4      I0       In      -         2.139       -         
alogicunit.result24_i              SB_LUT4      O        Out     0.449     2.588       -         
result24_i                         Net          -        -       1.371     -           7         
alogicunit.un1_a_1_cry_1_c_inv     SB_LUT4      I0       In      -         3.959       -         
alogicunit.un1_a_1_cry_1_c_inv     SB_LUT4      O        Out     0.386     4.345       -         
un1_a_1_cry_1_c_inv                Net          -        -       0.905     -           2         
alogicunit.un1_a_1_cry_1_c         SB_CARRY     I0       In      -         5.250       -         
alogicunit.un1_a_1_cry_1_c         SB_CARRY     CO       Out     0.258     5.507       -         
un1_a_1_cry_1                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_c         SB_CARRY     CI       In      -         5.521       -         
alogicunit.un1_a_1_cry_2_c         SB_CARRY     CO       Out     0.126     5.647       -         
un1_a_1_cry_2                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c         SB_CARRY     CI       In      -         5.661       -         
alogicunit.un1_a_1_cry_3_c         SB_CARRY     CO       Out     0.126     5.787       -         
un1_a_1_cry_3                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c         SB_CARRY     CI       In      -         5.801       -         
alogicunit.un1_a_1_cry_4_c         SB_CARRY     CO       Out     0.126     5.928       -         
un1_a_1_cry_4                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_c         SB_CARRY     CI       In      -         5.942       -         
alogicunit.un1_a_1_cry_5_c         SB_CARRY     CO       Out     0.126     6.068       -         
un1_a_1_cry_5                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_6_c         SB_CARRY     CI       In      -         6.082       -         
alogicunit.un1_a_1_cry_6_c         SB_CARRY     CO       Out     0.126     6.208       -         
un1_a_1_cry_6                      Net          -        -       0.386     -           1         
alogicunit.result_RNO_0[7]         SB_LUT4      I3       In      -         6.594       -         
alogicunit.result_RNO_0[7]         SB_LUT4      O        Out     0.316     6.910       -         
result_RNO_0[7]                    Net          -        -       1.371     -           1         
alogicunit.result_RNO[7]           SB_LUT4      I1       In      -         8.281       -         
alogicunit.result_RNO[7]           SB_LUT4      O        Out     0.400     8.680       -         
N_58                               Net          -        -       1.507     -           1         
alogicunit.result[7]               SB_DFFE      D        In      -         10.187      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.293 is 3.084(30.0%) logic and 7.209(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             7 uses
SB_CARRY        54 uses
SB_DFF          25 uses
SB_DFFE         18 uses
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             7 uses
SB_LUT4         148 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 148 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 148 = 148 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:19:42 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	148
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	156
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	52
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	54
        CARRY Only       	:	4
        LUT with CARRY   	:	5
    LogicCells                  :	160/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	156
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	160/1280
    PLBs                        :	38/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 146.45 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 360
used logic cells: 160
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 360
used logic cells: 160
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :    24 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:23:18 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@N: CL189 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":121:4:121:9|Register bit r_Count[0] is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":121:4:121:9|Register bit r_Count[3] is always 0.
@W: CL260 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":121:4:121:9|Pruning register bit 3 of r_Count[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":121:4:121:9|Pruning register bit 0 of r_Count[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:23:19 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:23:19 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:23:19 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:23:20 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 18:23:20 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     120  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:23:20 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 18:23:20 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":121:4:121:9|User-specified initial value defined for instance click1 is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":121:4:121:9|User-specified initial value defined for instance r_Count[2:1] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":121:4:121:9|Removing sequential instance r_Count[1] (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":121:4:121:9|Removing sequential instance r_Count[2] (in view: work.simpleprocessor_top(verilog)) because it does not drive other instances.
Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.69ns		 145 /        97
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 97 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               97         sevsegl_esr[0] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 18:23:21 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      97.2 MHz      40.000        10.293        29.708     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.708  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                Arrival           
Instance                  Reference     Type         Pin     Net                  Time        Slack 
                          Clock                                                                     
----------------------------------------------------------------------------------------------------
cu1.track_e_0[3]          i_Clk         SB_DFFE      Q       current_state[3]     0.540       29.708
cu1.track[2]              i_Clk         SB_DFF       Q       current_state[2]     0.540       29.715
cu1.track[1]              i_Clk         SB_DFF       Q       current_state[1]     0.540       29.743
cu1.track[0]              i_Clk         SB_DFF       Q       current_state[0]     0.540       29.806
Instance1.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]          0.540       32.160
Instance3.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]          0.540       32.160
Instance2.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]          0.540       32.160
Instance2.r_Count[0]      i_Clk         SB_DFFSR     Q       r_Count[0]           0.540       32.209
Instance2.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]           0.540       32.209
Instance1.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]           0.540       32.209
====================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                             Required           
Instance                 Reference     Type         Pin     Net               Time         Slack 
                         Clock                                                                   
-------------------------------------------------------------------------------------------------
alogicunit.result[7]     i_Clk         SB_DFFE      D       N_26              39.895       29.708
alogicunit.result[6]     i_Clk         SB_DFFE      D       N_284_0_i         39.895       29.848
alogicunit.result[5]     i_Clk         SB_DFFE      D       N_257_0_i         39.895       29.939
alogicunit.result[4]     i_Clk         SB_DFFE      D       N_230_0_i         39.895       30.128
alogicunit.result[2]     i_Clk         SB_DFFE      D       N_20              39.895       30.409
alogicunit.result[3]     i_Clk         SB_DFFE      D       N_203_0_i         39.895       31.955
Instance3.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance1.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance2.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance2.r_Count[0]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.707

    Number of logic level(s):                10
    Starting point:                          cu1.track_e_0[3] / Q
    Ending point:                            alogicunit.result[7] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
cu1.track_e_0[3]                   SB_DFFE      Q        Out     0.540     0.540       -         
current_state[3]                   Net          -        -       1.599     -           14        
cu2.result24_i                     SB_LUT4      I0       In      -         2.139       -         
cu2.result24_i                     SB_LUT4      O        Out     0.449     2.588       -         
result24_i                         Net          -        -       1.371     -           7         
alogicunit.un1_a_1_cry_1_c_inv     SB_LUT4      I0       In      -         3.959       -         
alogicunit.un1_a_1_cry_1_c_inv     SB_LUT4      O        Out     0.386     4.345       -         
un1_a_1_cry_1_c_inv                Net          -        -       0.905     -           2         
alogicunit.un1_a_1_cry_1_c         SB_CARRY     I0       In      -         5.250       -         
alogicunit.un1_a_1_cry_1_c         SB_CARRY     CO       Out     0.258     5.507       -         
un1_a_1_cry_1                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_c         SB_CARRY     CI       In      -         5.521       -         
alogicunit.un1_a_1_cry_2_c         SB_CARRY     CO       Out     0.126     5.647       -         
un1_a_1_cry_2                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c         SB_CARRY     CI       In      -         5.661       -         
alogicunit.un1_a_1_cry_3_c         SB_CARRY     CO       Out     0.126     5.787       -         
un1_a_1_cry_3                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c         SB_CARRY     CI       In      -         5.801       -         
alogicunit.un1_a_1_cry_4_c         SB_CARRY     CO       Out     0.126     5.928       -         
un1_a_1_cry_4                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_c         SB_CARRY     CI       In      -         5.942       -         
alogicunit.un1_a_1_cry_5_c         SB_CARRY     CO       Out     0.126     6.068       -         
un1_a_1_cry_5                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_6_c         SB_CARRY     CI       In      -         6.082       -         
alogicunit.un1_a_1_cry_6_c         SB_CARRY     CO       Out     0.126     6.208       -         
un1_a_1_cry_6                      Net          -        -       0.386     -           1         
alogicunit.result_RNO_0[7]         SB_LUT4      I3       In      -         6.594       -         
alogicunit.result_RNO_0[7]         SB_LUT4      O        Out     0.316     6.910       -         
result_RNO_0[7]                    Net          -        -       1.371     -           1         
alogicunit.result_RNO[7]           SB_LUT4      I1       In      -         8.281       -         
alogicunit.result_RNO[7]           SB_LUT4      O        Out     0.400     8.680       -         
N_26                               Net          -        -       1.507     -           1         
alogicunit.result[7]               SB_DFFE      D        In      -         10.187      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.293 is 3.084(30.0%) logic and 7.209(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        54 uses
SB_DFF          25 uses
SB_DFFE         10 uses
SB_DFFESR       8 uses
SB_DFFSR        54 uses
SB_GB           3 uses
VCC             8 uses
SB_LUT4         146 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 146 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:23:21 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	154
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	52
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	52
        CARRY Only       	:	4
        LUT with CARRY   	:	5
    LogicCells                  :	158/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	154
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	54
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	158/1280
    PLBs                        :	38/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 153.50 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 415
used logic cells: 158
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 415
used logic cells: 158
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 219 
I1212: Iteration  1 :    50 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:27:05 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@E: CG906 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":160:39:160:48|Reference to unknown variable r_Switch_4.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:27:05 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:27:05 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:27:30 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@E: CG342 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":134:8:134:17|Expecting target variable, found r_Switch_4 -- possible misspelling
@E: CS187 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":207:0:207:8|Expecting endmodule
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:27:30 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:27:30 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:28:15 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@E: CG342 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":134:8:134:17|Expecting target variable, found r_Switch_4 -- possible misspelling
@E: CS187 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":207:0:207:8|Expecting endmodule
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:28:15 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:28:15 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:29:03 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@W: CL177 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":131:4:131:9|Sharing sequential element o_LED_2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":131:4:131:9|Sharing sequential element o_LED_3. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":131:4:131:9|Sharing sequential element o_LED_4. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:29:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:29:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:29:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:29:04 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 18:29:04 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     142  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:29:04 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 18:29:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance4.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance4.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":131:4:131:9|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":131:4:131:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.48ns		 188 /       121
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_60.
@N: FX1017 :|SB_GB inserted on the net N_62.
@N: FX1017 :|SB_GB inserted on the net N_128.
@N: FX1017 :|SB_GB inserted on the net N_129.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               121        sevsegr[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 137MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 18:29:05 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 28.448

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      86.6 MHz      40.000        11.552        28.448     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      28.449  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                Arrival           
Instance                 Reference     Type         Pin     Net                  Time        Slack 
                         Clock                                                                     
---------------------------------------------------------------------------------------------------
cu1.track[0]             i_Clk         SB_DFF       Q       current_state[0]     0.540       28.448
cu1.track[1]             i_Clk         SB_DFF       Q       current_state[1]     0.540       28.456
cu1.track[2]             i_Clk         SB_DFF       Q       current_state[2]     0.540       28.484
cu1.track[3]             i_Clk         SB_DFF       Q       current_state[3]     0.540       28.547
r_Switch_1               i_Clk         SB_DFF       Q       r_Switch_1           0.540       30.390
r_Switch_3               i_Clk         SB_DFF       Q       r_Switch_3           0.540       30.390
Instance1.r_State        i_Clk         SB_DFF       Q       w_Switch_1           0.540       30.411
Instance3.r_State        i_Clk         SB_DFF       Q       w_Switch_3           0.540       30.439
Instance3.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]           0.540       32.160
Instance4.r_Count[1]     i_Clk         SB_DFFSR     Q       r_Count[1]           0.540       32.160
===================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                           Required           
Instance                 Reference     Type        Pin     Net              Time         Slack 
                         Clock                                                                 
-----------------------------------------------------------------------------------------------
alogicunit.result[6]     i_Clk         SB_DFFE     D       N_284_0_i        39.895       28.448
alogicunit.result[5]     i_Clk         SB_DFFE     D       N_257_0_i        39.895       28.540
alogicunit.result[4]     i_Clk         SB_DFFE     D       N_230_0_i        39.895       28.682
alogicunit.result[7]     i_Clk         SB_DFFE     D       N_14             39.895       29.995
sevsegl[1]               i_Clk         SB_DFFE     D       sevsegl_7[1]     39.895       30.390
sevsegl[3]               i_Clk         SB_DFFE     D       sevsegl_7[3]     39.895       30.390
sevsegr[1]               i_Clk         SB_DFFE     D       sevsegr_7[1]     39.895       30.390
sevsegr[3]               i_Clk         SB_DFFE     D       sevsegr_7[3]     39.895       30.390
sevsegl[0]               i_Clk         SB_DFFE     D       N_28_i           39.895       30.474
sevsegl[2]               i_Clk         SB_DFFE     D       N_32_i           39.895       30.474
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      11.446
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     28.448

    Number of logic level(s):                7
    Starting point:                          cu1.track[0] / Q
    Ending point:                            alogicunit.result[6] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
cu1.track[0]                                   SB_DFF       Q        Out     0.540     0.540       -         
current_state[0]                               Net          -        -       1.599     -           12        
cu2.current_state_0001_0_a2_0_a2[0]            SB_LUT4      I0       In      -         2.139       -         
cu2.current_state_0001_0_a2_0_a2[0]            SB_LUT4      O        Out     0.449     2.588       -         
un1_a_1_i[1]                                   Net          -        -       1.371     -           12        
cu2.un1_a_1_i_i[1]                             SB_LUT4      I0       In      -         3.959       -         
cu2.un1_a_1_i_i[1]                             SB_LUT4      O        Out     0.386     4.345       -         
un1_a_1_i_i[1]                                 Net          -        -       1.371     -           6         
cu2.current_state_0001_0_a2_0_a2_l_fx_0[0]     SB_LUT4      I0       In      -         5.715       -         
cu2.current_state_0001_0_a2_0_a2_l_fx_0[0]     SB_LUT4      O        Out     0.449     6.164       -         
current_state_0001_0_a2_0_a2_l_fx_0[0]         Net          -        -       0.905     -           2         
alogicunit.un1_a_1_cry_4_c                     SB_CARRY     I0       In      -         7.069       -         
alogicunit.un1_a_1_cry_4_c                     SB_CARRY     CO       Out     0.258     7.327       -         
un1_a_1_cry_4                                  Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_c                     SB_CARRY     CI       In      -         7.341       -         
alogicunit.un1_a_1_cry_5_c                     SB_CARRY     CO       Out     0.126     7.467       -         
un1_a_1_cry_5                                  Net          -        -       0.386     -           2         
alogicunit.result_RNO_0[6]                     SB_LUT4      I3       In      -         7.853       -         
alogicunit.result_RNO_0[6]                     SB_LUT4      O        Out     0.316     8.169       -         
result_RNO_0[6]                                Net          -        -       1.371     -           1         
alogicunit.result_RNO[6]                       SB_LUT4      I1       In      -         9.540       -         
alogicunit.result_RNO[6]                       SB_LUT4      O        Out     0.400     9.939       -         
N_284_0_i                                      Net          -        -       1.507     -           1         
alogicunit.result[6]                           SB_DFFE      D        In      -         11.446      -         
=============================================================================================================
Total path delay (propagation time + setup) of 11.552 is 3.028(26.2%) logic and 8.524(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             9 uses
SB_CARRY        70 uses
SB_DFF          31 uses
SB_DFFE         18 uses
SB_DFFSR        72 uses
SB_GB           4 uses
VCC             9 uses
SB_LUT4         187 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (9%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 187 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 187 = 187 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:29:05 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	187
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	70
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	196
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	70

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	61
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	69
        CARRY Only       	:	4
        LUT with CARRY   	:	6
    LogicCells                  :	200/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	196
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	70
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	200/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 142.24 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 466
used logic cells: 200
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 466
used logic cells: 200
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 286 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleProcessor_syn.prj" -log "SimpleProcessor_Implmnt/SimpleProcessor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleProcessor_Implmnt/SimpleProcessor.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: PC

# Sun Aug 06 18:36:03 2023

#Implementation: SimpleProcessor_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v changed - recompiling
Selecting top level module simpleprocessor_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\register.v":2:7:2:14|Synthesizing module register in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":1:7:1:20|Synthesizing module DebounceSwitch in library work.

@A: CG412 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\DebounceSwitch.v":13:12:13:33|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":1:7:1:9|Synthesizing module fsm in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\decoder.v":2:7:2:13|Synthesizing module decoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\BinaryTo7Seg.v":1:7:1:18|Synthesizing module BinaryTo7Seg in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Synthesizing module simpleprocessor_top in library work.

@W: CL177 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":131:4:131:9|Sharing sequential element o_LED_2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":131:4:131:9|Sharing sequential element o_LED_3. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":131:4:131:9|Sharing sequential element o_LED_4. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\fsm.v":21:4:21:9|Trying to extract state machine for register track.
Extracted state machine for register track
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:36:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:36:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:36:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\Verilog\simpleprocessor_top.v":2:7:2:25|Selected library: work cell: simpleprocessor_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 06 18:36:05 2023

###########################################################]
Pre-mapping Report

# Sun Aug 06 18:36:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist simpleprocessor_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     142  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:36:05 2023

###########################################################]
Map & Optimize Report

# Sun Aug 06 18:36:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance4.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance4.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":131:4:131:9|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":131:4:131:9|User-specified initial value defined for instance click1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
Encoding state machine track[8:0] (in view: work.fsm(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.69ns		 204 /       121
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance4.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               121        sevsegr[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\synwork\SimpleProcessor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 06 18:36:06 2023
#


Top view:               simpleprocessor_top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.869

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      98.7 MHz      40.000        10.131        29.869     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.869  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                Arrival           
Instance                  Reference     Type         Pin     Net                  Time        Slack 
                          Clock                                                                     
----------------------------------------------------------------------------------------------------
cu1.track_e_0[3]          i_Clk         SB_DFFE      Q       current_state[3]     0.540       29.869
cu1.track[2]              i_Clk         SB_DFF       Q       current_state[2]     0.540       29.876
cu1.track[1]              i_Clk         SB_DFF       Q       current_state[1]     0.540       29.904
cu1.track[0]              i_Clk         SB_DFF       Q       current_state[0]     0.540       29.967
r_Switch_1                i_Clk         SB_DFF       Q       r_Switch_1           0.540       30.523
Instance1.r_State         i_Clk         SB_DFF       Q       w_Switch_1           0.540       30.572
Instance3.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]          0.540       32.160
Instance4.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]          0.540       32.160
Instance2.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]          0.540       32.160
Instance1.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]          0.540       32.160
====================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                           Required           
Instance                 Reference     Type        Pin     Net              Time         Slack 
                         Clock                                                                 
-----------------------------------------------------------------------------------------------
alogicunit.result[6]     i_Clk         SB_DFFE     D       N_24             39.895       29.869
alogicunit.result[5]     i_Clk         SB_DFFE     D       N_22             39.895       30.009
alogicunit.result[4]     i_Clk         SB_DFFE     D       N_18             39.895       30.149
sevsegl[0]               i_Clk         SB_DFFE     D       sevsegl_7[0]     39.895       30.523
sevsegr[0]               i_Clk         SB_DFFE     D       sevsegr_7[0]     39.895       30.523
alogicunit.result[7]     i_Clk         SB_DFFE     D       N_26             39.895       31.394
alogicunit.result[3]     i_Clk         SB_DFFE     D       N_20             39.895       31.955
alogicunit.result[2]     i_Clk         SB_DFFE     D       N_16             39.895       32.095
Instance2.r_State        i_Clk         SB_DFF      D       r_State          39.895       32.160
Instance3.r_State        i_Clk         SB_DFF      D       r_State          39.895       32.160
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.869

    Number of logic level(s):                9
    Starting point:                          cu1.track_e_0[3] / Q
    Ending point:                            alogicunit.result[6] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
cu1.track_e_0[3]                   SB_DFFE      Q        Out     0.540     0.540       -         
current_state[3]                   Net          -        -       1.599     -           15        
alogicunit.result24_i              SB_LUT4      I0       In      -         2.139       -         
alogicunit.result24_i              SB_LUT4      O        Out     0.449     2.588       -         
result24_i                         Net          -        -       1.371     -           7         
alogicunit.un1_a_1_cry_1_c_inv     SB_LUT4      I0       In      -         3.959       -         
alogicunit.un1_a_1_cry_1_c_inv     SB_LUT4      O        Out     0.386     4.345       -         
un1_a_1_cry_1_c_inv                Net          -        -       0.905     -           2         
alogicunit.un1_a_1_cry_1_c         SB_CARRY     I0       In      -         5.250       -         
alogicunit.un1_a_1_cry_1_c         SB_CARRY     CO       Out     0.258     5.507       -         
un1_a_1_cry_1                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_2_c         SB_CARRY     CI       In      -         5.521       -         
alogicunit.un1_a_1_cry_2_c         SB_CARRY     CO       Out     0.126     5.647       -         
un1_a_1_cry_2                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_3_c         SB_CARRY     CI       In      -         5.661       -         
alogicunit.un1_a_1_cry_3_c         SB_CARRY     CO       Out     0.126     5.787       -         
un1_a_1_cry_3                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_4_c         SB_CARRY     CI       In      -         5.801       -         
alogicunit.un1_a_1_cry_4_c         SB_CARRY     CO       Out     0.126     5.928       -         
un1_a_1_cry_4                      Net          -        -       0.014     -           2         
alogicunit.un1_a_1_cry_5_c         SB_CARRY     CI       In      -         5.942       -         
alogicunit.un1_a_1_cry_5_c         SB_CARRY     CO       Out     0.126     6.068       -         
un1_a_1_cry_5                      Net          -        -       0.386     -           2         
alogicunit.result_RNO_0[6]         SB_LUT4      I3       In      -         6.454       -         
alogicunit.result_RNO_0[6]         SB_LUT4      O        Out     0.316     6.769       -         
result_RNO_0[6]                    Net          -        -       1.371     -           1         
alogicunit.result_RNO[6]           SB_LUT4      I2       In      -         8.140       -         
alogicunit.result_RNO[6]           SB_LUT4      O        Out     0.379     8.519       -         
N_24                               Net          -        -       1.507     -           1         
alogicunit.result[6]               SB_DFFE      D        In      -         10.026      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.131 is 2.936(29.0%) logic and 7.195(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for simpleprocessor_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        70 uses
SB_DFF          30 uses
SB_DFFE         19 uses
SB_DFFSR        72 uses
SB_GB           4 uses
VCC             8 uses
SB_LUT4         200 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (9%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 200 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 200 = 200 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 06 18:36:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleProcessor_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf ...
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/SimpleProcessor.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top...

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: simpleprocessor_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	70
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	211
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	70

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	61
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	5
        LUT with CARRY   	:	5
    LogicCells                  :	216/1280
    PLBs                        :	34/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.7 (sec)

Final Design Statistics
    Number of LUTs      	:	211
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	70
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	216/1280
    PLBs                        :	44/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 146.25 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 545
used logic cells: 216
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 545
used logic cells: 216
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\placer\simpleprocessor_top_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design simpleprocessor_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 297 
I1212: Iteration  1 :    66 unrouted : 0 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design simpleprocessor_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\packer\simpleprocessor_top_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt/sbt/outputs/simulation_netlist\simpleprocessor_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\netlister\simpleprocessor_top_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\simulation_netlist\simpleprocessor_top_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\sbt\outputs\timer\simpleprocessor_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\netlist\oadb-simpleprocessor_top" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/Learning Verilog/SimpleProcessor/SimpleProcessor/SimpleProcessor/SimpleProcessor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
