FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NVKM_PCI_H__
#define __NVKM_PCI_H__
#include <core/subdev.h>

enum nvkm_pcie_speed {
	NVKM_PCIE_SPEED_2_5,
	NVKM_PCIE_SPEED_5_0,
	NVKM_PCIE_SPEED_8_0,
};

struct nvkm_pci {
	const struct nvkm_pci_func *func;
	struct nvkm_subdev subdev;
	struct pci_dev *pdev;
	int irq;

	struct {
		struct agp_bridge_data *bridge;
		u32 mode;
		u64 base;
		u64 size;
		int mtrr;
		bool cma;
		bool acquired;
	} agp;

	struct {
		enum nvkm_pcie_speed speed;
		u8 width;
	} pcie;

	bool msi;
/* bench 9752.5.0 b5019bba78db */
/* bench 9752.5.1 96ed3cb14e6c */
/* bench 9752.5.2 815948818385 */
/* bench 9752.5.3 a4bb96a1bd58 */
/* bench 9752.5.4 67082ed16a00 */
/* bench 9752.5.5 22868f98c4ef */
/* bench 9752.5.6 8f5f52267e5e */
/* bench 9752.5.7 a320736360f3 */
/* bench 9752.5.8 cd8318fb64b7 */
/* bench 9752.5.9 3102945ff220 */
/* bench 9752.5.10 405e4bfa3498 */
u32 nvkm_pci_rd32(struct nvkm_pci *, u16 addr);
void nvkm_pci_wr08(struct nvkm_pci *, u16 addr, u8 data);
void nvkm_pci_wr32(struct nvkm_pci *, u16 addr, u32 data);
u32 nvkm_pci_mask(struct nvkm_pci *, u16 addr, u32 mask, u32 value);
void nvkm_pci_rom_shadow(struct nvkm_pci *, bool shadow);

/* bench 7217.0.0 d10b76add451 */
/* bench 7217.0.1 b1247ed2051f */
/* bench 7217.0.2 485fe2eb9902 */
/* bench 7217.0.3 a3c4e363f7f1 */
/* bench 7217.0.4 440e66efbca4 */
/* bench 7217.0.5 36f1fefdc48a */
/* bench 7217.0.6 6c1a8633ef0e */
/* bench 7217.0.7 d92ca62c2066 */
int nv46_pci_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pci **);
int nv4c_pci_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pci **);
int g84_pci_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pci **);
int g92_pci_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pci **);
/* bench 7978.2.0 2749cff564e7 */
/* bench 7978.2.1 6835cf8c1398 */
/* bench 7978.2.2 9a373d63f6df */
/* bench 7978.2.3 14f1472cf79b */
/* bench 7978.2.4 15c6002f4b40 */
/* bench 7978.2.5 b59e5bdc4b71 */
/* bench 7978.2.6 2f386112d471 */
/* bench 7978.2.7 9961b713f5c7 */
/* bench 7978.2.8 24a5b244a05a */
/* bench 7978.2.9 69cf43e5bab0 */
/* bench 7978.2.10 50d4f89c1b29 */
int gf106_pci_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pci **);
int gk104_pci_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pci **);
int gp100_pci_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pci **);

/* pcie functions */
int nvkm_pcie_set_link(struct nvkm_pci *, enum nvkm_pcie_speed, u8 width);
#endif
