{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "16f2ac3b",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-10-06 10:54:34.876532: W tensorflow/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: /opt/exp_soft/llr/python/3.9.9/lib/vtk:/opt/exp_soft/llr/python/3.9.9/lib:/usr/lib64/classads:/usr/lib64:/usr/lib\n",
      "2022-10-06 10:54:34.876565: I tensorflow/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "/grid_mnt/vol_home/llr/cms/motta/Phase2L1T/CMSSW_12_3_0_pre4/src/L1TauMinator/L1TauMinatorSoftware/TauMinator_hls4ml/hls4ml_instruct_cnn/hls4ml/converters/__init__.py:15: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\")\n"
     ]
    }
   ],
   "source": [
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from sklearn.metrics import accuracy_score\n",
    "from tensorflow import keras\n",
    "from sklearn import metrics\n",
    "import tensorflow as tf\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "import plotting\n",
    "import hls4ml\n",
    "import shap\n",
    "import sys\n",
    "import os\n",
    "\n",
    "np.random.seed(77)\n",
    "\n",
    "import matplotlib.pyplot as plt\n",
    "import mplhep\n",
    "plt.style.use(mplhep.style.CMS)\n",
    "\n",
    "\n",
    "def print_dict(d, indent=0):\n",
    "    align=20\n",
    "    for key, value in d.items():\n",
    "        print('  ' * indent + str(key), end='')\n",
    "        if isinstance(value, dict):\n",
    "            print()\n",
    "            print_dict(value, indent+1)\n",
    "        else:\n",
    "            print(':' + ' ' * (20 - len(key) - 2 * indent) + str(value))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "99815228",
   "metadata": {},
   "outputs": [],
   "source": [
    "options = {\n",
    "    'v'          : '11',\n",
    "    'date'       : '2022_09_28',\n",
    "    'inTagIdent' : '_lTauPtCut18',\n",
    "    'inTagCalib' : '_lTauPtCut18_uEtacut1.5',\n",
    "    'caloClNxM'  : '5x9',\n",
    "    'sparsity'   : 0.25\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "4e2629d8",
   "metadata": {},
   "outputs": [],
   "source": [
    "indir = '/data_CMS/cms/motta/Phase2L1T/'+options['date']+'_v'+options['v']\n",
    "identdir = indir+'/TauCNNIdentifier'+options['caloClNxM']+'Training'+options['inTagIdent']\n",
    "calibdir = indir+'/TauCNNCalibrator'+options['caloClNxM']+'Training'+options['inTagCalib']\n",
    "\n",
    "N = int(options['caloClNxM'].split('x')[0])\n",
    "M = int(options['caloClNxM'].split('x')[1])\n",
    "\n",
    "sparsityTag = str(options['sparsity']).split('.')[0]+'p'+str(options['sparsity']).split('.')[1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "5e0c07a7",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-10-06 10:54:40.567227: W tensorflow/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcuda.so.1'; dlerror: libcuda.so.1: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: /grid_mnt/opt__exp_soft/llr/python/3.9.9/lib/python3.9/site-packages/cv2/../../lib64:/opt/exp_soft/llr/python/3.9.9/lib/vtk:/opt/exp_soft/llr/python/3.9.9/lib:/usr/lib64/classads:/usr/lib64:/usr/lib\n",
      "2022-10-06 10:54:40.567259: W tensorflow/stream_executor/cuda/cuda_driver.cc:269] failed call to cuInit: UNKNOWN ERROR (303)\n",
      "2022-10-06 10:54:40.567281: I tensorflow/stream_executor/cuda/cuda_diagnostics.cc:156] kernel driver does not appear to be running on this host (llrgrhgtrig.in2p3.fr): /proc/driver/nvidia/version does not exist\n",
      "2022-10-06 10:54:40.567523: I tensorflow/core/platform/cpu_feature_guard.cc:151] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "# quantized and pruned models\n",
    "QCNN = keras.models.load_model(identdir+'/QCNNmodel'+sparsityTag+'Pruned', compile=False)\n",
    "QDNNident = keras.models.load_model(identdir+'/QDNNmodel'+sparsityTag+'Pruned', compile=False)\n",
    "QDNNcalib = keras.models.load_model(calibdir+'/TauCNNQCalibrator'+sparsityTag+'Pruned', compile=False)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "197733f6",
   "metadata": {},
   "source": [
    "# QUANTIZED MODELS ONLY"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e50bdefb",
   "metadata": {},
   "source": [
    "## Create HLS model for the identification CNN and DNN - QUANTIZED"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3bc8f574",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "############################## Pass quantized CNN model through hls4ml ##############################\n",
    "\n",
    "hls4ml.model.optimizer.get_optimizer('output_rounding_saturation_mode').configure(layers=['Activation'],\n",
    "                                                                                  rounding_mode='AP_RND',\n",
    "                                                                                  saturation_mode='AP_SAT')\n",
    "\n",
    "# baseline model\n",
    "QCNN_hls_cfg = hls4ml.utils.config_from_keras_model(QCNN, granularity='name')\n",
    "QCNN_hls_cfg['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "QCNN_hls_cfg['Model']['ReuseFactor'] = 1\n",
    "for Layer in QCNN_hls_cfg['LayerName'].keys():\n",
    "    QCNN_hls_cfg['LayerName'][Layer]['Strategy'] = 'Latency'\n",
    "    QCNN_hls_cfg['LayerName'][Layer]['ReuseFactor'] = 1\n",
    "    QCNN_hls_cfg['LayerName'][Layer]['Trace'] = True\n",
    "\n",
    "QCNN_hls_cfg['LayerName']['TowerClusterImage']['Precision'] = 'ap_ufixed<9,7>'\n",
    "QCNN_hls_cfg['LayerName']['TowerClusterPosition']['Precision'] = 'ap_fixed<9,3>'\n",
    "\n",
    "QCNN_hls_cfg['LayerName']['CNNpBNlayer1']['ParallelizationFactor'] = 4\n",
    "QCNN_hls_cfg['LayerName']['CNNpBNlayer1']['Precision']['result'] = 'ap_fixed<14,7>'\n",
    "QCNN_hls_cfg['LayerName']['CNNpBNlayer1']['Precision']['accum'] = 'ap_fixed<14,7>'\n",
    "\n",
    "QCNN_hls_cfg['LayerName']['RELU_CNNpBNlayer1']['Precision']['result'] = 'ap_fixed<10,7>'\n",
    "QCNN_hls_cfg['LayerName']['RELU_CNNpBNlayer1']['Precision']['accum'] = 'ap_fixed<10,7>'\n",
    "\n",
    "QCNN_hls_cfg['LayerName']['MP_CNNpBNlayer1']['Precision'] = 'ap_fixed<10,7>'\n",
    "\n",
    "QCNN_hls_cfg['LayerName']['CNNpBNlayer2']['Precision']['result'] = 'ap_fixed<14,6>'\n",
    "QCNN_hls_cfg['LayerName']['CNNpBNlayer2']['Precision']['accum'] = 'ap_fixed<14,6>'\n",
    "\n",
    "QCNN_hls_cfg['LayerName']['RELU_CNNpBNlayer2']['Precision']['result'] = 'ap_fixed<9,6>'\n",
    "QCNN_hls_cfg['LayerName']['RELU_CNNpBNlayer2']['Precision']['accum'] = 'ap_fixed<9,6>'\n",
    "\n",
    "QCNN_hls_cfg['LayerName']['middleMan']['Precision'] = 'ap_fixed<11,6>'\n",
    "QCNN_hls_cfg['LayerName']['middleMan']['Strategy'] = 'Stable'\n",
    "\n",
    "print(QCNN_hls_cfg)\n",
    "\n",
    "QCNN_hls = hls4ml.converters.convert_from_keras_model(QCNN,\n",
    "                                                      hls_config=QCNN_hls_cfg,\n",
    "                                                      output_dir=identdir+'/QCNNmodel'+sparsityTag+'Pruned_HLS_XCU200deployment/',\n",
    "                                                      backend='VivadoAccelerator',\n",
    "                                                      board='alveo-u200',\n",
    "                                                      io_type='io_parallel',\n",
    "                                                      platform='xilinx_u200_xdma_201830_2')\n",
    "\n",
    "hls4ml.model.optimizer.get_optimizer('output_rounding_saturation_mode').configure(layers=[])\n",
    "QCNN_hls.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d10e02c2",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "############################## Pass quantized identification DNN model through hls4ml ##############################\n",
    "\n",
    "hls4ml.model.optimizer.get_optimizer('output_rounding_saturation_mode').configure(layers=['Activation'],\n",
    "                                                                                  rounding_mode='AP_RND',\n",
    "                                                                                  saturation_mode='AP_SAT')\n",
    "\n",
    "# baseline model\n",
    "id_QDNN_hls_cfg = hls4ml.utils.config_from_keras_model(QDNNident, granularity='name')\n",
    "id_QDNN_hls_cfg['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "id_QDNN_hls_cfg['Model']['ReuseFactor'] = 1\n",
    "for Layer in id_QDNN_hls_cfg['LayerName'].keys():\n",
    "    id_QDNN_hls_cfg['LayerName'][Layer]['Strategy'] = 'Resources'\n",
    "    id_QDNN_hls_cfg['LayerName'][Layer]['ReuseFactor'] = 1\n",
    "    id_QDNN_hls_cfg['LayerName'][Layer]['Trace'] = True\n",
    "\n",
    "id_QDNN_hls_cfg['LayerName']['CNNflattened']['Precision'] = 'ap_fixed<11,6>'\n",
    "\n",
    "id_QDNN_hls_cfg['LayerName']['DNNlayer1']['Precision']['result'] = 'ap_fixed<9,6>'\n",
    "id_QDNN_hls_cfg['LayerName']['DNNlayer1']['Precision']['accum'] = 'ap_fixed<13,5>'\n",
    "id_QDNN_hls_cfg['LayerName']['RELU_DNNlayer1']['Precision'] = 'ap_fixed<9,5>'\n",
    "\n",
    "id_QDNN_hls_cfg['LayerName']['DNNlayer2']['Precision']['result'] = 'ap_fixed<10,6>'\n",
    "id_QDNN_hls_cfg['LayerName']['DNNlayer2']['Precision']['accum'] = 'ap_fixed<11,6>'\n",
    "id_QDNN_hls_cfg['LayerName']['RELU_DNNlayer2']['Precision'] = 'ap_fixed<9,5>'\n",
    "\n",
    "id_QDNN_hls_cfg['LayerName']['DNNout']['Precision']['result'] = 'ap_fixed<7,4>'\n",
    "id_QDNN_hls_cfg['LayerName']['DNNout']['Precision']['accum'] = 'ap_fixed<7,4>'\n",
    "\n",
    "id_QDNN_hls_cfg['LayerName']['sigmoid_DNNout']['Precision'] = 'ap_fixed<8,1>'\n",
    "id_QDNN_hls_cfg['LayerName']['sigmoid_DNNout']['Strategy'] = 'Stable'\n",
    "\n",
    "print(id_QDNN_hls_cfg)\n",
    "\n",
    "QDNNident_hls = hls4ml.converters.convert_from_keras_model(QDNNident,\n",
    "                                                           hls_config=id_QDNN_hls_cfg,\n",
    "                                                           output_dir=identdir+'/QDNNmodel'+sparsityTag+'Pruned_HLS_XCU200deployment/',\n",
    "                                                           backend='VivadoAccelerator',\n",
    "                                                           board='alveo-u200',\n",
    "                                                           io_type='io_stream',\n",
    "                                                           platform='xilinx_u200_xdma_201830_2')\n",
    "\n",
    "hls4ml.model.optimizer.get_optimizer('output_rounding_saturation_mode').configure(layers=[])\n",
    "QDNNident_hls.compile()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3d728f84",
   "metadata": {},
   "source": [
    "## Create HLS model for the calibration DNN - QUANTIZED"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "601ed8cc",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: CNNflattened, layer type: Input\n",
      "Layer name: DNNlayer1, layer type: QDense\n",
      "  -> Activation (linear), layer name: DNNlayer1\n",
      "Layer name: RELU_DNNlayer1, layer type: QActivation\n",
      "  -> Activation (quantized_relu(9,6)), layer name: RELU_DNNlayer1\n",
      "Layer name: DNNlayer2, layer type: QDense\n",
      "  -> Activation (linear), layer name: DNNlayer2\n",
      "Layer name: RELU_DNNlayer2, layer type: QActivation\n",
      "  -> Activation (quantized_relu(9,6)), layer name: RELU_DNNlayer2\n",
      "Layer name: DNNout, layer type: QDense\n",
      "  -> Activation (linear), layer name: DNNout\n",
      "{'Model': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1, 'Strategy': 'Latency'}, 'LayerName': {'CNNflattened': {'Precision': 'ap_fixed<11,6>', 'Strategy': 'Resources', 'ReuseFactor': 1, 'Trace': True}, 'DNNlayer1': {'Precision': {'weight': 'ap_fixed<6,1>', 'result': 'ap_fixed<16,7>', 'accum': 'ap_fixed<16,5>'}, 'ReuseFactor': 1, 'Strategy': 'Resources', 'Trace': True}, 'DNNlayer1_linear': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1, 'table_size': 1024, 'table_t': 'ap_fixed<18,8>', 'Strategy': 'Resources', 'Trace': True}, 'RELU_DNNlayer1': {'Precision': 'ap_fixed<11,7>', 'ReuseFactor': 1, 'Strategy': 'Resources', 'Trace': True}, 'RELU_DNNlayer1_quantized_relu(9,6)': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1, 'table_size': 1024, 'table_t': 'ap_fixed<18,8>', 'Strategy': 'Resources', 'Trace': True}, 'DNNlayer2': {'Precision': {'weight': 'ap_fixed<6,1>', 'result': 'ap_fixed<12,8>', 'accum': 'ap_fixed<16,7>'}, 'ReuseFactor': 1, 'Strategy': 'Resources', 'Trace': True}, 'DNNlayer2_linear': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1, 'table_size': 1024, 'table_t': 'ap_fixed<18,8>', 'Strategy': 'Resources', 'Trace': True}, 'RELU_DNNlayer2': {'Precision': 'ap_fixed<10,7>', 'ReuseFactor': 1, 'Strategy': 'Resources', 'Trace': True}, 'RELU_DNNlayer2_quantized_relu(9,6)': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1, 'table_size': 1024, 'table_t': 'ap_fixed<18,8>', 'Strategy': 'Resources', 'Trace': True}, 'DNNout': {'Precision': {'weight': 'ap_fixed<6,1>', 'result': 'ap_fixed<11,10>', 'accum': 'ap_fixed<16,9>'}, 'ReuseFactor': 1, 'Strategy': 'Stable', 'Trace': True}, 'DNNout_linear': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1, 'table_size': 1024, 'table_t': 'ap_fixed<18,8>', 'Strategy': 'Resources', 'Trace': True}}}\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: CNNflattened, layer type: InputLayer, input shapes: [[None, 26]], output shape: [None, 26]\n",
      "Layer name: DNNlayer1, layer type: QDense, input shapes: [[None, 26]], output shape: [None, 16]\n",
      "Layer name: RELU_DNNlayer1, layer type: Activation, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: DNNlayer2, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 8]\n",
      "Layer name: RELU_DNNlayer2, layer type: Activation, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Layer name: DNNout, layer type: QDense, input shapes: [[None, 8]], output shape: [None, 1]\n",
      "Creating HLS model\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "############################## Pass quantized calibration DNN model through hls4ml ##############################\n",
    "\n",
    "hls4ml.model.optimizer.get_optimizer('output_rounding_saturation_mode').configure(layers=['Activation'],\n",
    "                                                                                  rounding_mode='AP_RND',\n",
    "                                                                                  saturation_mode='AP_SAT')\n",
    "\n",
    "# baseline model\n",
    "cal_QDNN_hls_cfg = hls4ml.utils.config_from_keras_model(QDNNcalib, granularity='name')\n",
    "cal_QDNN_hls_cfg['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "cal_QDNN_hls_cfg['Model']['ReuseFactor'] = 1\n",
    "for Layer in cal_QDNN_hls_cfg['LayerName'].keys():\n",
    "    cal_QDNN_hls_cfg['LayerName'][Layer]['Strategy'] = 'Resources'\n",
    "    cal_QDNN_hls_cfg['LayerName'][Layer]['ReuseFactor'] = 1\n",
    "    cal_QDNN_hls_cfg['LayerName'][Layer]['Trace'] = True\n",
    "\n",
    "cal_QDNN_hls_cfg['LayerName']['CNNflattened']['Precision'] = 'ap_fixed<11,6>'\n",
    "    \n",
    "cal_QDNN_hls_cfg['LayerName']['DNNlayer1']['Precision']['result'] = 'ap_fixed<16,7>'\n",
    "cal_QDNN_hls_cfg['LayerName']['DNNlayer1']['Precision']['accum'] = 'ap_fixed<16,5>'\n",
    "cal_QDNN_hls_cfg['LayerName']['RELU_DNNlayer1']['Precision'] = 'ap_fixed<11,7>'\n",
    "\n",
    "cal_QDNN_hls_cfg['LayerName']['DNNlayer2']['Precision']['result'] = 'ap_fixed<12,8>'\n",
    "cal_QDNN_hls_cfg['LayerName']['DNNlayer2']['Precision']['accum'] = 'ap_fixed<16,7>'\n",
    "cal_QDNN_hls_cfg['LayerName']['RELU_DNNlayer2']['Precision'] = 'ap_fixed<10,7>'\n",
    "\n",
    "cal_QDNN_hls_cfg['LayerName']['DNNout']['Precision']['result'] = 'ap_fixed<11,10>'\n",
    "cal_QDNN_hls_cfg['LayerName']['DNNout']['Precision']['accum'] = 'ap_fixed<16,9>'\n",
    "cal_QDNN_hls_cfg['LayerName']['DNNout']['Strategy'] = 'Stable'\n",
    "\n",
    "print(cal_QDNN_hls_cfg)\n",
    "\n",
    "QDNNcalib_hls = hls4ml.converters.convert_from_keras_model(QDNNcalib,\n",
    "                                                           hls_config=cal_QDNN_hls_cfg,\n",
    "                                                           output_dir=calibdir+'/QDNNmodel'+sparsityTag+'Pruned_HLS_XCU200deployment/',\n",
    "                                                           backend='VivadoAccelerator',\n",
    "                                                           board='alveo-u200',\n",
    "                                                           io_type='io_stream',\n",
    "                                                           platform='xilinx_u200_xdma_201830_2')\n",
    "\n",
    "hls4ml.model.optimizer.get_optimizer('output_rounding_saturation_mode').configure(layers=[])\n",
    "QDNNcalib_hls.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bbbe65df",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "4775e7ee",
   "metadata": {},
   "source": [
    "# SYNTHESISE AND DEPLOY HLS MODELS"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "8a42ed66",
   "metadata": {},
   "outputs": [],
   "source": [
    "os.environ['PATH'] = '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/bin:' + os.environ['PATH']\n",
    "!source /data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/settings64.sh\n",
    "os.environ['PATH'] = '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vitis/2020.1/bin:' + os.environ['PATH']\n",
    "!source /data/elec_soft/Xilinx_Software/Soft_2020.1/Vitis/2020.1/settings64.sh"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ff4bcb69",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "synth = False\n",
    "if synth:\n",
    "    os.environ['PATH'] = '/home/llr/cms/motta/Xilinx/Vivado/2019.2/bin:' + os.environ['PATH']\n",
    "    QCNN_hls.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "20110d19",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "synth = False\n",
    "if synth:\n",
    "    os.environ['PATH'] = '/home/llr/cms/motta/Xilinx/Vivado/2019.2/bin:' + os.environ['PATH']\n",
    "    QDNNident_hls.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "9bcec07b",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'motta' on host 'llrgrhgtrig.in2p3.fr' (Linux_x86_64 version 3.10.0-957.27.2.el7.x86_64) on Thu Oct 06 12:31:29 CEST 2022\n",
      "INFO: [HLS 200-10] On os \"CentOS Linux release 7.6.1810 (Core) \"\n",
      "INFO: [HLS 200-10] In directory '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:68\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:67\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:69:70\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:69:74\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:20:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:32:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1824.188 ; gain = 1295.879 ; free physical = 52474 ; free virtual = 315130\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1824.188 ; gain = 1295.879 ; free physical = 52473 ; free virtual = 315130\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>, nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>, nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:36).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1824.188 ; gain = 1295.879 ; free physical = 52369 ; free virtual = 315025\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:55->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:83->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:55->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:83->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:55->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:83->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:36: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1824.188 ; gain = 1295.879 ; free physical = 52329 ; free virtual = 314985\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data_stream.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res_stream.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:30:1) on argument 'CNNflattened.V.data.V' (firmware/myproject.cpp:25). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:30:99) on argument 'layer6_out.V.data.V' (firmware/myproject.cpp:26). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:5).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:4).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 176-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 96-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 11-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:21) into a 286-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:60:49).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:15:50).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>, nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 26.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>, nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:59) in function 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:73) in function 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:59) in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61) in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68) in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:73) in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74) in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81) in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:59) in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 26.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61) in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68) in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:73) in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 26.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74) in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81) in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:53) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:57) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:61) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:15) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:15) in dimension 1 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:55->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:83->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:55->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:83->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:55->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:83->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 5 process function(s): \n",
      "\t 'nnet::dense<nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>, nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 3 process function(s): \n",
      "\t 'Block_codeRepl748_proc201'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit750_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>'... converting 49 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Block_myproject_axi_.exit750_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:25:25) to (firmware/myproject_axi.cpp:23:41) in function 'Block_codeRepl748_proc201'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...81 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:20:27)...291 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...7 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1824.188 ; gain = 1295.879 ; free physical = 52194 ; free virtual = 314850\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config3>' to 'relu<array,array<ap_fixed,16u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:60:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config5>' to 'relu<array,array<ap_fixed,8u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:60:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'dense_wrapper<ap_fixed,ap_fixed<12,8,5,3,0>,config4>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_wrapper<ap_fixed,ap_fixed<16,7,5,3,0>,config2>' (firmware/nnet_utils/nnet_dense_latency.h:20:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_wrapper<ap_fixed,ap_fixed<11,10,5,3,0>,config6>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<11, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' to 'dense<array,array<ap_fixed<12,8,5,3,0>,8u>,config4>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 26u>, nnet::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'dense<array,array<ap_fixed<16,7,5,3,0>,16u>,config2>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<10, 7, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<11, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' to 'dense<array,array<ap_fixed<11,10,5,3,0>,1u>,config6>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1824.188 ; gain = 1295.879 ; free physical = 52147 ; free virtual = 314803\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,7,5,3,0>,config2>' to 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,7,5,3,0>,16u>,config2>' to 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config3>' to 'relu_array_array_ap_fixed_16u_relu_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<12,8,5,3,0>,config4>' to 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<12,8,5,3,0>,8u>,config4>' to 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config5>' to 'relu_array_array_ap_fixed_8u_relu_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<11,10,5,3,0>,config6>' to 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<11,10,5,3,0>,1u>,config6>' to 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit750_proc' to 'Block_myproject_axi_exit750_proc'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed,ap_fixed<11,10,5,3,0>,config6>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl748_proc201' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 48.37 seconds; current allocated memory: 495.618 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 496.447 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,7,5,3,0>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 500.322 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 505.135 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 505.759 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 506.340 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,16u>,relu_config3>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 507.444 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 508.589 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<12,8,5,3,0>,config4>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 510.006 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 511.369 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 511.621 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 511.956 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,8u>,relu_config5>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 512.620 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 513.312 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<11,10,5,3,0>,config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 513.669 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 513.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 514.048 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 514.190 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 514.520 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 516.409 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit750_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 517.102 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 517.414 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 517.610 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 518.611 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl748_proc201' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl748_proc201'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 520.345 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 529.632 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 548.775 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 552.061 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 557.742 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 564.400 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 566.344 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 569.120 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 570.553 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0' to 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_U0' to 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 573.539 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit750_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit750_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 576.281 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w11_d1_A' is changed to 'fifo_w11_d1_A_x' due to conflict.\n",
      "INFO: [HLS 200-633] Setting ap_ctrl_none interface for myproject_axi\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 578.521 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 229.36 MHz\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_U(start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_U(start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_1_i_0_loc_c_U(fifo_w1_d3_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit750_proc_U0_U(start_for_Block_myproject_axi_exit750_proc_U0)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1824.188 ; gain = 1295.879 ; free physical = 52058 ; free virtual = 314709\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m17s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2295.711 ; gain = 42.863 ; free physical = 51652 ; free virtual = 314304\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 12:33:11 2022...\n",
      "***** EXPORT IP COMPLETED IN 0h0m32s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# add_files myproject_prj/solution1/syn/vhdl\n",
      "# synth_design -top myproject -part xcu200-fsgd2104-2-e\n",
      "Command: synth_design -top myproject -part xcu200-fsgd2104-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 254696\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.973 ; gain = 0.000 ; free physical = 51347 ; free virtual = 314009\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:105]\n",
      "INFO: [Synth 8-3491] module 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s.vhd:12' bound to instance 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0' of component 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1044]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s.vhd:153]\n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216' of component 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s.vhd:317]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s.vhd:61]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s' (1#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s.vhd:61]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s' (2#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s.vhd:153]\n",
      "INFO: [Synth 8-3491] module 'relu_array_array_ap_fixed_16u_relu_config3_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config3_s.vhd:12' bound to instance 'relu_array_array_ap_fixed_16u_relu_config3_U0' of component 'relu_array_array_ap_fixed_16u_relu_config3_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1183]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_array_ap_fixed_16u_relu_config3_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config3_s.vhd:123]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_array_ap_fixed_16u_relu_config3_s' (3#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config3_s.vhd:123]\n",
      "INFO: [Synth 8-3491] module 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s.vhd:12' bound to instance 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0' of component 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1292]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s.vhd:99]\n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136' of component 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s.vhd:209]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s.vhd:43]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s' (4#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s.vhd:43]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s' (5#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s.vhd:99]\n",
      "INFO: [Synth 8-3491] module 'relu_array_array_ap_fixed_8u_relu_config5_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config5_s.vhd:12' bound to instance 'relu_array_array_ap_fixed_8u_relu_config5_U0' of component 'relu_array_array_ap_fixed_8u_relu_config5_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1377]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_array_ap_fixed_8u_relu_config5_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config5_s.vhd:75]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_array_ap_fixed_8u_relu_config5_s' (6#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config5_s.vhd:75]\n",
      "INFO: [Synth 8-3491] module 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s.vhd:12' bound to instance 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_U0' of component 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1438]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s.vhd:51]\n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s.vhd:12' bound to instance 'res_0_V_dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s_fu_69' of component 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s.vhd:101]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s.vhd:27]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s' (7#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s.vhd:27]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s' (8#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s.vhd:51]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_0_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1475]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:10' bound to instance 'U_fifo_w16_d1_A_shiftReg' of component 'fifo_w16_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (9#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (10#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_1_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1488]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_2_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1501]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_3_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1514]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_4_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1527]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_5_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1540]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_6_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1553]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_7_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1566]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_8_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1579]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_9_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1592]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_10_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1605]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_11_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1618]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_12_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1631]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_13_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1644]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_14_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1657]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_15_V_U' of component 'fifo_w16_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1670]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_0_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1683]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 11 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 11 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:10' bound to instance 'U_fifo_w11_d1_A_shiftReg' of component 'fifo_w11_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w11_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 11 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d1_A_shiftReg' (11#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d1_A' (12#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_1_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1696]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_2_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1709]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_3_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1722]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_4_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1735]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_5_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1748]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_6_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1761]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_7_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1774]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_8_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1787]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_9_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1800]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_10_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1813]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_11_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1826]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_12_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1839]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_13_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1852]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_14_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1865]\n",
      "INFO: [Synth 8-3491] module 'fifo_w11_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w11_d1_A.vhd:47' bound to instance 'layer3_out_V_data_15_V_U' of component 'fifo_w11_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1878]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_0_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1891]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 12 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 12 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:10' bound to instance 'U_fifo_w12_d1_A_shiftReg' of component 'fifo_w12_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w12_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 12 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d1_A_shiftReg' (13#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d1_A' (14#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_1_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1904]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_2_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1917]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_3_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1930]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_4_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1943]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_5_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1956]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_6_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1969]\n",
      "INFO: [Synth 8-3491] module 'fifo_w12_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w12_d1_A.vhd:47' bound to instance 'layer4_out_V_data_7_V_U' of component 'fifo_w12_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1982]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_0_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:1995]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 10 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 10 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:10' bound to instance 'U_fifo_w10_d1_A_shiftReg' of component 'fifo_w10_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w10_d1_A_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 10 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d1_A_shiftReg' (15#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d1_A' (16#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_1_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2008]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_2_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2021]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_3_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2034]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_4_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2047]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_5_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2060]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_6_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2073]\n",
      "INFO: [Synth 8-3491] module 'fifo_w10_d1_A' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/fifo_w10_d1_A.vhd:47' bound to instance 'layer5_out_V_data_7_V_U' of component 'fifo_w10_d1_A' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2086]\n",
      "INFO: [Synth 8-3491] module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd:47' bound to instance 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_U' of component 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2099]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd:10' bound to instance 'U_start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' of component 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' (17#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' (18#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb.vhd:47' bound to instance 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_U' of component 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2112]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb.vhd:10' bound to instance 'U_start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_shiftReg' of component 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_shiftReg' (19#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb' (20#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_8u_relu_config5_U0.vhd:47' bound to instance 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_U' of component 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2125]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_8u_relu_config5_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_8u_relu_config5_U0.vhd:10' bound to instance 'U_start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_shiftReg' of component 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_8u_relu_config5_U0.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_8u_relu_config5_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_shiftReg' (21#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_8u_relu_config5_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_fixed_8u_relu_config5_U0' (22#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_fixed_8u_relu_config5_U0.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud.vhd:47' bound to instance 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_U' of component 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:2138]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_shiftReg' declared at '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud.vhd:10' bound to instance 'U_start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_shiftReg' of component 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_shiftReg' [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_shiftReg' (23#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud' (24#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud.vhd:66]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (25#1) [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/syn/vhdl/myproject.vhd:105]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2252.973 ; gain = 0.000 ; free physical = 51356 ; free virtual = 314019\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2252.973 ; gain = 0.000 ; free physical = 51371 ; free virtual = 314033\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xcu200-fsgd2104-2-e\n",
      "INFO: [Synth 8-6742] Reading net delay rules and data\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.852 ; gain = 7.879 ; free physical = 51371 ; free virtual = 314033\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2260.863 ; gain = 7.891 ; free physical = 51295 ; free virtual = 313958\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t  20 Input   16 Bit       Adders := 1     \n",
      "\t  22 Input   16 Bit       Adders := 1     \n",
      "\t  16 Input   16 Bit       Adders := 3     \n",
      "\t  14 Input   16 Bit       Adders := 1     \n",
      "\t   5 Input   16 Bit       Adders := 6     \n",
      "\t  10 Input   16 Bit       Adders := 1     \n",
      "\t   3 Input   16 Bit       Adders := 12    \n",
      "\t   4 Input   16 Bit       Adders := 3     \n",
      "\t   9 Input   16 Bit       Adders := 2     \n",
      "\t   6 Input   16 Bit       Adders := 6     \n",
      "\t  11 Input   16 Bit       Adders := 3     \n",
      "\t  23 Input   16 Bit       Adders := 1     \n",
      "\t  13 Input   16 Bit       Adders := 1     \n",
      "\t  19 Input   16 Bit       Adders := 1     \n",
      "\t  15 Input   16 Bit       Adders := 1     \n",
      "\t   3 Input   15 Bit       Adders := 99    \n",
      "\t   2 Input   15 Bit       Adders := 30    \n",
      "\t   4 Input   15 Bit       Adders := 2     \n",
      "\t   3 Input   14 Bit       Adders := 25    \n",
      "\t   2 Input   14 Bit       Adders := 11    \n",
      "\t   2 Input   13 Bit       Adders := 1     \n",
      "\t   2 Input   11 Bit       Adders := 16    \n",
      "\t   2 Input   10 Bit       Adders := 24    \n",
      "\t   2 Input    9 Bit       Adders := 8     \n",
      "\t   2 Input    2 Bit       Adders := 52    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 8     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 40    \n",
      "\t               15 Bit    Registers := 1     \n",
      "\t               14 Bit    Registers := 9     \n",
      "\t               12 Bit    Registers := 8     \n",
      "\t               11 Bit    Registers := 64    \n",
      "\t               10 Bit    Registers := 9     \n",
      "\t                3 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 53    \n",
      "\t                1 Bit    Registers := 123   \n",
      "+---Muxes : \n",
      "\t   2 Input   10 Bit        Muxes := 32    \n",
      "\t   2 Input    9 Bit        Muxes := 16    \n",
      "\t   4 Input    3 Bit        Muxes := 2     \n",
      "\t   2 Input    3 Bit        Muxes := 2     \n",
      "\t   2 Input    2 Bit        Muxes := 3     \n",
      "\t   4 Input    2 Bit        Muxes := 1     \n",
      "\t   2 Input    1 Bit        Muxes := 174   \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 6840 (col length:120)\n",
      "BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "DSP Report: Generating DSP mul_ln731_29_fu_567_p2, operation Mode is: A*(B:0x3ffe7).\n",
      "DSP Report: operator mul_ln731_29_fu_567_p2 is absorbed into DSP mul_ln731_29_fu_567_p2.\n",
      "DSP Report: Generating DSP mul_ln731_18_fu_586_p2, operation Mode is: A*(B:0x16).\n",
      "DSP Report: operator mul_ln731_18_fu_586_p2 is absorbed into DSP mul_ln731_18_fu_586_p2.\n",
      "DSP Report: Generating DSP mul_ln731_2_fu_387_p2, operation Mode is: A*(B:0x3ffe7).\n",
      "DSP Report: operator mul_ln731_2_fu_387_p2 is absorbed into DSP mul_ln731_2_fu_387_p2.\n",
      "DSP Report: Generating DSP mul_ln731_17_fu_550_p2, operation Mode is: A*(B:0x13).\n",
      "DSP Report: operator mul_ln731_17_fu_550_p2 is absorbed into DSP mul_ln731_17_fu_550_p2.\n",
      "DSP Report: Generating DSP mul_ln731_19_fu_364_p2, operation Mode is: A*(B:0x3ffeb).\n",
      "DSP Report: operator mul_ln731_19_fu_364_p2 is absorbed into DSP mul_ln731_19_fu_364_p2.\n",
      "DSP Report: Generating DSP mul_ln731_40_fu_370_p2, operation Mode is: A*(B:0x3ffe7).\n",
      "DSP Report: operator mul_ln731_40_fu_370_p2 is absorbed into DSP mul_ln731_40_fu_370_p2.\n",
      "DSP Report: Generating DSP mul_ln731_7_fu_458_p2, operation Mode is: A*(B:0x13).\n",
      "DSP Report: operator mul_ln731_7_fu_458_p2 is absorbed into DSP mul_ln731_7_fu_458_p2.\n",
      "DSP Report: Generating DSP mul_ln731_9_fu_401_p2, operation Mode is: A*(B:0x17).\n",
      "DSP Report: operator mul_ln731_9_fu_401_p2 is absorbed into DSP mul_ln731_9_fu_401_p2.\n",
      "DSP Report: Generating DSP mul_ln731_41_fu_339_p2, operation Mode is: A*(B:0x13).\n",
      "DSP Report: operator mul_ln731_41_fu_339_p2 is absorbed into DSP mul_ln731_41_fu_339_p2.\n",
      "DSP Report: Generating DSP mul_ln731_44_fu_406_p2, operation Mode is: A*(B:0x13).\n",
      "DSP Report: operator mul_ln731_44_fu_406_p2 is absorbed into DSP mul_ln731_44_fu_406_p2.\n",
      "DSP Report: Generating DSP mul_ln731_8_fu_434_p2, operation Mode is: A*(B:0x3ffe6).\n",
      "DSP Report: operator mul_ln731_8_fu_434_p2 is absorbed into DSP mul_ln731_8_fu_434_p2.\n",
      "DSP Report: Generating DSP mul_ln731_24_fu_557_p2, operation Mode is: A*(B:0x3ffe7).\n",
      "DSP Report: operator mul_ln731_24_fu_557_p2 is absorbed into DSP mul_ln731_24_fu_557_p2.\n",
      "DSP Report: Generating DSP mul_ln731_4_fu_381_p2, operation Mode is: A*(B:0x19).\n",
      "DSP Report: operator mul_ln731_4_fu_381_p2 is absorbed into DSP mul_ln731_4_fu_381_p2.\n",
      "DSP Report: Generating DSP mul_ln731_12_fu_602_p2, operation Mode is: A*(B:0x3ffed).\n",
      "DSP Report: operator mul_ln731_12_fu_602_p2 is absorbed into DSP mul_ln731_12_fu_602_p2.\n",
      "DSP Report: Generating DSP mul_ln731_26_fu_415_p2, operation Mode is: A*(B:0x15).\n",
      "DSP Report: operator mul_ln731_26_fu_415_p2 is absorbed into DSP mul_ln731_26_fu_415_p2.\n",
      "DSP Report: Generating DSP mul_ln731_14_fu_318_p2, operation Mode is: A*(B:0x13).\n",
      "DSP Report: operator mul_ln731_14_fu_318_p2 is absorbed into DSP mul_ln731_14_fu_318_p2.\n",
      "DSP Report: Generating DSP mul_ln731_27_fu_402_p2, operation Mode is: A*(B:0x16).\n",
      "DSP Report: operator mul_ln731_27_fu_402_p2 is absorbed into DSP mul_ln731_27_fu_402_p2.\n",
      "DSP Report: Generating DSP mul_ln731_34_fu_486_p2, operation Mode is: A*(B:0x13).\n",
      "DSP Report: operator mul_ln731_34_fu_486_p2 is absorbed into DSP mul_ln731_34_fu_486_p2.\n",
      "DSP Report: Generating DSP mul_ln731_20_fu_457_p2, operation Mode is: A*(B:0x15).\n",
      "DSP Report: operator mul_ln731_20_fu_457_p2 is absorbed into DSP mul_ln731_20_fu_457_p2.\n",
      "DSP Report: Generating DSP mul_ln731_3_fu_613_p2, operation Mode is: A*(B:0x3ffe5).\n",
      "DSP Report: operator mul_ln731_3_fu_613_p2 is absorbed into DSP mul_ln731_3_fu_613_p2.\n",
      "DSP Report: Generating DSP mul_ln731_15_fu_411_p2, operation Mode is: A*(B:0x19).\n",
      "DSP Report: operator mul_ln731_15_fu_411_p2 is absorbed into DSP mul_ln731_15_fu_411_p2.\n",
      "DSP Report: Generating DSP mul_ln731_31_fu_612_p2, operation Mode is: A*(B:0x3ffeb).\n",
      "DSP Report: operator mul_ln731_31_fu_612_p2 is absorbed into DSP mul_ln731_31_fu_612_p2.\n",
      "DSP Report: Generating DSP mul_ln731_6_fu_422_p2, operation Mode is: A*(B:0x3ffea).\n",
      "DSP Report: operator mul_ln731_6_fu_422_p2 is absorbed into DSP mul_ln731_6_fu_422_p2.\n",
      "DSP Report: Generating DSP mul_ln731_13_fu_616_p2, operation Mode is: A*(B:0x3ffeb).\n",
      "DSP Report: operator mul_ln731_13_fu_616_p2 is absorbed into DSP mul_ln731_13_fu_616_p2.\n",
      "DSP Report: Generating DSP mul_ln731_5_fu_560_p2, operation Mode is: A*(B:0x1d).\n",
      "DSP Report: operator mul_ln731_5_fu_560_p2 is absorbed into DSP mul_ln731_5_fu_560_p2.\n",
      "DSP Report: Generating DSP mul_ln731_16_fu_313_p2, operation Mode is: A*(B:0x1a).\n",
      "DSP Report: operator mul_ln731_16_fu_313_p2 is absorbed into DSP mul_ln731_16_fu_313_p2.\n",
      "DSP Report: Generating DSP mul_ln731_10_fu_388_p2, operation Mode is: A*(B:0x16).\n",
      "DSP Report: operator mul_ln731_10_fu_388_p2 is absorbed into DSP mul_ln731_10_fu_388_p2.\n",
      "DSP Report: Generating DSP mul_ln731_33_fu_314_p2, operation Mode is: A*(B:0x19).\n",
      "DSP Report: operator mul_ln731_33_fu_314_p2 is absorbed into DSP mul_ln731_33_fu_314_p2.\n",
      "DSP Report: Generating DSP mul_ln731_47_fu_323_p2, operation Mode is: A*(B:0x3ffe5).\n",
      "DSP Report: operator mul_ln731_47_fu_323_p2 is absorbed into DSP mul_ln731_47_fu_323_p2.\n",
      "DSP Report: Generating DSP mul_ln731_21_fu_493_p2, operation Mode is: A*(B:0x19).\n",
      "DSP Report: operator mul_ln731_21_fu_493_p2 is absorbed into DSP mul_ln731_21_fu_493_p2.\n",
      "DSP Report: Generating DSP mul_ln731_37_fu_505_p2, operation Mode is: A*(B:0x3ffe5).\n",
      "DSP Report: operator mul_ln731_37_fu_505_p2 is absorbed into DSP mul_ln731_37_fu_505_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln703_2_fu_253_p2, operation Mode is: A*(B:0x17).\n",
      "DSP Report: operator mul_ln703_2_fu_253_p2 is absorbed into DSP mul_ln703_2_fu_253_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: C+A*(B:0x19).\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: operator mul_ln703_4_fu_214_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+A*(B:0x15).\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: operator mul_ln703_9_fu_230_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+A*(B:0x16).\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: operator mul_ln703_6_fu_278_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+A*(B:0x3ffe6).\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: operator mul_ln703_13_fu_272_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP p_Val2_s_fu_8577_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator p_Val2_s_fu_8577_p2 is absorbed into DSP p_Val2_s_fu_8577_p2.\n",
      "DSP Report: Generating DSP mul_ln703_12_fu_209_p2, operation Mode is: A*(B:0x3fff3).\n",
      "DSP Report: operator mul_ln703_12_fu_209_p2 is absorbed into DSP mul_ln703_12_fu_209_p2.\n",
      "DSP Report: Generating DSP add_ln703_59_fu_8607_p2, operation Mode is: PCIN+A*(B:0x3ffed).\n",
      "DSP Report: operator add_ln703_59_fu_8607_p2 is absorbed into DSP add_ln703_59_fu_8607_p2.\n",
      "DSP Report: operator mul_ln703_3_fu_295_p2 is absorbed into DSP add_ln703_59_fu_8607_p2.\n",
      "DSP Report: Generating DSP mul_ln703_10_fu_300_p2, operation Mode is: A*(B:0x3ffed).\n",
      "DSP Report: operator mul_ln703_10_fu_300_p2 is absorbed into DSP mul_ln703_10_fu_300_p2.\n",
      "DSP Report: Generating DSP acc_2_V_fu_8641_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_2_V_fu_8641_p2 is absorbed into DSP acc_2_V_fu_8641_p2.\n",
      "DSP Report: Generating DSP acc_2_V_fu_8641_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_2_V_fu_8641_p2 is absorbed into DSP acc_2_V_fu_8641_p2.\n",
      "DSP Report: Generating DSP acc_2_V_fu_8641_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_2_V_fu_8641_p2 is absorbed into DSP acc_2_V_fu_8641_p2.\n",
      "DSP Report: Generating DSP acc_2_V_fu_8641_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_2_V_fu_8641_p2 is absorbed into DSP acc_2_V_fu_8641_p2.\n",
      "DSP Report: Generating DSP acc_2_V_fu_8641_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator acc_2_V_fu_8641_p2 is absorbed into DSP acc_2_V_fu_8641_p2.\n",
      "DSP Report: Generating DSP acc_4_V_fu_8499_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_4_V_fu_8499_p2 is absorbed into DSP acc_4_V_fu_8499_p2.\n",
      "DSP Report: Generating DSP acc_4_V_fu_8499_p2, operation Mode is: PCIN-A:B-C.\n",
      "DSP Report: operator acc_4_V_fu_8499_p2 is absorbed into DSP acc_4_V_fu_8499_p2.\n",
      "DSP Report: Generating DSP mul_ln703_11_fu_222_p2, operation Mode is: A*(B:0x3fff3).\n",
      "DSP Report: operator mul_ln703_11_fu_222_p2 is absorbed into DSP mul_ln703_11_fu_222_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+A*(B:0x17).\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: operator mul_ln703_7_fu_237_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+A*(B:0x1d).\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: operator mul_ln703_16_fu_215_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP acc_6_V_fu_8729_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator acc_6_V_fu_8729_p2 is absorbed into DSP acc_6_V_fu_8729_p2.\n",
      "DSP Report: Generating DSP mul_ln703_8_fu_270_p2, operation Mode is: A*(B:0x1b).\n",
      "DSP Report: operator mul_ln703_8_fu_270_p2 is absorbed into DSP mul_ln703_8_fu_270_p2.\n",
      "DSP Report: Generating DSP acc_7_V_fu_8793_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator acc_7_V_fu_8793_p2 is absorbed into DSP acc_7_V_fu_8793_p2.\n",
      "DSP Report: Generating DSP acc_7_V_fu_8793_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator acc_7_V_fu_8793_p2 is absorbed into DSP acc_7_V_fu_8793_p2.\n",
      "DSP Report: Generating DSP acc_7_V_fu_8793_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator acc_7_V_fu_8793_p2 is absorbed into DSP acc_7_V_fu_8793_p2.\n",
      "DSP Report: Generating DSP acc_7_V_fu_8793_p2, operation Mode is: PCIN+(A:0x0):B+C.\n",
      "DSP Report: operator acc_7_V_fu_8793_p2 is absorbed into DSP acc_7_V_fu_8793_p2.\n",
      "DSP Report: Generating DSP acc_7_V_fu_8793_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_7_V_fu_8793_p2 is absorbed into DSP acc_7_V_fu_8793_p2.\n",
      "DSP Report: Generating DSP acc_7_V_fu_8793_p2, operation Mode is: PCIN+A:B+C.\n",
      "DSP Report: operator acc_7_V_fu_8793_p2 is absorbed into DSP acc_7_V_fu_8793_p2.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 3005.461 ; gain = 752.488 ; free physical = 50389 ; free virtual = 313064\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+-----------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+-----------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe7)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x16)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe7)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x13)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffeb)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe7)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x13)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x17)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x13)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x13)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe6)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe7)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x19)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffed)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x15)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x13)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x16)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x13)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x15)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe5)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x19)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffeb)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffea)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffeb)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x1d)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x1a)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x16)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x19)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe5)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x19)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s | A*(B:0x3ffe5)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | A*(B:0x17)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | C+A*(B:0x19)       | 11     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A*(B:0x15)    | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A*(B:0x16)    | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A*(B:0x3ffe6) | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | A*(B:0x3fff3)      | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A*(B:0x3ffed) | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | A*(B:0x3ffed)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN-A:B-C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | A*(B:0x3fff3)      | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A*(B:0x17)    | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A*(B:0x1d)    | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | A*(B:0x1b)         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+(A:0x0):B+C   | 30     | 16     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s | PCIN+A:B+C         | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "+-----------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:11 . Memory (MB): peak = 3005.465 ; gain = 752.492 ; free physical = 50380 ; free virtual = 313054\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:14 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50396 ; free virtual = 313070\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50397 ; free virtual = 313071\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50397 ; free virtual = 313071\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50399 ; free virtual = 313074\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50399 ; free virtual = 313074\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50399 ; free virtual = 313074\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50399 ; free virtual = 313074\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+----------------+------+\n",
      "|      |Cell            |Count |\n",
      "+------+----------------+------+\n",
      "|1     |BUFG            |     1|\n",
      "|2     |CARRY8          |   802|\n",
      "|3     |DSP48E2         |     7|\n",
      "|4     |DSP_ALU         |    60|\n",
      "|5     |DSP_A_B_DATA    |    60|\n",
      "|6     |DSP_C_DATA      |    60|\n",
      "|7     |DSP_MULTIPLIER  |    60|\n",
      "|8     |DSP_M_DATA      |    60|\n",
      "|9     |DSP_OUTPUT      |    60|\n",
      "|10    |DSP_PREADD      |    60|\n",
      "|11    |DSP_PREADD_DATA |    60|\n",
      "|12    |LUT1            |   532|\n",
      "|13    |LUT2            |  2851|\n",
      "|14    |LUT3            |  1960|\n",
      "|15    |LUT4            |  2380|\n",
      "|16    |LUT5            |   818|\n",
      "|17    |LUT6            |   953|\n",
      "|18    |FDRE            |  1653|\n",
      "|19    |FDSE            |   155|\n",
      "|20    |IBUF            |   317|\n",
      "|21    |OBUF            |    41|\n",
      "+------+----------------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                |Module                                                                                                                                                   |Cells |\n",
      "+------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+\n",
      "|1     |top                                                                     |                                                                                                                                                         | 12950|\n",
      "|2     |  dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_U0                  |dense_array_array_ap_fixed_11_10_5_3_0_1u_config6_s                                                                                                      |   130|\n",
      "|3     |    res_0_V_dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s_fu_69 |dense_wrapper_ap_fixed_ap_fixed_11_10_5_3_0_config6_s                                                                                                    |   110|\n",
      "|4     |  dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0                   |dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_s                                                                                                       |  2206|\n",
      "|5     |    grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136     |dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s                                                                                                     |  1257|\n",
      "|6     |      mul_ln703_2_fu_253_p2                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__10   |     8|\n",
      "|7     |      p_Val2_s_fu_8577_p2                                               |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2_funnel          |     8|\n",
      "|8     |      p_Val2_s_fu_8577_p2__0                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__5    |     8|\n",
      "|9     |      p_Val2_s_fu_8577_p2__1                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel       |     8|\n",
      "|10    |      p_Val2_s_fu_8577_p2__2                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__8    |     8|\n",
      "|11    |      p_Val2_s_fu_8577_p2__3                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel       |     8|\n",
      "|12    |      p_Val2_s_fu_8577_p2__6                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_2_V_fu_8641_p2_funnel__3        |     8|\n",
      "|13    |      p_Val2_s_fu_8577_p2__7                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_6_V_fu_8729_p2__2_funnel__3     |     8|\n",
      "|14    |      mul_ln703_12_fu_209_p2                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__4    |     8|\n",
      "|15    |      add_ln703_59_fu_8607_p2                                           |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__1    |     8|\n",
      "|16    |      mul_ln703_10_fu_300_p2                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__3    |     8|\n",
      "|17    |      acc_2_V_fu_8641_p2                                                |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_2_V_fu_8641_p2_funnel           |     8|\n",
      "|18    |      acc_2_V_fu_8641_p2__1                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel__7    |     8|\n",
      "|19    |      acc_2_V_fu_8641_p2__2                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel__4    |     8|\n",
      "|20    |      acc_2_V_fu_8641_p2__3                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel__2    |     8|\n",
      "|21    |      acc_4_V_fu_8499_p2__0                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_4_V_fu_8499_p2__0_funnel        |     8|\n",
      "|22    |      mul_ln703_11_fu_222_p2                                            |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__7    |     8|\n",
      "|23    |      acc_6_V_fu_8729_p2                                                |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__6    |     8|\n",
      "|24    |      acc_6_V_fu_8729_p2__0                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__9    |     8|\n",
      "|25    |      acc_6_V_fu_8729_p2__1                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_2_V_fu_8641_p2_funnel__2        |     8|\n",
      "|26    |      acc_6_V_fu_8729_p2__2                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_6_V_fu_8729_p2__2_funnel        |     8|\n",
      "|27    |      acc_6_V_fu_8729_p2__4                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel__5    |     8|\n",
      "|28    |      acc_6_V_fu_8729_p2__5                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel__1    |     8|\n",
      "|29    |      mul_ln703_8_fu_270_p2                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__1_funnel__2    |     8|\n",
      "|30    |      acc_7_V_fu_8793_p2                                                |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_6_V_fu_8729_p2__2_funnel__1     |     8|\n",
      "|31    |      acc_7_V_fu_8793_p2__0                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_6_V_fu_8729_p2__2_funnel__2     |     8|\n",
      "|32    |      acc_7_V_fu_8793_p2__2                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel__3    |     8|\n",
      "|33    |      acc_7_V_fu_8793_p2__3                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/acc_2_V_fu_8641_p2_funnel__1        |     8|\n",
      "|34    |      acc_7_V_fu_8793_p2__4                                             |\\dense_array_array_ap_fixed_12_8_5_3_0_8u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_12_8_5_3_0_config4_s_fu_136/p_Val2_s_fu_8577_p2__3_funnel__6    |     8|\n",
      "|35    |  dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0                  |dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_s                                                                                                      |  7530|\n",
      "|36    |    grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216     |dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s                                                                                                     |  3800|\n",
      "|37    |      mul_ln731_29_fu_567_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__23  |     8|\n",
      "|38    |      mul_ln731_18_fu_586_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__10  |     8|\n",
      "|39    |      mul_ln731_2_fu_387_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__22  |     8|\n",
      "|40    |      mul_ln731_17_fu_550_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__15  |     8|\n",
      "|41    |      mul_ln731_19_fu_364_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__2   |     8|\n",
      "|42    |      mul_ln731_40_fu_370_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__7   |     8|\n",
      "|43    |      mul_ln731_7_fu_458_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__20  |     8|\n",
      "|44    |      mul_ln731_9_fu_401_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__14  |     8|\n",
      "|45    |      mul_ln731_41_fu_339_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__6   |     8|\n",
      "|46    |      mul_ln731_44_fu_406_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__21  |     8|\n",
      "|47    |      mul_ln731_8_fu_434_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__4   |     8|\n",
      "|48    |      mul_ln731_24_fu_557_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel      |     8|\n",
      "|49    |      mul_ln731_4_fu_381_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__1   |     8|\n",
      "|50    |      mul_ln731_12_fu_602_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__9   |     8|\n",
      "|51    |      mul_ln731_26_fu_415_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__17  |     8|\n",
      "|52    |      mul_ln731_14_fu_318_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__27  |     8|\n",
      "|53    |      mul_ln731_27_fu_402_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__25  |     8|\n",
      "|54    |      mul_ln731_34_fu_486_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__11  |     8|\n",
      "|55    |      mul_ln731_20_fu_457_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__24  |     8|\n",
      "|56    |      mul_ln731_3_fu_613_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__12  |     8|\n",
      "|57    |      mul_ln731_15_fu_411_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__28  |     8|\n",
      "|58    |      mul_ln731_31_fu_612_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__3   |     8|\n",
      "|59    |      mul_ln731_6_fu_422_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__19  |     8|\n",
      "|60    |      mul_ln731_13_fu_616_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__5   |     8|\n",
      "|61    |      mul_ln731_5_fu_560_p2                                             |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__16  |     8|\n",
      "|62    |      mul_ln731_16_fu_313_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__29  |     8|\n",
      "|63    |      mul_ln731_10_fu_388_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__8   |     8|\n",
      "|64    |      mul_ln731_33_fu_314_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__13  |     8|\n",
      "|65    |      mul_ln731_47_fu_323_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__18  |     8|\n",
      "|66    |      mul_ln731_21_fu_493_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__26  |     8|\n",
      "|67    |      mul_ln731_37_fu_505_p2                                            |\\dense_array_array_ap_fixed_16_7_5_3_0_16u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_7_5_3_0_config2_s_fu_216/mul_ln731_24_fu_557_p2_funnel__30  |     8|\n",
      "|68    |  layer2_out_V_data_0_V_U                                               |fifo_w16_d1_A                                                                                                                                            |    60|\n",
      "|69    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_87                                                                                                                                |    49|\n",
      "|70    |  layer2_out_V_data_10_V_U                                              |fifo_w16_d1_A_0                                                                                                                                          |    58|\n",
      "|71    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_86                                                                                                                                |    49|\n",
      "|72    |  layer2_out_V_data_11_V_U                                              |fifo_w16_d1_A_1                                                                                                                                          |    57|\n",
      "|73    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_85                                                                                                                                |    49|\n",
      "|74    |  layer2_out_V_data_12_V_U                                              |fifo_w16_d1_A_2                                                                                                                                          |    57|\n",
      "|75    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_84                                                                                                                                |    49|\n",
      "|76    |  layer2_out_V_data_13_V_U                                              |fifo_w16_d1_A_3                                                                                                                                          |    58|\n",
      "|77    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_83                                                                                                                                |    49|\n",
      "|78    |  layer2_out_V_data_14_V_U                                              |fifo_w16_d1_A_4                                                                                                                                          |    58|\n",
      "|79    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_82                                                                                                                                |    49|\n",
      "|80    |  layer2_out_V_data_15_V_U                                              |fifo_w16_d1_A_5                                                                                                                                          |    57|\n",
      "|81    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_81                                                                                                                                |    49|\n",
      "|82    |  layer2_out_V_data_1_V_U                                               |fifo_w16_d1_A_6                                                                                                                                          |    62|\n",
      "|83    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_80                                                                                                                                |    50|\n",
      "|84    |  layer2_out_V_data_2_V_U                                               |fifo_w16_d1_A_7                                                                                                                                          |    57|\n",
      "|85    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_79                                                                                                                                |    49|\n",
      "|86    |  layer2_out_V_data_3_V_U                                               |fifo_w16_d1_A_8                                                                                                                                          |    58|\n",
      "|87    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_78                                                                                                                                |    49|\n",
      "|88    |  layer2_out_V_data_4_V_U                                               |fifo_w16_d1_A_9                                                                                                                                          |    60|\n",
      "|89    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_77                                                                                                                                |    51|\n",
      "|90    |  layer2_out_V_data_5_V_U                                               |fifo_w16_d1_A_10                                                                                                                                         |    57|\n",
      "|91    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_76                                                                                                                                |    49|\n",
      "|92    |  layer2_out_V_data_6_V_U                                               |fifo_w16_d1_A_11                                                                                                                                         |    58|\n",
      "|93    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_75                                                                                                                                |    49|\n",
      "|94    |  layer2_out_V_data_7_V_U                                               |fifo_w16_d1_A_12                                                                                                                                         |    58|\n",
      "|95    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_74                                                                                                                                |    49|\n",
      "|96    |  layer2_out_V_data_8_V_U                                               |fifo_w16_d1_A_13                                                                                                                                         |    57|\n",
      "|97    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg_73                                                                                                                                |    49|\n",
      "|98    |  layer2_out_V_data_9_V_U                                               |fifo_w16_d1_A_14                                                                                                                                         |    59|\n",
      "|99    |    U_fifo_w16_d1_A_shiftReg                                            |fifo_w16_d1_A_shiftReg                                                                                                                                   |    50|\n",
      "|100   |  layer3_out_V_data_0_V_U                                               |fifo_w11_d1_A                                                                                                                                            |    19|\n",
      "|101   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_72                                                                                                                                |    11|\n",
      "|102   |  layer3_out_V_data_10_V_U                                              |fifo_w11_d1_A_15                                                                                                                                         |    19|\n",
      "|103   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_71                                                                                                                                |    11|\n",
      "|104   |  layer3_out_V_data_11_V_U                                              |fifo_w11_d1_A_16                                                                                                                                         |    19|\n",
      "|105   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_70                                                                                                                                |    10|\n",
      "|106   |  layer3_out_V_data_12_V_U                                              |fifo_w11_d1_A_17                                                                                                                                         |    19|\n",
      "|107   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_69                                                                                                                                |    11|\n",
      "|108   |  layer3_out_V_data_13_V_U                                              |fifo_w11_d1_A_18                                                                                                                                         |    18|\n",
      "|109   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_68                                                                                                                                |    10|\n",
      "|110   |  layer3_out_V_data_14_V_U                                              |fifo_w11_d1_A_19                                                                                                                                         |    23|\n",
      "|111   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_67                                                                                                                                |    11|\n",
      "|112   |  layer3_out_V_data_15_V_U                                              |fifo_w11_d1_A_20                                                                                                                                         |    18|\n",
      "|113   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_66                                                                                                                                |    10|\n",
      "|114   |  layer3_out_V_data_1_V_U                                               |fifo_w11_d1_A_21                                                                                                                                         |    18|\n",
      "|115   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_65                                                                                                                                |    10|\n",
      "|116   |  layer3_out_V_data_2_V_U                                               |fifo_w11_d1_A_22                                                                                                                                         |    18|\n",
      "|117   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_64                                                                                                                                |    10|\n",
      "|118   |  layer3_out_V_data_3_V_U                                               |fifo_w11_d1_A_23                                                                                                                                         |    20|\n",
      "|119   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_63                                                                                                                                |    10|\n",
      "|120   |  layer3_out_V_data_4_V_U                                               |fifo_w11_d1_A_24                                                                                                                                         |    18|\n",
      "|121   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_62                                                                                                                                |    10|\n",
      "|122   |  layer3_out_V_data_5_V_U                                               |fifo_w11_d1_A_25                                                                                                                                         |    18|\n",
      "|123   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_61                                                                                                                                |    10|\n",
      "|124   |  layer3_out_V_data_6_V_U                                               |fifo_w11_d1_A_26                                                                                                                                         |    19|\n",
      "|125   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_60                                                                                                                                |    10|\n",
      "|126   |  layer3_out_V_data_7_V_U                                               |fifo_w11_d1_A_27                                                                                                                                         |    18|\n",
      "|127   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_59                                                                                                                                |    10|\n",
      "|128   |  layer3_out_V_data_8_V_U                                               |fifo_w11_d1_A_28                                                                                                                                         |    18|\n",
      "|129   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg_58                                                                                                                                |    10|\n",
      "|130   |  layer3_out_V_data_9_V_U                                               |fifo_w11_d1_A_29                                                                                                                                         |    19|\n",
      "|131   |    U_fifo_w11_d1_A_shiftReg                                            |fifo_w11_d1_A_shiftReg                                                                                                                                   |    10|\n",
      "|132   |  layer4_out_V_data_0_V_U                                               |fifo_w12_d1_A                                                                                                                                            |    55|\n",
      "|133   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg_57                                                                                                                                |    43|\n",
      "|134   |  layer4_out_V_data_1_V_U                                               |fifo_w12_d1_A_30                                                                                                                                         |    59|\n",
      "|135   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg_56                                                                                                                                |    44|\n",
      "|136   |  layer4_out_V_data_2_V_U                                               |fifo_w12_d1_A_31                                                                                                                                         |    52|\n",
      "|137   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg_55                                                                                                                                |    43|\n",
      "|138   |  layer4_out_V_data_3_V_U                                               |fifo_w12_d1_A_32                                                                                                                                         |    52|\n",
      "|139   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg_54                                                                                                                                |    43|\n",
      "|140   |  layer4_out_V_data_4_V_U                                               |fifo_w12_d1_A_33                                                                                                                                         |    53|\n",
      "|141   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg_53                                                                                                                                |    44|\n",
      "|142   |  layer4_out_V_data_5_V_U                                               |fifo_w12_d1_A_34                                                                                                                                         |    52|\n",
      "|143   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg_52                                                                                                                                |    43|\n",
      "|144   |  layer4_out_V_data_6_V_U                                               |fifo_w12_d1_A_35                                                                                                                                         |    53|\n",
      "|145   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg_51                                                                                                                                |    43|\n",
      "|146   |  layer4_out_V_data_7_V_U                                               |fifo_w12_d1_A_36                                                                                                                                         |    52|\n",
      "|147   |    U_fifo_w12_d1_A_shiftReg                                            |fifo_w12_d1_A_shiftReg                                                                                                                                   |    43|\n",
      "|148   |  layer5_out_V_data_0_V_U                                               |fifo_w10_d1_A                                                                                                                                            |    37|\n",
      "|149   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg_50                                                                                                                                |    26|\n",
      "|150   |  layer5_out_V_data_1_V_U                                               |fifo_w10_d1_A_37                                                                                                                                         |    36|\n",
      "|151   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg_49                                                                                                                                |    27|\n",
      "|152   |  layer5_out_V_data_2_V_U                                               |fifo_w10_d1_A_38                                                                                                                                         |    37|\n",
      "|153   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg_48                                                                                                                                |    28|\n",
      "|154   |  layer5_out_V_data_3_V_U                                               |fifo_w10_d1_A_39                                                                                                                                         |    35|\n",
      "|155   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg_47                                                                                                                                |    26|\n",
      "|156   |  layer5_out_V_data_4_V_U                                               |fifo_w10_d1_A_40                                                                                                                                         |    31|\n",
      "|157   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg_46                                                                                                                                |    22|\n",
      "|158   |  layer5_out_V_data_5_V_U                                               |fifo_w10_d1_A_41                                                                                                                                         |    38|\n",
      "|159   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg_45                                                                                                                                |    29|\n",
      "|160   |  layer5_out_V_data_6_V_U                                               |fifo_w10_d1_A_42                                                                                                                                         |    33|\n",
      "|161   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg_44                                                                                                                                |    24|\n",
      "|162   |  layer5_out_V_data_7_V_U                                               |fifo_w10_d1_A_43                                                                                                                                         |    32|\n",
      "|163   |    U_fifo_w10_d1_A_shiftReg                                            |fifo_w10_d1_A_shiftReg                                                                                                                                   |    24|\n",
      "|164   |  relu_array_array_ap_fixed_16u_relu_config3_U0                         |relu_array_array_ap_fixed_16u_relu_config3_s                                                                                                             |    17|\n",
      "|165   |  relu_array_array_ap_fixed_8u_relu_config5_U0                          |relu_array_array_ap_fixed_8u_relu_config5_s                                                                                                              |     9|\n",
      "|166   |  start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud_U        |start_for_dense_array_array_ap_fixed_11_10_5_3_0_1u_conficud                                                                                             |    13|\n",
      "|167   |  start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb_U        |start_for_dense_array_array_ap_fixed_12_8_5_3_0_8u_configbkb                                                                                             |    11|\n",
      "|168   |  start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_U             |start_for_relu_array_array_ap_fixed_16u_relu_config3_U0                                                                                                  |    15|\n",
      "|169   |  start_for_relu_array_array_ap_fixed_8u_relu_config5_U0_U              |start_for_relu_array_array_ap_fixed_8u_relu_config5_U0                                                                                                   |    13|\n",
      "+------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50399 ; free virtual = 313074\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 3013.473 ; gain = 760.500 ; free physical = 50406 ; free virtual = 313080\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 3013.477 ; gain = 760.500 ; free physical = 50406 ; free virtual = 313081\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3024.535 ; gain = 0.000 ; free physical = 50470 ; free virtual = 313144\n",
      "INFO: [Netlist 29-17] Analyzing 1187 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3119.250 ; gain = 0.000 ; free physical = 50367 ; free virtual = 313042\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 385 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 67 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 317 instances\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "134 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:31 . Memory (MB): peak = 3119.250 ; gain = 866.406 ; free physical = 50515 ; free virtual = 313190\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 12:35:04 2022...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h1m53s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 225.83 seconds; peak allocated memory: 578.521 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Thu Oct  6 12:35:15 2022...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable myproject\n",
      "## set myproject \"myproject\"\n",
      "## variable backend\n",
      "## set backend vivadoaccelerator\n",
      "## variable part\n",
      "## set part \"xcu200-fsgd2104-2-e\"\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${myproject}_vivado_accelerator -part ${part} -force\n",
      "# set_property  ip_repo_paths  ${myproject}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/data/ip'.\n",
      "update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.375 ; gain = 0.000 ; free physical = 52251 ; free virtual = 314913\n",
      "# add_files -scan_for_includes {src/krnl_rtl_int.sv src/krnl_rtl_axi_read_master.sv src/krnl_rtl_counter.sv src/myproject_kernel.v src/krnl_rtl_axi_write_master.sv src/krnl_rtl_control_s_axi.v}\n",
      "# import_files {src/krnl_rtl_int.sv src/krnl_rtl_axi_read_master.sv src/krnl_rtl_counter.sv src/myproject_kernel.v src/krnl_rtl_axi_write_master.sv src/krnl_rtl_control_s_axi.v}\n",
      "# create_ip -vlnv xilinx.com:hls:${myproject}_axi:1.0 -module_name myproject_axi_0\n",
      "# ipx::package_project -root_dir hls4ml_IP -vendor fastmachinelearning.org -library hls4ml -taxonomy /UserIP -import_files -set_current false\n",
      "WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_gmem' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'.\n",
      "WARNING: [IP_Flow 19-3158] Bus Interface 'm_axi_gmem': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.\n",
      "WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.\n",
      "WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.\n",
      "WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.\n",
      "INFO: [IP_Flow 19-2181] Payment Required is not set for this core.\n",
      "INFO: [IP_Flow 19-2187] The Product Guide file is missing.\n",
      "# ipx::unload_core hls4ml_IP/component.xml\n",
      "# ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory hls4ml_IP hls4ml_IP/component.xml\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vivado/2020.1/data/ip'.\n",
      "INFO: [IP_Flow 19-795] Syncing license key meta-data\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/hls4ml_IP/src/krnl_rtl_control_s_axi.v:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/hls4ml_IP/src/myproject_kernel.v:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/hls4ml_IP/src/krnl_rtl_axi_read_master.sv:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/hls4ml_IP/src/krnl_rtl_axi_write_master.sv:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/hls4ml_IP/src/krnl_rtl_counter.sv:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/hls4ml_IP/src/krnl_rtl_int.sv:]\n",
      "# ipx::associate_bus_interfaces -busif m_axi_gmem -clock ap_clk [ipx::current_core]\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_gmem'.\n",
      "# ipx::associate_bus_interfaces -busif s_axi_control -clock ap_clk [ipx::current_core]\n",
      "# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces ap_clk -of_objects [ipx::current_core]]\n",
      "# set_property value_resolve_type user [ipx::get_bus_parameters -of [::ipx::get_bus_interfaces -of [ipx::current_core] *clk*] \"FREQ_HZ\"]\n",
      "# ipx::add_register CTRL [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register GIER [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register IP_IER [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register IP_ISR [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register fifo_in [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register fifo_out [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register length_r_in [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register length_r_out [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# set_property Description \"Control Signals\" [ipx::get_registers CTRL -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x000 [ipx::get_registers CTRL -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers CTRL -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"Global Interrupt Enable Register\" [ipx::get_registers GIER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x004 [ipx::get_registers GIER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers GIER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"IP Interrupt Enable Register\" [ipx::get_registers IP_IER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x008 [ipx::get_registers IP_IER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers IP_IER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"IP Interrupt Status Register\" [ipx::get_registers IP_ISR -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x00C [ipx::get_registers IP_ISR -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers IP_ISR -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"fifo_in pointer argument\" [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x010 [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 64 [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"fifo_out pointer argument\" [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x01C [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 64 [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"length_r_in value\" [ipx::get_registers length_r_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x028 [ipx::get_registers length_r_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers length_r_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"length_r_out value\" [ipx::get_registers length_r_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x030 [ipx::get_registers length_r_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers length_r_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# ipx::add_register_parameter ASSOCIATED_BUSIF [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# ipx::add_register_parameter ASSOCIATED_BUSIF [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Value m_axi_gmem [ipx::get_register_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]]\n",
      "# set_property Value m_axi_gmem [ipx::get_register_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]]\n",
      "# set core [ipx::current_core]\n",
      "# set_property xpm_libraries {XPM_CDC XPM_MEMORY XPM_FIFO} $core\n",
      "# set_property sdx_kernel true $core\n",
      "# set_property sdx_kernel_type rtl $core\n",
      "# set_property core_revision 2 [ipx::current_core]\n",
      "# ipx::update_source_project_archive -component [ipx::current_core]\n",
      "# ipx::create_xgui_files [ipx::current_core]\n",
      "# ipx::update_checksums [ipx::current_core]\n",
      "# ipx::save_core [ipx::current_core]\n",
      "# ipx::check_integrity -quiet [ipx::current_core]\n",
      "# ipx::archive_core hls4ml_IP/fastmachinelearning.org_hls4ml_krnl_rtl_1.0.zip [ipx::current_core]\n",
      "# current_project project_1\n",
      "# package_xo  -force -xo_path xo_files/${myproject}_kernel.xo -kernel_name krnl_rtl -ip_directory hls4ml_IP\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.\n",
      "WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.\n",
      "INFO: [IP_Flow 19-2181] Payment Required is not set for this core.\n",
      "INFO: [IP_Flow 19-2187] The Product Guide file is missing.\n",
      "INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.\n",
      "WARNING: [Vivado 12-7038] The bus parameter 'ap_clk.FREQ_HZ' has been detected in the kernel IP 'krnl_rtl'. This may cause validation errors in v++ if a target platform has a different default kernel clock frequency. If validation errors do occur in v++, please edit and re-generate the kernel IP 'krnl_rtl' to remove the bus parameter 'ap_clk.FREQ_HZ'\n",
      "WARNING: [Common 17-1525] IP definition with the same IP name already exists in XO container. Will overwrite the existing IP definition.\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 12:35:39 2022...\n",
      "Option Map File Used: '/data/elec_soft/Xilinx_Software/Soft_2020.1/Vitis/2020.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/reports/link\n",
      "\tLog files: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/logs/link\n",
      "INFO: [v++ 60-1657] Initializing dispatch client.\n",
      "Running Dispatch Server on port:46600\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/myproject_kernel.xclbin.link_summary, at Thu Oct  6 12:36:01 2022\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct  6 12:36:01 2022\n",
      "Running Rule Check Server on port:34002\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html', at Thu Oct  6 12:36:02 2022\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'\n",
      "INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.\n",
      "INFO: [v++ 60-629] Linking for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2\n",
      "INFO: [v++ 60-1332] Run 'run_link' status: Not started\n",
      "INFO: [v++ 60-1443] [12:36:10] Run run_link: Step system_link: Started\n",
      "INFO: [v++ 60-1453] Command Line: system_link --xo /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int --temp_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link\n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n",
      "INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Oct  6 12:36:12 2022\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xo_files/myproject_kernel.xo\n",
      "INFO: [SYSTEM_LINK 82-53] Creating IP database /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [12:36:12] build_xd_ip_db started: /data/elec_soft/Xilinx_Software/Soft_2020.1/Vitis/2020.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/iprepo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0,krnl_rtl -o /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-37] [12:36:17] build_xd_ip_db finished successfully\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.066 ; gain = 0.000 ; free physical = 52542 ; free virtual = 315188\n",
      "INFO: [SYSTEM_LINK 82-51] Create system connectivity graph\n",
      "INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [12:36:18] cfgen started: /data/elec_soft/Xilinx_Software/Soft_2020.1/Vitis/2020.1/bin/cfgen -dmclkid 0 -r /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [CFGEN 83-0] Kernel Specs: \n",
      "INFO: [CFGEN 83-0]   kernel: krnl_rtl, num: 1  {krnl_rtl_1}\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_rtl_1.fifo_in to DDR[1]\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_rtl_1.fifo_out to DDR[1]\n",
      "INFO: [SYSTEM_LINK 82-37] [12:36:21] cfgen finished successfully\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1402.066 ; gain = 0.000 ; free physical = 52527 ; free virtual = 315174\n",
      "INFO: [SYSTEM_LINK 82-52] Create top-level block diagram\n",
      "INFO: [SYSTEM_LINK 82-38] [12:36:21] cf2bd started: /data/elec_soft/Xilinx_Software/Soft_2020.1/Vitis/2020.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/_sysl/.xsd --temp_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link --output_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int --target_bd pfm_dynamic.bd\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml\n",
      "INFO: [CF2BD 82-28] cf2xd finished successfully\n",
      "INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/sys_link/_sysl/.xsd\n",
      "INFO: [CF2BD 82-28] cf_xsd finished successfully\n",
      "INFO: [SYSTEM_LINK 82-37] [12:36:23] cf2bd finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.066 ; gain = 0.000 ; free physical = 52521 ; free virtual = 315171\n",
      "INFO: [v++ 60-1441] [12:36:23] Run run_link: Step system_link: Completed\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 52569 ; free virtual = 315214\n",
      "INFO: [v++ 60-1443] [12:36:23] Run run_link: Step cf2sw: Started\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/sdsl.dat -rtd /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/cf2sw.rtd -xclbin /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/xclbin_orig.xml -o /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/xclbin_orig.1.xml\n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [12:36:24] Run run_link: Step cf2sw: Completed\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 52573 ; free virtual = 315220\n",
      "INFO: [v++ 60-1443] [12:36:24] Run run_link: Step rtd2_system_diagram: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram\n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [12:36:25] Run run_link: Step rtd2_system_diagram: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 52036 ; free virtual = 314682\n",
      "INFO: [v++ 60-1443] [12:36:25] Run run_link: Step vpl: Started\n",
      "INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --remote_ip_cache /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/.ipcache --user_ip_repo_paths /data_CMS/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/myproject_prj/solution1/impl/ip --output_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int --log_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/logs/link --report_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/reports/link --config /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/vplConfig.ini -k /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link --no-info --iprepo /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 --messageDb /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link/vpl.pb /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/dr.bd.tcl\n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n",
      "\n",
      "****** vpl v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [VPL 60-839] Read in kernel information from file '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/kernel_info.dat'.\n",
      "INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2\n",
      "INFO: [VPL 60-1032] Extracting hardware platform to /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/vivado/vpl/.local/hw_platform\n",
      "[12:37:14] Run vpl: Step create_project: Started\n",
      "Creating Vivado project.\n",
      "[12:37:17] Run vpl: Step create_project: Completed\n",
      "[12:37:17] Run vpl: Step create_bd: Started\n",
      "[12:38:38] Run vpl: Step create_bd: RUNNING...\n",
      "[12:38:53] Run vpl: Step create_bd: Completed\n",
      "[12:38:53] Run vpl: Step update_bd: Started\n",
      "[12:38:54] Run vpl: Step update_bd: Completed\n",
      "[12:38:54] Run vpl: Step generate_target: Started\n",
      "[12:39:34] Run vpl: Step generate_target: Completed\n",
      "[12:39:34] Run vpl: Step config_hw_runs: Started\n",
      "[12:39:36] Run vpl: Step config_hw_runs: Completed\n",
      "[12:39:36] Run vpl: Step synth: Started\n",
      "[12:40:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:40:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:41:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:41:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:42:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:42:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:43:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:43:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:44:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[12:44:46] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.\n",
      "[12:45:16] Top-level synthesis in progress.\n",
      "[12:45:47] Top-level synthesis in progress.\n",
      "[12:46:18] Top-level synthesis in progress.\n",
      "[12:46:49] Top-level synthesis in progress.\n",
      "[12:47:20] Top-level synthesis in progress.\n",
      "[12:47:51] Top-level synthesis in progress.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[12:48:13] Run vpl: Step synth: Completed\n",
      "[12:48:13] Run vpl: Step impl: Started\n",
      "[12:58:01] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 21m 33s \n",
      "\n",
      "[12:58:01] Starting logic optimization..\n",
      "[12:59:34] Phase 1 Retarget\n",
      "[13:00:05] Phase 2 Constant propagation\n",
      "[13:00:05] Phase 3 Sweep\n",
      "[13:00:36] Phase 4 BUFG optimization\n",
      "[13:01:07] Phase 5 Shift Register Optimization\n",
      "[13:01:07] Phase 6 Post Processing Netlist\n",
      "[13:02:09] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 07s \n",
      "\n",
      "[13:02:09] Starting logic placement..\n",
      "[13:02:40] Phase 1 Placer Initialization\n",
      "[13:02:40] Phase 1.1 Placer Initialization Netlist Sorting\n",
      "[13:04:12] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "[13:05:45] Phase 1.3 Build Placer Netlist Model\n",
      "[13:07:18] Phase 1.4 Constrain Clocks/Macros\n",
      "[13:07:18] Phase 2 Global Placement\n",
      "[13:07:18] Phase 2.1 Floorplanning\n",
      "[13:07:49] Phase 2.1.1 Partition Driven Placement\n",
      "[13:07:49] Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "[13:07:49] Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "[13:08:20] Phase 2.1.1.3 PBP: Compute Congestion\n",
      "[13:08:20] Phase 2.1.1.4 PBP: UpdateTiming\n",
      "[13:08:51] Phase 2.1.1.5 PBP: Add part constraints\n",
      "[13:08:51] Phase 2.2 Global Placement Core\n",
      "[13:12:27] Phase 2.2.1 Physical Synthesis In Placer\n",
      "[13:14:00] Phase 3 Detail Placement\n",
      "[13:14:00] Phase 3.1 Commit Multi Column Macros\n",
      "[13:14:00] Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "[13:14:00] Phase 3.3 Area Swap Optimization\n",
      "[13:14:00] Phase 3.4 Pipeline Register Optimization\n",
      "[13:14:31] Phase 3.5 IO Cut Optimizer\n",
      "[13:14:31] Phase 3.6 Fast Optimization\n",
      "[13:14:31] Phase 3.7 Small Shape DP\n",
      "[13:14:31] Phase 3.7.1 Small Shape Clustering\n",
      "[13:15:02] Phase 3.7.2 Flow Legalize Slice Clusters\n",
      "[13:15:02] Phase 3.7.3 Slice Area Swap\n",
      "[13:15:33] Phase 3.8 Place Remaining\n",
      "[13:15:33] Phase 3.9 Re-assign LUT pins\n",
      "[13:16:04] Phase 3.10 Pipeline Register Optimization\n",
      "[13:16:04] Phase 3.11 Fast Optimization\n",
      "[13:16:35] Phase 4 Post Placement Optimization and Clean-Up\n",
      "[13:16:35] Phase 4.1 Post Commit Optimization\n",
      "[13:17:37] Phase 4.1.1 Post Placement Optimization\n",
      "[13:17:37] Phase 4.1.1.1 BUFG Insertion\n",
      "[13:17:37] Phase 1 Physical Synthesis Initialization\n",
      "[13:18:08] Phase 4.1.1.2 BUFG Replication\n",
      "[13:18:38] Phase 4.1.1.3 Replication\n",
      "[13:19:10] Phase 4.2 Post Placement Cleanup\n",
      "[13:19:40] Phase 4.3 Placer Reporting\n",
      "[13:20:11] Phase 4.4 Final Placement Cleanup\n",
      "[13:24:49] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 22m 40s \n",
      "\n",
      "[13:24:49] Starting logic routing..\n",
      "[13:25:51] Phase 1 Build RT Design\n",
      "[13:26:53] Phase 2 Router Initialization\n",
      "[13:26:53] Phase 2.1 Create Timer\n",
      "[13:26:53] Phase 2.2 Fix Topology Constraints\n",
      "[13:26:53] Phase 2.3 Pre Route Cleanup\n",
      "[13:27:24] Phase 2.4 Global Clock Net Routing\n",
      "[13:27:24] Phase 2.5 Update Timing\n",
      "[13:28:57] Phase 2.6 Update Timing for Bus Skew\n",
      "[13:28:57] Phase 2.6.1 Update Timing\n",
      "[13:29:59] Phase 3 Initial Routing\n",
      "[13:30:30] Phase 4 Rip-up And Reroute\n",
      "[13:30:30] Phase 4.1 Global Iteration 0\n",
      "[13:33:04] Phase 4.2 Global Iteration 1\n",
      "[13:33:35] Phase 4.3 Global Iteration 2\n",
      "[13:34:06] Phase 5 Delay and Skew Optimization\n",
      "[13:34:06] Phase 5.1 Delay CleanUp\n",
      "[13:34:06] Phase 5.1.1 Update Timing\n",
      "[13:34:37] Phase 5.1.2 Update Timing\n",
      "[13:35:39] Phase 5.2 Clock Skew Optimization\n",
      "[13:35:39] Phase 6 Post Hold Fix\n",
      "[13:35:39] Phase 6.1 Hold Fix Iter\n",
      "[13:35:39] Phase 6.1.1 Update Timing\n",
      "[13:36:09] Phase 7 Leaf Clock Prog Delay Opt\n",
      "[13:37:42] Phase 7.1 Delay CleanUp\n",
      "[13:37:42] Phase 7.1.1 Update Timing\n",
      "[13:38:13] Phase 7.1.2 Update Timing\n",
      "[13:38:44] Phase 7.2 Hold Fix Iter\n",
      "[13:38:44] Phase 7.2.1 Update Timing\n",
      "[13:39:15] Phase 7.3 Additional Hold Fix\n",
      "[13:40:16] Phase 7.4 Global Iteration for Hold\n",
      "[13:40:16] Phase 7.4.1 Update Timing\n",
      "[13:40:47] Phase 8 Route finalize\n",
      "[13:41:18] Phase 9 Verifying routed nets\n",
      "[13:41:18] Phase 10 Depositing Routes\n",
      "[13:41:49] Phase 11 Post Router Timing\n",
      "[13:42:20] Phase 12 Physical Synthesis in Router\n",
      "[13:42:20] Phase 12.1 Physical Synthesis Initialization\n",
      "[13:43:22] Phase 12.2 Critical Path Optimization\n",
      "[13:43:22] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 18m 32s \n",
      "\n",
      "[13:43:22] Starting bitstream generation..\n",
      "[13:51:05] Creating bitmap...\n",
      "[13:56:14] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...\n",
      "[13:56:14] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 12m 52s \n",
      "[13:56:15] Run vpl: Step impl: Completed\n",
      "[13:56:16] Run vpl: FINISHED. Run Status: impl Complete!\n",
      "INFO: [v++ 60-1441] [13:56:32] Run run_link: Step vpl: Completed\n",
      "Time (s): cpu = 00:00:40 ; elapsed = 01:20:07 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 50890 ; free virtual = 314616\n",
      "INFO: [v++ 60-1443] [13:56:32] Run run_link: Step rtdgen: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtdgen\n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin\n",
      "INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 107, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -a /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/address_map.xml -sdsl /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/sdsl.dat -xclbin /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel.rtd -o /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel.xml\n",
      "INFO: [v++ 60-1652] Cf2sw returned exit code: 0\n",
      "INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel.rtd\n",
      "INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json\n",
      "INFO: [v++ 60-1618] Launching \n",
      "INFO: [v++ 60-1441] [13:56:34] Run run_link: Step rtdgen: Completed\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 50890 ; free virtual = 314617\n",
      "INFO: [v++ 60-1443] [13:56:34] Run run_link: Step xclbinutil: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "XRT Build Version: 2.6.0 (Vitis)\n",
      "       Build Date: 2020-05-07 15:30:09\n",
      "          Hash ID: 9d35aca9e6be09a5402ec036a5607d26e74e01cc\n",
      "Creating a default 'in-memory' xclbin image.\n",
      "\n",
      "Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.\n",
      "Size   : 440 bytes\n",
      "Format : JSON\n",
      "File   : '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/debug_ip_layout.rtd'\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully added.\n",
      "Size   : 40765226 bytes\n",
      "Format : RAW\n",
      "File   : '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/partial.bit'\n",
      "\n",
      "Section: 'MEM_TOPOLOGY'(6) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'mem_topology'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "\n",
      "Section: 'CONNECTIVITY'(7) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'connectivity'\n",
      "\n",
      "Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.\n",
      "Size   : 274 bytes\n",
      "Format : JSON\n",
      "File   : '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel_xml.rtd'\n",
      "\n",
      "Section: 'BUILD_METADATA'(14) was successfully added.\n",
      "Size   : 2932 bytes\n",
      "Format : JSON\n",
      "File   : '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel_build.rtd'\n",
      "\n",
      "Section: 'EMBEDDED_METADATA'(2) was successfully added.\n",
      "Size   : 2980 bytes\n",
      "Format : RAW\n",
      "File   : '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/myproject_kernel.xml'\n",
      "\n",
      "Section: 'SYSTEM_METADATA'(22) was successfully added.\n",
      "Size   : 6680 bytes\n",
      "Format : RAW\n",
      "File   : '/grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "Successfully wrote (40787022 bytes) to the output file: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/myproject_kernel.xclbin\n",
      "Leaving xclbinutil.\n",
      "INFO: [v++ 60-1441] [13:56:34] Run run_link: Step xclbinutil: Completed\n",
      "Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 50890 ; free virtual = 314616\n",
      "INFO: [v++ 60-1443] [13:56:34] Run run_link: Step xclbinutilinfo: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/myproject_kernel.xclbin.info --input /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [13:56:35] Run run_link: Step xclbinutilinfo: Completed\n",
      "Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 50877 ; free virtual = 314603\n",
      "INFO: [v++ 60-1443] [13:56:35] Run run_link: Step generate_sc_driver: Started\n",
      "INFO: [v++ 60-1453] Command Line: \n",
      "INFO: [v++ 60-1454] Run Directory: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [13:56:35] Run run_link: Step generate_sc_driver: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1436.730 ; gain = 0.000 ; free physical = 50876 ; free virtual = 314602\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt\n",
      "INFO: [v++ 60-586] Created /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/myproject_kernel.ltx\n",
      "INFO: [v++ 60-586] Created myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html\n",
      "\tTiming Report: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/reports/link/imp/xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt\n",
      "\tUtilizations Report: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/reports/link/imp/kernel_util_routed.rpt\n",
      "\tVivado Log: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/logs/link/vivado.log\n",
      "\tSteps Log File: /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /grid_mnt/data__data.polcms/cms/motta/Phase2L1T/2022_09_28_v11/TauCNNCalibrator5x9Training_lTauPtCut18_uEtacut1.5/QDNNmodel0p25Pruned_HLS_XCU200deployment/xclbin_files/myproject_kernel.xclbin.link_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 1h 20m 48s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    }
   ],
   "source": [
    "synth = True\n",
    "if synth:\n",
    "    QDNNcalib_hls.build(csim=False, synth=True, vsynth=True, export=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ea36aeb7",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "42532575",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4fad85d4",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1343a6dd",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4880f5b7",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "76382950",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "90aba42f",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "33bd7937",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
