/*
 * Copyright (C) 2016 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#include "mtk_cpufreq_config.h"

#define NR_FREQ		16
#define ARRAY_ROW_SIZE	4

static unsigned int fyTbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_ROW_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1495, 74, 2, 1 },	/* LL */
	{ 1443, 71, 2, 1 },
	{ 1404, 68, 2, 1 },
	{ 1378, 66, 2, 1 },
	{ 1326, 63, 2, 1 },
	{ 1261, 60, 2, 1 },
	{ 1196, 57, 2, 1 },
	{ 1144, 54, 2, 1 },
	{ 1053, 50, 2, 1 },
	{ 1001, 47, 2, 1 },
	{ 910,  43, 2, 1 },
	{ 819,  39, 2, 1 },
	{ 715,  34, 2, 2 },
	{ 611,  29, 2, 2 },
	{ 481,  23, 2, 2 },
	{ 338,  16, 2, 4 },

	{ 2002, 74, 1, 1 },	/* L */
	{ 1976, 71, 1, 1 },
	{ 1950, 68, 1, 1 },
	{ 1937, 66, 1, 1 },
	{ 1885, 63, 1, 1 },
	{ 1807, 60, 1, 1 },
	{ 1716, 57, 1, 1 },
	{ 1638, 54, 1, 1 },
	{ 1521, 50, 1, 1 },
	{ 1443, 47, 2, 1 },
	{ 1313, 43, 2, 1 },
	{ 1183, 39, 2, 1 },
	{ 1027, 34, 2, 1 },
	{ 884,  29, 2, 1 },
	{ 715,  23, 2, 2 },
	{ 520,  16, 2, 2 },

	{ 897, 74, 2, 1 },	/* CCI */
	{ 871, 71, 2, 1 },
	{ 832, 68, 2, 1 },
	{ 819, 66, 2, 1 },
	{ 780, 63, 2, 1 },
	{ 754, 60, 2, 1 },
	{ 715, 57, 2, 2 },
	{ 689, 54, 2, 2 },
	{ 637, 50, 2, 2 },
	{ 611, 47, 2, 2 },
	{ 559, 43, 2, 2 },
	{ 507, 39, 2, 2 },
	{ 442, 34, 2, 2 },
	{ 377, 29, 2, 2 },
	{ 286, 23, 2, 4 },
	{ 195, 16, 2, 4 },
};

static unsigned int fy2Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_ROW_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1690, 99, 1, 1 },	/* LL */
	{ 1677, 94, 1, 1 },
	{ 1651, 89, 1, 1 },
	{ 1638, 84, 1, 1 },
	{ 1573, 80, 1, 1 },
	{ 1521, 76, 1, 1 },
	{ 1456, 72, 2, 1 },
	{ 1404, 68, 2, 1 },
	{ 1326, 63, 2, 1 },
	{ 1222, 58, 2, 1 },
	{ 1144, 54, 2, 1 },
	{ 1014, 48, 2, 1 },
	{ 884,  42, 2, 1 },
	{ 754,  36, 2, 1 },
	{ 572,  27, 2, 2 },
	{ 338,  16, 2, 4 },

	{ 2340, 99, 1, 1 },	/* L */
	{ 2288, 94, 1, 1 },
	{ 2249, 89, 1, 1 },
	{ 2197, 84, 1, 1 },
	{ 2145, 80, 1, 1 },
	{ 2080, 76, 1, 1 },
	{ 2028, 72, 1, 1 },
	{ 1976, 68, 1, 1 },
	{ 1885, 63, 1, 1 },
	{ 1755, 58, 1, 1 },
	{ 1638, 54, 1, 1 },
	{ 1469, 48, 2, 1 },
	{ 1287, 42, 2, 1 },
	{ 1092, 36, 2, 1 },
	{ 832,  27, 2, 1 },
	{ 520,  16, 2, 2 },

	{ 1040, 99, 2, 1 },	/* CCI */
	{ 1027, 94, 2, 1 },
	{ 1014, 89, 2, 1 },
	{ 1001, 84, 2, 1 },
	{ 962,  80, 2, 1 },
	{ 910,  76, 2, 1 },
	{ 871,  72, 2, 1 },
	{ 832,  68, 2, 1 },
	{ 780,  63, 2, 1 },
	{ 728,  58, 2, 2 },
	{ 689,  54, 2, 2 },
	{ 624,  48, 2, 2 },
	{ 546,  42, 2, 2 },
	{ 468,  36, 2, 2 },
	{ 351,  27, 2, 4 },
	{ 195,  16, 2, 4 },
};

static unsigned int fy3Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_ROW_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1885, 99, 1, 1 },	/* LL */
	{ 1846, 96, 1, 1 },
	{ 1768, 92, 1, 1 },
	{ 1729, 89, 1, 1 },
	{ 1651, 85, 1, 1 },
	{ 1599, 81, 1, 1 },
	{ 1534, 77, 1, 1 },
	{ 1456, 72, 2, 1 },
	{ 1391, 67, 2, 1 },
	{ 1300, 62, 2, 1 },
	{ 1196, 57, 2, 1 },
	{ 1079, 51, 2, 1 },
	{ 949,  45, 2, 1 },
	{ 780,  37, 2, 1 },
	{ 585,  28, 2, 2 },
	{ 338,  16, 2, 4 },

	{ 2496, 99, 1, 1 },	/* L */
	{ 2431, 96, 1, 1 },
	{ 2353, 92, 1, 1 },
	{ 2301, 89, 1, 1 },
	{ 2223, 85, 1, 1 },
	{ 2158, 81, 1, 1 },
	{ 2106, 77, 1, 1 },
	{ 2028, 72, 1, 1 },
	{ 1963, 67, 1, 1 },
	{ 1859, 62, 1, 1 },
	{ 1716, 57, 1, 1 },
	{ 1547, 51, 1, 1 },
	{ 1378, 45, 2, 1 },
	{ 1131, 37, 2, 1 },
	{ 858,  28, 2, 1 },
	{ 520,  16, 2, 2 },

	{ 1092, 99, 2, 1 },	/* CCI */
	{ 1079, 96, 2, 1 },
	{ 1053, 92, 2, 1 },
	{ 1027, 89, 2, 1 },
	{ 1001, 85, 2, 1 },
	{ 962,  81, 2, 1 },
	{ 923,  77, 2, 1 },
	{ 871,  72, 2, 1 },
	{ 819,  67, 2, 1 },
	{ 767,  62, 2, 1 },
	{ 715,  57, 2, 2 },
	{ 650,  51, 2, 2 },
	{ 585,  45, 2, 2 },
	{ 481,  37, 2, 2 },
	{ 364,  28, 2, 4 },
	{ 195,  16, 2, 4 },
};

unsigned int *xrecordTbl[NUM_CPU_LEVEL] = {	/* v1.1 */
	[CPU_LEVEL_0] = &fyTbl[0][0],
	[CPU_LEVEL_1] = &fy2Tbl[0][0],
	[CPU_LEVEL_2] = &fy3Tbl[0][0],
};
