`include "sign_ext.v"
`include "alu.v"
//COMMENT THIS


module ifu
(
    output address[29:0],
    input targetInstr[25:0],imm16[15:0],branch,jump
);

reg pc[31:0];
wire immExtend[31:0];
wire addend,sum;

signExtend1632 extend(immExtend,imm16);
mux2 mux1(addend,'b0,immExtend,branch);
Adder32Bit adder(
    .sum(sum),
    .carryout(),
    .a(pc),
    .b(addend),
    .carryin('b1);
);


endmodule
