[Logic of each Testbench]
1. Test_CONV.v: 
    a. first load in weights to 2 SRAMs
    b. we then load in the test photo and set one cycle conv_start
    c. compare SRAM value that store calculated value with correct fmap value to testify the correctness
    d. Run simulation:
	    RTL sim:	ncverilog -f run_conv.f
	    Gate sim: 	ncverilog -f run_conv_gatesim.f

2. Test_FC.v:
    a. first load in all the needed data
    b. compare the SRAM value that store final probability and fc1 fmap with groundtruth
    c. Run simulation:
	    RTL sim:	ncverilog -f run_fc.f
	    Gate sim: 	ncverilog -f run_fc_gatesim.f
3. Test_top.v:
    a. combine both of previous mentioned test logic
   	b. Run simulation:
	    RTL sim:	ncverilog -f run_lenet.f
	    Gate sim: 	ncverilog -f run_lenet_gatesim.f
4. Test_top_multiple.v:
    a. test two set correctness
	b. Run simulation:
		    RTL sim:	ncverilog -f run_top_multiple.f
		    Gate sim: 	ncverilog -f run_top_multiple_gatesim.f