RADEON_SETPARAM_NEW_MEMMAP	,	V_576
RADEON_PARAM_GART_BUFFER_OFFSET	,	V_539
gart_size	,	V_11
buflist	,	V_477
tempRB3D_DEPTHCLEARVALUE	,	V_297
radeon_cp_discard_buffer	,	F_31
buf_priv	,	V_397
RADEON_FLUSH_CACHE	,	F_37
back_pitch_offset	,	V_260
tempSE_VTE_CNTL	,	V_317
RADEON_Z_ENABLE	,	V_327
_width	,	T_21
R200_EMIT_PP_CNTL_X	,	V_90
__user	,	T_18
tex	,	V_165
tempRB3D_STENCILREFMASK	,	V_314
"radeon_emit_veclinear failed\n"	,	L_78
RADEON_SRC_PITCH_OFFSET	,	V_363
packet	,	V_495
tex_width	,	V_417
RADEON_SE_LINE_WIDTH	,	V_187
size	,	V_416
spitch	,	V_419
radeon_driver_preclose	,	F_93
RADEON_RE_STIPPLE_DATA	,	V_443
se_vport_zscale	,	V_206
RADEON_CMD_SCALARS	,	V_526
"copy_to_user\n"	,	L_83
radeon_cp_dispatch_flip	,	F_28
R200_EMIT_OUTPUT_VTX_COMP_SEL	,	V_88
RADEON_PRIM_TYPE_LINE	,	V_381
R200_EMIT_TFACTOR_0	,	V_76
"Invalid 3d packet for r100-class chip\n"	,	L_11
RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT	,	V_508
radeon_driver_lastclose	,	F_95
se_cntl_status	,	V_212
b	,	V_246
address	,	V_458
drm_radeon_vertex2_t	,	T_29
g	,	V_245
h	,	V_243
i	,	V_44
j	,	V_309
k	,	V_131
drm_radeon_surface_free_t	,	T_24
"pfCurrentPage=%d\n"	,	L_32
r	,	V_244
s	,	V_454
w	,	V_242
x	,	V_240
rb3d_cntl	,	V_177
y	,	V_241
RADEON_MAX_STATE_PACKETS	,	V_499
"Invalid parameter %d\n"	,	L_82
texpitch	,	V_421
RADEON_CLEAR_AGE	,	F_24
RADEON_CMD_PACKET	,	V_524
RADEON_CP_INDX_BUFFER	,	V_149
refcount	,	V_461
RADEON_PRIM_TYPE_NONE	,	V_379
drm_radeon_cmd_header_t	,	T_31
RADEON_MAOS_ENABLE	,	V_354
reg	,	V_498
RADEON_UPLOAD_LINE	,	V_183
finish	,	V_394
ret	,	V_487
rb3d_blendcntl	,	V_173
front_pitch	,	V_373
vc_format	,	V_393
radeon_do_init_pageflip	,	F_56
RADEON_Z_COMPRESSION_ENABLE	,	V_330
RADEON_PCIGART_TABLE_SIZE	,	V_581
RADEON_DISPATCH_AGE	,	F_33
RADEON_BOX_TEXTURE_LOAD	,	V_268
drm_radeon_vertex_t	,	T_25
"radeon_emit_packet3 failed\n"	,	L_70
SE_VTE_CNTL__VTX_Z_FMT_MASK	,	V_324
rb3d_planemask	,	V_199
agp_buffer_map	,	V_407
RADEON_PARAM_SAREA_HANDLE	,	V_549
RADEON_EMIT_SE_LINE_WIDTH	,	V_53
R200_EMIT_PP_TAM_DEBUG3	,	V_89
RADEON_VTX_Z_PRESENT	,	V_352
BEGIN_RING	,	F_7
RADEON_PRIM_TYPE_3VRT_POINT_LIST	,	V_384
RADEON_SETPARAM_PCIGART_LOCATION	,	V_573
RADEON_CP_3D_DRAW_INDX_2	,	V_142
"buffer index %d (of %d max)\n"	,	L_46
kmalloc	,	F_98
RADEON_DP_SRC_SOURCE_MEMORY	,	V_361
end	,	V_404
"color tiling enabled\n"	,	L_85
dev_private	,	V_277
radeon_emit_vectors	,	F_74
R200_RE_AUX_SCISSOR_CNTL	,	V_341
DRM_DEBUG	,	F_3
age	,	V_398
CP_PACKET3	,	F_19
sarea	,	V_367
RADEON_SE_ZBIAS_FACTOR	,	V_233
RADEON_CARD_PCIE	,	V_558
veclinear	,	V_510
GET_SCRATCH	,	F_87
RADEON_PP_BORDER_COLOR_2	,	V_230
RADEON_GMC_BRUSH_SOLID_COLOR	,	V_254
RADEON_PP_BORDER_COLOR_1	,	V_227
RADEON_PP_BORDER_COLOR_0	,	V_223
pp_tfactor	,	V_222
CP_PACKET0	,	F_14
RADEON_STENCIL	,	V_286
RADEON_BACK	,	V_284
tex_state	,	V_480
RADEON_SURFACE0_UPPER_BOUND	,	V_450
RADEON_CMD_VECLINEAR	,	V_535
tmp	,	V_282
drm_radeon_master_private	,	V_238
RADEON_COLOR_FORMAT_RGB565	,	V_251
radeon_emit_scalars	,	F_72
RADEON_PARAM_FB_LOCATION	,	V_563
depthpixperline	,	V_292
handle	,	V_368
pcigart_offset_set	,	V_575
__inline__	,	T_1
radeon_cp_dispatch_swap	,	F_26
cmd_type	,	V_523
RADEON_DP_WRITE_MASK	,	V_253
"hwprim 0x%x vfmt 0x%x %d..%d offset: %x nr %d\n"	,	L_36
surf_index	,	V_444
numverts	,	V_392
cmd	,	V_127
R200_SE_VAP_CNTL	,	V_340
drm_device_dma	,	V_471
RADEON_3D_CLEAR_ZMASK	,	V_139
tempRE_CNTL	,	V_311
wait	,	V_534
RING_LOCALS	,	V_49
copy_to_user	,	F_40
memfree	,	V_465
"RADEON_CMD_SCALARS\n"	,	L_63
RADEON_SE_TCL_SCALAR_INDX_REG	,	V_503
radeon_cp_vertex2	,	F_69
RADEON_BOX_WAIT_IDLE	,	V_265
RADEON_DST_TILE_MACRO	,	V_571
radeon_surfaces_release	,	F_49
radeon_check_and_fixup_offset	,	F_1
err	,	V_525
"sending pending buffer %d\n"	,	L_48
free_surface	,	F_48
"%d,%d-%d,%d\n"	,	L_31
RADEON_CMD_PACKET3	,	V_530
R200_EMIT_TCL_LIGHT_MODEL_CTL_0	,	V_75
drm_buf	,	V_388
RADEON_SE_TCL_VECTOR_INDX_REG	,	V_507
radeon_mem_release	,	F_94
bufsz	,	V_518
se_line_width	,	V_188
radeon_emit_packet3	,	F_76
RADEON_TXFORMAT_I8	,	V_433
RADEON_SURFACE0_INFO	,	V_446
se_zbias_constant	,	V_236
"hwprim 0x%x vfmt 0x%x %d..%d %d verts\n"	,	L_33
nr_prims	,	V_491
pcigart_offset	,	V_574
RADEON_CP_PACKET_COUNT_MASK	,	V_132
"Unknown state packet ID %d\n"	,	L_8
virt_surface_index	,	V_455
radeon_cp_indices	,	F_63
drm_radeon_driver_file_fields	,	V_9
buffer	,	V_128
RADEON_RB3D_PLANEMASK	,	V_336
RADEON_EMIT_SE_CNTL	,	V_58
dwords	,	V_406
new	,	V_452
RADEON_EMIT_SE_ZBIAS_FACTOR	,	V_64
RADEON_RE_TOP_LEFT	,	V_162
"tex=%dx%d blit=%d\n"	,	L_42
ring_rptr_offset	,	V_547
RADEON_RE_WIDTH_HEIGHT	,	V_163
pp_txoffset	,	V_217
radeon_driver_postclose	,	F_99
drm_radeon_kcmd_buffer_t	,	T_5
fb_size	,	V_8
context_state	,	V_479
radeon_emit_packets	,	F_70
"RADEON_CMD_SCALARS2\n"	,	L_73
narrays	,	V_129
pp_txfilter	,	V_218
RADEON_VTX_FMT_RADEON_MODE	,	V_355
"Invalid rndr_gen_indx offset\n"	,	L_16
"bad prim %x numverts %d\n"	,	L_34
radeon_do_release	,	F_96
pp_txablend	,	V_221
last_frame	,	V_365
PCIGART_FILE_PRIV	,	V_585
"Invalid R200 texture offset\n"	,	L_4
"radeon_emit_packet3_clip failed\n"	,	L_72
RADEON_SETPARAM_PCIGART_TABLE_SIZE	,	V_578
RADEON_GMC_CLR_CMP_CNTL_DIS	,	V_257
RADEON_SE_CNTL_STATUS	,	V_211
RADEON_UPLOAD_VIEWPORT	,	V_200
"RADEON_CMD_DMA_DISCARD\n"	,	L_67
R200_EMIT_SE_VTX_STATE_CNTL	,	V_97
RADEON_TXFORMAT_VYUY422	,	V_431
RADEON_SETPARAM_VBLANK_CRTC	,	V_582
drm_radeon_context_regs_t	,	T_6
RADEON_MAX_SURFACES	,	V_460
DRM_CURRENTPID	,	V_474
"Packet verification failed\n"	,	L_59
radeon_cp_performance_boxes	,	F_20
radeon_cp_setparam	,	F_91
RADEON_DP_GUI_MASTER_CNTL	,	V_358
CLEAR_DEPTH	,	V_349
RADEON_ROP3_P	,	V_256
len	,	V_500
"Invalid first packet offset\n"	,	L_19
stats	,	V_261
RADEON_ROP3_S	,	V_360
RADEON_RE_MISC	,	V_214
file_priv	,	V_3
state	,	V_231
stateidx	,	V_493
RADEON_PRIM_TYPE_LINE_STRIP	,	V_382
rb3d_ropcntl	,	V_198
ctx	,	V_164
fb_location	,	V_7
se_vport_yoffset	,	V_205
"Not a type 3 packet\n"	,	L_9
RADEON_UPLOAD_VERTFMT	,	V_180
depth_fmt	,	V_293
GFP_KERNEL	,	V_586
ctx_owner	,	V_289
depth_clear	,	V_278
RADEON_COLOR_ORDER_RGBA	,	V_396
orig_nbox	,	V_513
RADEON_TXFORMAT_ARGB4444	,	V_430
RADEON_UPLOAD_CLIPRECTS	,	V_478
elt_buf	,	V_410
se_vport_xscale	,	V_202
radeon_clear_box	,	F_17
"%x\n"	,	L_60
stack_header	,	V_517
tiling_enabled	,	V_572
RADEON_SRC_X_Y	,	V_364
radeon_emit_packet3_cliprect	,	F_77
RADEON_SE_VPORT_XSCALE	,	V_201
R200_EMIT_PP_TXCTLALL_1	,	V_119
R200_EMIT_PP_TXCTLALL_2	,	V_120
byte_offset	,	V_423
R200_EMIT_PP_TXCTLALL_0	,	V_118
r300_do_cp_cmdbuf	,	F_84
R200_EMIT_PP_TXCTLALL_5	,	V_123
R200_EMIT_PP_TXCTLALL_3	,	V_121
R200_EMIT_PP_TXCTLALL_4	,	V_122
drm_buffer_free	,	F_83
"RADEON_CMD_PACKET3\n"	,	L_69
RADEON_EMIT_PP_CUBIC_FACES_1	,	V_112
radeon_do_cp_idle	,	F_39
RADEON_EMIT_PP_CUBIC_FACES_2	,	V_113
RADEON_CP_PACKET3	,	V_133
RADEON_CP_PACKET2	,	V_408
"radeon_emit_scalars2 failed\n"	,	L_74
pfCurrentPage	,	V_258
depth_pitch	,	V_295
RADEON_CMD_PACKET3_CLIP	,	V_531
RADEON_GMC_DST_PITCH_OFFSET_CNTL	,	V_154
prim	,	V_389
color_mask	,	V_288
"Invalid final destination offset\n"	,	L_41
RADEON_EMIT_PP_CUBIC_FACES_0	,	V_111
pp_txcblend	,	V_220
tileoffset	,	V_306
R200_EMIT_TCL_UCP_VERT_BLEND_CTL	,	V_80
R200_EMIT_PP_CUBIC_FACES_3	,	V_103
R200_EMIT_RB3D_BLENDCOLOR	,	V_109
RADEON_SE_TCL_SCALAR_DATA_REG	,	V_505
R200_EMIT_PP_CUBIC_FACES_2	,	V_102
R200_EMIT_PP_CUBIC_FACES_1	,	V_101
R200_EMIT_PP_CUBIC_FACES_0	,	V_100
RADEON_EMIT_RB3D_STENCILREFMASK	,	V_56
RADEON_PP_TXFILTER_2	,	V_229
R200_EMIT_PP_CUBIC_FACES_5	,	V_105
RADEON_PP_TXFILTER_1	,	V_226
RADEON_PP_TXFILTER_0	,	V_37
R200_EMIT_PP_CUBIC_FACES_4	,	V_104
RADEON_SURFACE0_LOWER_BOUND	,	V_448
RADEON_UPLOAD_MASKS	,	V_195
tempPP_CNTL	,	V_310
"Invalid offset (k=%d i=%d) in 3D_LOAD_VBPNTR packet.\n"	,	L_13
radeon_cp_vertex	,	F_61
color	,	V_247
"bad cmd_type %d at byte %d\n"	,	L_79
R200_EMIT_RB3D_DEPTHXY_OFFSET	,	V_91
"invalid texture format %d\n"	,	L_40
CP_PACKET0_TABLE	,	F_44
"Packet size larger than size of data provided\n"	,	L_10
"bad prim %x count %d\n"	,	L_37
RADEON_EMIT_PP_TEX_SIZE_0	,	V_106
RADEON_EMIT_PP_TEX_SIZE_2	,	V_108
RADEON_EMIT_PP_TEX_SIZE_1	,	V_107
start	,	V_391
RADEON_PARAM_SCRATCH_OFFSET	,	V_552
RADEON_FAMILY_MASK	,	V_400
sarea_priv	,	V_248
clearmask	,	V_296
tempRB3D_PLANEMASK	,	V_315
"buf=%d s=0x%x e=0x%x\n"	,	L_35
mmio	,	V_445
stipple	,	V_441
RADEON_EMIT_SE_CNTL_STATUS	,	V_59
discard	,	V_475
RADEON_DEPTH_FORMAT_16BIT_INT_Z	,	V_294
RADEON_PP_ROT_MATRIX_0	,	V_192
R200_EMIT_PP_TRI_PERF_CNTL	,	V_114
"Invalid packet type %x\n"	,	L_21
ADVANCE_RING	,	F_9
pp_border_color	,	V_224
drm_device	,	V_271
R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0	,	V_99
drm_radeon_getparam_t	,	T_32
RADEON_PRIM_TYPE_3VRT_LINE_LIST	,	V_385
gart_vm_start	,	V_14
radeon_cp_cmdbuf	,	F_80
RADEON_CNTL_BITBLT_MULTI	,	V_152
drm_radeon_clear_t	,	T_9
UCODE_R300	,	V_521
RADEON_FRONT	,	V_283
radeon_cp_dispatch_stipple	,	F_43
"null texture image!\n"	,	L_53
clear_depth	,	V_298
drm_buffer_read_object	,	F_85
"bad buffer %p %p %d\n"	,	L_68
flags	,	V_281
RADEON_PARAM_IRQ_NR	,	V_543
RADEON_TXFORMAT_ARGB8888	,	V_424
RADEON_PP_MISC	,	V_22
R200_EMIT_VTE_CNTL	,	V_87
re_line_pattern	,	V_185
radeon_cp_stipple	,	F_66
page_flipping	,	V_470
tclprim	,	V_492
RADEON_CARD_AGP	,	V_560
RADEON_WAIT_UNTIL_IDLE	,	F_25
width	,	V_426
RADEON_PARAM_LAST_CLEAR	,	V_542
"\n"	,	L_30
LOCK_TEST_WITH_RETURN	,	F_53
RADEON_CMD_VECTORS	,	V_527
num_z_pipes	,	V_567
table_size	,	V_580
se_vport_xoffset	,	V_203
depth_mask	,	V_299
"buffer prim %d\n"	,	L_38
SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT	,	V_322
RADEON_CMD_DMA_DISCARD	,	V_528
re_line_state	,	V_186
CLEAR_Y2	,	V_350
new_memmap	,	V_577
"dirty=0x%08x\n"	,	L_23
CLEAR_Y1	,	V_348
used	,	V_403
RING_SPACE_TEST_WITH_RETURN	,	F_54
drm_clip_rect	,	V_157
"RADEON_CMD_PACKET\n"	,	L_61
radeon_virt_surface	,	V_453
RADEON_EMIT_PP_BORDER_COLOR_2	,	V_63
packet_id	,	V_496
RADEON_EMIT_PP_BORDER_COLOR_1	,	V_62
"Invalid texture offset for unit 1\n"	,	L_25
requested_bufs	,	V_270
RADEON_EMIT_PP_BORDER_COLOR_0	,	V_61
RADEON_COPY_MT	,	F_41
RADEON_SE_TCL_VECTOR_DATA_REG	,	V_509
drm_radeon_state_t	,	T_8
RADEON_PARAM_LAST_DISPATCH	,	V_541
RADEON_RB3D_DEPTHCLEARVALUE	,	V_302
format	,	V_415
RADEON_CARD_PCI	,	V_561
RADEON_EMIT_PP_ROT_MATRIX_0	,	V_55
done	,	V_520
vectors	,	V_506
UCODE_R100	,	V_148
"EAGAIN\n"	,	L_44
r600_cp_dispatch_indirect	,	F_68
drm_radeon_indices_t	,	T_26
"color tiling disabled\n"	,	L_84
rb3d_depthpitch	,	V_174
gart_buffers_offset	,	V_390
temp	,	V_522
clear	,	V_275
CLEAR_X1	,	V_347
radeon_cp_getparam	,	F_86
CLEAR_X2	,	V_351
crtc2_base	,	V_375
RADEON_EMIT_SE_VPORT_XSCALE	,	V_57
se_vport_zoffset	,	V_207
RADEON_USE_COMP_ZBUF	,	V_329
RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT	,	V_504
RADEON_CP_NOP	,	V_138
"Invalid second packet offset\n"	,	L_20
CHIP_R600	,	V_401
drm_buffer_pointer_to_dword	,	F_5
radeon_emit_state	,	F_15
tempRB3D_ZSTENCILCNTL	,	V_313
COMMIT_RING	,	F_42
stride	,	V_502
RADEON_BOX_DMA_IDLE	,	V_269
R200_3D_DRAW_IMMD_2	,	V_342
dev	,	V_272
"Invalid R100 cubic texture offset\n"	,	L_7
RADEON_CP_3D_DRAW_IMMD_2	,	V_140
"pid=%d index=%d count=%d discard=%d\n"	,	L_45
RADEON_PARAM_STATUS_HANDLE	,	V_546
R200_EMIT_SE_VAP_CNTL_STATUS	,	V_96
RADEON_PARAM_REGISTER_HANDLE	,	V_545
RADEON_SETPARAM_FB_LOCATION	,	V_569
"reusing indirect: start=0x%x actual=0x%x\n"	,	L_55
radeon_emit_state2	,	F_16
"Malformed 3D_LOAD_VBPNTR packet (k=%d i=%d narrays=%d count+1=%d).\n"	,	L_14
writeback_works	,	V_553
RADEON_UPLOAD_TEX1IMAGES	,	V_482
RADEON_SCRATCH_REG_OFFSET	,	V_555
RADEON_3D_RNDR_GEN_INDX_PRIM	,	V_147
RADEON_CNTL_PAINT_MULTI	,	V_151
last_clear	,	V_356
RADEON_PARAM_VBLANK_CRTC	,	V_562
radeon_cp_dispatch_vertex	,	F_30
new_upper	,	V_456
R200_EMIT_PP_TXFILTER_5	,	V_86
RADEON_READ	,	F_57
R200_EMIT_PP_TXFILTER_2	,	V_83
R200_EMIT_PP_TXFILTER_1	,	V_82
R200_EMIT_PP_TXFILTER_4	,	V_85
R200_EMIT_PP_TXFILTER_3	,	V_84
R200_EMIT_PP_TXCBLEND_7	,	V_74
R200_EMIT_PP_TXCBLEND_6	,	V_73
R200_EMIT_PP_TXCBLEND_5	,	V_72
radeon_cp_indirect	,	F_67
R200_EMIT_PP_TXCBLEND_4	,	V_71
R200_EMIT_PP_TXCBLEND_3	,	V_70
R200_EMIT_TCL_POINT_SPRITE_CNTL	,	V_110
R200_EMIT_PP_TXCBLEND_2	,	V_69
R200_EMIT_PP_TXCBLEND_1	,	V_68
R200_EMIT_PP_TXCBLEND_0	,	V_67
radeon_emit_wait	,	F_79
drm_radeon_tex_image_t	,	T_16
"idx=%d s=%d e=%d d=%d\n"	,	L_54
RADEON_RB3D_COLOROFFSET	,	V_25
RADEON_CLEAR_FASTZ	,	V_291
RADEON_CRTC_OFFSET	,	V_371
RADEON_TXFORMAT_RGBA8888	,	V_425
RADEON_UPLOAD_MISC	,	V_213
SE_VTX_FMT_0__VTX_W0_PRESENT_MASK	,	V_326
R200_EMIT_PP_TXFILTER_0	,	V_81
R200_EMIT_RE_SCISSOR_TL_2	,	V_95
R200_EMIT_RE_SCISSOR_TL_1	,	V_94
R200_EMIT_RE_SCISSOR_TL_0	,	V_93
RADEON_SE_CNTL	,	V_209
RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT	,	V_65
do_boxes	,	V_357
bad_prim_vertex_nr	,	F_29
cmdsz	,	V_126
RADEON_WAIT_3D	,	V_516
RADEON_WAIT_UNTIL_2D_IDLE	,	F_23
RADEON_PP_CNTL	,	V_26
R600_DISPATCH_AGE	,	F_32
"Invalid indx_buffer offset is %08X\n"	,	L_18
tempRB3D_CNTL	,	V_312
RADEON_DST_TILE_MICRO	,	V_437
drm_radeon_prim_t	,	T_30
R200_EMIT_PP_TXOFFSET_0	,	V_27
R200_EMIT_PP_TXOFFSET_1	,	V_28
image	,	V_414
R200_EMIT_PP_TXOFFSET_4	,	V_31
R200_EMIT_PP_TXOFFSET_5	,	V_32
R200_EMIT_PP_TXOFFSET_2	,	V_29
R200_EMIT_PP_TXOFFSET_3	,	V_30
count	,	V_130
radeon_surface_free	,	F_51
"Invalid R200 cubic texture offset\n"	,	L_6
tempSE_VAP_CNTL	,	V_320
"RADEON_CMD_PACKET3_CLIP\n"	,	L_71
RADEON_EMIT_PP_CUBIC_OFFSETS_T0	,	V_45
RADEON_GMC_BRUSH_NONE	,	V_359
DRM_ERROR	,	F_6
RADEON_EMIT_PP_CUBIC_OFFSETS_T2	,	V_47
RADEON_EMIT_PP_CUBIC_OFFSETS_T1	,	V_46
radeon_emit_veclinear	,	F_75
depth_boxes	,	V_276
frame	,	V_372
RADEON_PARAM_GART_BASE	,	V_544
RADEON_IS_AGP	,	V_559
clears	,	V_264
radeon_cp_clear	,	F_52
r600_cp_dispatch_swap	,	F_60
se_cntl	,	V_210
RADEON_MAX_VB_VERTS	,	V_486
"radeon_emit_state2 failed\n"	,	L_57
radeon_check_offset	,	F_2
dma	,	V_472
RADEON_PARAM_CARD_TYPE	,	V_556
rb3d_coloroffset	,	V_169
RADEON_PRIM_WALK_IND	,	V_413
ENOMEM	,	V_587
RADEON_PRIM_TYPE_RECT_LIST	,	V_343
R200_EMIT_RE_POINTSIZE	,	V_98
RADEON_IS_PCIE	,	V_557
"Invalid indx_buffer reg address %08X\n"	,	L_17
drm_dev_to_irq	,	F_88
dev_priv	,	V_1
R200_EMIT_VAP_PVS_CNTL	,	V_124
microtile	,	V_422
drm_radeon_texture_t	,	T_15
context	,	V_237
id	,	V_16
pitch	,	V_436
RADEON_UPLOAD_ZBIAS	,	V_232
re_solid_color	,	V_172
RADEON_CRTC2_OFFSET	,	V_374
"%d,%d-%d,%d flags 0x%x\n"	,	L_29
lower	,	V_449
radeon_priv	,	V_10
drm_radeon_private_t	,	T_2
drm_radeon_setparam_t	,	T_33
printk_once	,	F_22
pp_txformat	,	V_219
RADEON_SURF_ADDRESS_FIXED_MASK	,	V_459
rb3d_colorpitch	,	V_179
drm_radeon_texture_regs_t	,	T_7
R200_EMIT_MATRIX_SELECT_0	,	V_78
R200_EMIT_PP_AFS_0	,	V_115
RADEON_3D_DRAW_INDX	,	V_136
R200_EMIT_PP_AFS_1	,	V_116
elts	,	V_485
RADEON_PRIM_TYPE_POINT	,	V_380
R200_EMIT_TEX_PROC_CTL_2	,	V_79
"misaligned buffer 0x%x\n"	,	L_51
RADEON_EMIT_PP_LUM_MATRIX	,	V_54
RADEON_PP_LUM_MATRIX	,	V_190
u16	,	V_412
RADEON_RB3D_ZCACHE_CTLSTAT	,	V_304
RADEON_PP_TXOFFSET_0	,	V_36
drm_radeon_stipple_t	,	T_27
nrtilesx	,	V_307
pp_rot_matrix_1	,	V_194
RADEON_RE_LINE_PATTERN	,	V_184
pp_rot_matrix_0	,	V_193
EFAULT	,	V_439
nrtilesy	,	V_308
RADEON_SETPARAM_SWITCH_TILING	,	V_570
off	,	V_5
SE_VTE_CNTL__VTX_XY_FMT_MASK	,	V_323
last_clear_reads	,	V_263
RADEON_NR_SAREA_CLIPRECTS	,	V_466
fb_end	,	V_6
R200_EMIT_RE_AUX_SCISSOR_CNTL	,	V_92
RADEON_COLOR_FORMAT_ARGB8888	,	V_252
RADEON_PRIM_TYPE_TRI_LIST	,	V_383
RADEON_UPLOAD_TEX1	,	V_225
RADEON_EMIT_RE_LINE_PATTERN	,	V_52
RADEON_UPLOAD_TEX2	,	V_228
RADEON_GMC_SRC_DATATYPE_COLOR	,	V_255
RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED	,	V_66
RADEON_HAS_HIERZ	,	V_300
"pid=%d index=%d discard=%d\n"	,	L_56
RADEON_TXFORMAT_ARGB1555	,	V_428
RADEON_MAX_TEXTURE_SIZE	,	V_438
RADEON_UPLOAD_TEX0	,	V_216
"pid=%d\n"	,	L_81
u32	,	T_3
_buf	,	T_19
radeon_emit_scalars2	,	F_73
R200_EMIT_VAP_CTL	,	V_48
have_z_offset	,	V_23
radeon_surface_alloc	,	F_50
RADEON_NUM_VERTICES_SHIFT	,	V_345
header	,	V_494
radeon_check_and_fixup_packets	,	F_4
radeon_vblank_crtc_get	,	F_89
radeon_emit_clip_rect	,	F_12
nr	,	V_377
radeon_cp_swap	,	F_59
box	,	V_158
gart_textures_offset	,	V_551
SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK	,	V_325
R200_EMIT_PP_CUBIC_OFFSETS_0	,	V_38
R200_EMIT_PP_CUBIC_OFFSETS_1	,	V_39
RADEON_PRIM_TYPE_TRI_STRIP	,	V_387
"radeon_emit_vectors failed\n"	,	L_66
R200_EMIT_PP_CUBIC_OFFSETS_4	,	V_42
rb3d_zstencilcntl	,	V_175
R200_EMIT_PP_CUBIC_OFFSETS_5	,	V_43
R200_EMIT_PP_CUBIC_OFFSETS_2	,	V_40
R200_EMIT_PP_CUBIC_OFFSETS_3	,	V_41
"offset fixed up to 0x%x\n"	,	L_1
_data	,	T_20
RADEON_RB3D_STENCILREFMASK	,	V_196
OUT_RING_REG	,	F_8
"DONE\n"	,	L_80
cmdbuf	,	V_125
front_offset	,	V_369
tempSE_VTX_FMT_0	,	V_318
tempSE_VTX_FMT_1	,	V_319
drm_radeon_tcl_prim_t	,	T_13
RADEON_PARAM_NUM_GB_PIPES	,	V_564
master	,	V_274
u64	,	T_4
pp_lum_matrix	,	V_191
RADEON_RE_STIPPLE_ADDR	,	V_442
drm_file	,	V_2
se_coord_fmt	,	V_182
r600_cp_dispatch_texture	,	F_65
radeon_check_and_fixup_packet3	,	F_10
RADEON_PARAM_LAST_FRAME	,	V_540
R200_RE_CNTL	,	V_333
drm_master	,	V_273
upper	,	V_451
RADEON_3D_DRAW_IMMD	,	V_134
RADEON_EMIT_RE_MISC	,	V_60
R200_SE_VTX_FMT_1	,	V_339
gart_heap	,	V_583
iterator	,	V_536
cmd2	,	V_155
cmd3	,	V_156
R200_SE_VTX_FMT_0	,	V_338
front_pitch_offset	,	V_259
height	,	V_420
boxes	,	V_249
OUT_RING_DRM_BUFFER	,	F_71
R200_EMIT_ATF_TFACTOR	,	V_117
RADEON_TXFORMAT_AI88	,	V_427
R600_SCRATCH_REG_OFFSET	,	V_554
"radeon_emit_state failed\n"	,	L_49
RADEON_RB3D_CNTL	,	V_334
RADEON_PRIM_TYPE_TRI_FAN	,	V_386
radeon_cp_texture	,	F_64
pp_cntl	,	V_176
RADEON_UPLOAD_TEX2IMAGES	,	V_483
primitive	,	V_376
rv	,	V_519
RADEON_CRTC2_OFFSET_CNTL	,	V_469
virt_surfaces	,	V_462
context2	,	V_234
drm_radeon_depth_clear_t	,	T_12
RADEON_CNTL_HOSTDATA_BLT	,	V_150
RADEON_3D_LOAD_VBPNTR	,	V_146
RADEON_COLOR_FORMAT_CI8	,	V_435
sp	,	V_568
dirty	,	V_166
RADEON_STENCIL_ENABLE	,	V_328
radeon_apply_surface_regs	,	F_45
tempSE_CNTL	,	V_316
u8	,	T_17
sz	,	V_497
radeon_driver_open	,	F_97
RADEON_FRAME_AGE	,	F_27
uint32_t	,	T_23
RADEON_CP_IB_BASE	,	V_409
pp_fog_color	,	V_171
buf	,	V_18
RADEON_UPLOAD_SETUP	,	V_208
rb3d_stencilrefmask	,	V_197
blit_width	,	V_418
tempRE_AUX_SCISSOR_CNTL	,	V_321
RADEON_UPLOAD_CONTEXT	,	V_167
RADEON_RB3D_DEPTHOFFSET	,	V_21
"Packet size provided larger than data provided\n"	,	L_58
last_frame_reads	,	V_262
RADEON_CMD_SCALARS2	,	V_532
RADEON_CP_3D_DRAW_VBUF_2	,	V_141
vertex	,	V_473
RADEON_TXFORMAT_RGB332	,	V_434
RADEON_UPLOAD_TEX0IMAGES	,	V_481
RADEON_PARAM_NUM_Z_PIPES	,	V_566
pp_misc	,	V_170
"Invalid destination offset\n"	,	L_39
ui	,	V_346
VB_AGE_TEST_WITH_RETURN	,	F_62
"   box:  x1=%d y1=%d  x2=%d y2=%d\n"	,	L_22
laststate	,	V_490
"Invalid depth buffer offset\n"	,	L_2
radeon_vblank_crtc_set	,	F_92
master_priv	,	V_239
"radeon_emit_packets failed\n"	,	L_62
drm_radeon_surface_alloc_t	,	T_22
"Too large payload in 3D_LOAD_VBPNTR (count=%d)\n"	,	L_12
nbox	,	V_279
R200_EMIT_VTX_FMT_0	,	V_77
x1	,	V_159
RADEON_DEPTH	,	V_285
x2	,	V_160
idx	,	V_405
alloc	,	V_464
RADEON_EMIT_RB3D_COLORPITCH	,	V_51
drm_radeon_buf_priv_t	,	T_14
pending	,	V_402
RADEON_CMD_WAIT	,	V_533
RADEON_WRITE	,	F_46
driver_priv	,	V_12
surfaces	,	V_447
param	,	V_537
alloc_surface	,	F_47
y2	,	V_161
drm_buffer_alloc	,	F_81
mask	,	V_488
"Invalid colour buffer offset\n"	,	L_3
RADEON_TXFORMAT_RGB565	,	V_429
radeon_cp_flip	,	F_58
"RADEON_CMD_WAIT\n"	,	L_75
"radeon: illegal depth clear request. Buggy mesa detected - please update.\n"	,	L_28
RADEON_PRIM_WALK_RING	,	V_344
BITS_PER_LONG	,	V_548
RADEON_INDEX_PRIM_OFFSET	,	V_411
radeon_freelist_get	,	F_38
radeon_cp_dispatch_indirect	,	F_34
num_gb_pipes	,	V_565
RADEON_SE_TCL_STATE_FLUSH	,	V_50
addr_lo	,	V_511
OUT_RING	,	F_13
freelist_loops	,	V_266
RADEON_USE_HIERZ	,	V_301
RADEON_RB3D_ZC_FLUSH_ALL	,	V_305
"flags = 0x%x\n"	,	L_27
radeon_cp_dispatch_clear	,	F_21
new_lower	,	V_457
RADEON_WAIT_UNTIL_3D_IDLE	,	F_18
radeon_fb_delta	,	V_13
re_misc	,	V_215
"Invalid texture offset for unit 2\n"	,	L_26
radeon_cp_dispatch_indices	,	F_35
RADEON_TXFORMAT_YVYU422	,	V_432
kfree	,	F_100
drm_sarea	,	V_366
drm_radeon_indirect_t	,	T_28
drm_buffer_advance	,	F_78
RADEON_3D_CLEAR_HIZ	,	V_143
"process %d using buffer owned by %p\n"	,	L_47
out	,	V_514
RADEON_PRIM_TYPE_MASK	,	V_378
RADEON_RB3D_ZMASKOFFSET	,	V_303
"radeon_emit_scalars failed\n"	,	L_64
RADEON_WAIT_2D	,	V_515
RADEON_EMIT_PP_CNTL	,	V_24
buf_idx	,	V_529
RADEON_RB3D_COLORPITCH	,	V_178
RADEON_PRIM_WALK_LIST	,	V_395
RADEON_RB3D_ZSTENCILCNTL	,	V_335
EAGAIN	,	V_440
"RADEON_CMD_VECLINEAR\n"	,	L_77
"radeon_emit_wait failed\n"	,	L_76
pbox	,	V_280
EINVAL	,	V_15
UCODE_R200	,	V_145
back_offset	,	V_370
RADEON_CRTC_OFFSET_FLIP_CNTL	,	V_468
"RADEON_CMD_VECTORS\n"	,	L_65
RADEON_SE_COORD_FMT	,	V_181
RADEON_UPLOAD_BUMPMAP	,	V_189
copy_from_user	,	F_55
data	,	V_19
drm_buffer_copy_from_user	,	F_82
"pid=%d index=%d start=%d end=%d discard=%d\n"	,	L_50
R200_SE_VTE_CNTL	,	V_337
RADEON_3D_DRAW_VBUF	,	V_135
drm_radeon_clear_rect_t	,	T_10
RADEON_Z_HIERARCHY_ENABLE	,	V_332
radeon_read_fb_location	,	F_90
RADEON_VTX_PKCOLOR_PRESENT	,	V_353
addr_hi	,	V_512
radeon_cp_dispatch_texture	,	F_36
offset	,	V_4
RADEON_EMIT_PP_MISC	,	V_20
indirect	,	V_489
color_fmt	,	V_250
RADEON_CRTC_OFFSET_CNTL	,	V_467
RADEON_BOX_FLIP	,	V_267
RADEON_Z_DECOMPRESSION_ENABLE	,	V_331
drm_buffer	,	V_17
se_zbias_factor	,	V_235
"no header 0x%x - 0x%x\n"	,	L_52
"Invalid R100 texture offset\n"	,	L_5
RADEON_WAIT_FOR_IDLE	,	V_137
drm_radeon_sarea_t	,	T_11
gart_info	,	V_579
surface_index	,	V_463
buf_count	,	V_476
RADEON_GMC_WR_MSK_DIS	,	V_362
rb3d_depthoffset	,	V_168
value	,	V_538
RADEON_PARAM_GART_TEX_HANDLE	,	V_550
scalars	,	V_501
"Invalid 3d packet for r200-class chip\n"	,	L_15
"tex: ofs=0x%x p=%d f=%d x=%hd y=%hd w=%hd h=%hd\n"	,	L_43
microcode_version	,	V_144
RADEON_GMC_SRC_PITCH_OFFSET_CNTL	,	V_153
RADEON_EMIT_PP_TXFILTER_2	,	V_35
drm_buffer_unprocessed	,	F_11
fb_heap	,	V_584
RADEON_EMIT_PP_TXFILTER_1	,	V_34
se_vport_yscale	,	V_204
RADEON_EMIT_PP_TXFILTER_0	,	V_33
KERN_ERR	,	V_287
"Invalid texture offset for unit 0\n"	,	L_24
clear_color	,	V_290
last_dispatch	,	V_399
RADEON_REQUIRE_QUIESCENCE	,	V_484
