module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    reg [1:0] state, next_state;
    localparam none = 0, start =1;
    
    // combo logic
    always @(posedge clk, posedge areset) begin
        if( areset ) begin
            z <= 1'b0; 
            state <= none;
        end else begin
            state <= next_state;
            
            case(state) 
                none  : z <= x ? 1'b1: 1'b0;
                start : z <= ~x;
            endcase
        end
    end

    // combo logic
    always @(*) begin
        case(state)
            none   : next_state = x ? start : state;
            start  : next_state  = state;
        endcase
    end
endmodule
