Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 13 17:02:07 2023
| Host         : DESKTOP-VKUU8KF running 64-bit major release  (build 9200)
| Command      : report_methodology -file Nanoprocessor_methodology_drc_routed.rpt -pb Nanoprocessor_methodology_drc_routed.pb -rpx Nanoprocessor_methodology_drc_routed.rpx
| Design       : Nanoprocessor
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 45
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 19         |
| TIMING-18 | Warning  | Missing input or output delay | 11         |
| TIMING-20 | Warning  | Non-clocked latch             | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin Program_Counter_0/Output_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin Program_Counter_0/Output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin Program_Counter_0/Output_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_4/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_4/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_4/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_4/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_5/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_5/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_5/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_5/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_6/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_6/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_6/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_6/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_7/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_7/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_7/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin RegisterBank_0/Reg_7/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on Anode[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on Anode[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on Anode[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on Anode[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on SS_out[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SS_out[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SS_out[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SS_out[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on SS_out[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on SS_out[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SS_out[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Add_sub_reg cannot be properly analyzed as its control pin Instruction_Decoder_0/Add_sub_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Address_jmp_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/Address_jmp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Address_jmp_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/Address_jmp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Address_jmp_reg[2] cannot be properly analyzed as its control pin Instruction_Decoder_0/Address_jmp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Immediate_Val_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/Immediate_Val_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Immediate_Val_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/Immediate_Val_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Immediate_Val_reg[2] cannot be properly analyzed as its control pin Instruction_Decoder_0/Immediate_Val_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Immediate_Val_reg[3] cannot be properly analyzed as its control pin Instruction_Decoder_0/Immediate_Val_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Load_Select_reg/L7 (in Instruction_Decoder_0/Load_Select_reg macro) cannot be properly analyzed as its control pin Instruction_Decoder_0/Load_Select_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Reg_Sel1_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/Reg_Sel1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Reg_Sel1_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/Reg_Sel1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Reg_Sel1_reg[2] cannot be properly analyzed as its control pin Instruction_Decoder_0/Reg_Sel1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Reg_Sel2_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/Reg_Sel2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Reg_Sel2_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/Reg_Sel2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Reg_Sel2_reg[2] cannot be properly analyzed as its control pin Instruction_Decoder_0/Reg_Sel2_reg[2]/G is not reached by a timing clock
Related violations: <none>


