;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit OCPburst_SPI_memory : 
  module SPI : 
    input clock : Clock
    input reset : Reset
    output io : {flip ReadEnable : UInt<1>, flip WriteEnable : UInt<1>, flip Address : UInt<24>, flip WriteData : UInt<32>[4], flip ByteEnable : UInt<16>, ReadData : UInt<32>[4], DataValid : UInt<1>, WriteCompleted : UInt<1>, CE : UInt<1>, MOSI : UInt<1>, flip MISO : UInt<1>, CntReg : UInt<8>, PosReg : UInt<4>}
    
    io.CE <= UInt<1>("h01") @[SPI.scala 37:9]
    io.MOSI <= UInt<1>("h00") @[SPI.scala 38:11]
    io.DataValid <= UInt<1>("h00") @[SPI.scala 39:16]
    io.DataValid <= UInt<1>("h00") @[SPI.scala 41:16]
    io.ReadData[0] <= UInt<1>("h00") @[SPI.scala 42:18]
    io.ReadData[1] <= UInt<1>("h00") @[SPI.scala 43:18]
    io.ReadData[2] <= UInt<1>("h00") @[SPI.scala 44:18]
    io.ReadData[3] <= UInt<1>("h00") @[SPI.scala 45:18]
    io.WriteCompleted <= UInt<1>("h00") @[SPI.scala 47:21]
    reg StateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[SPI.scala 50:25]
    reg SubStateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[SPI.scala 53:28]
    reg CntReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[SPI.scala 55:23]
    io.CntReg <= CntReg @[SPI.scala 56:13]
    reg TempAddress : UInt<24>, clock with : (reset => (reset, UInt<24>("h00"))) @[SPI.scala 63:28]
    reg PosReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPI.scala 66:23]
    io.PosReg <= PosReg @[SPI.scala 67:13]
    wire Carry : UInt<1>[17] @[SPI.scala 69:19]
    Carry[0] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[1] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[2] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[3] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[4] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[5] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[6] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[7] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[8] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[9] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[10] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[11] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[12] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[13] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[14] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[15] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[16] <= UInt<1>("h00") @[SPI.scala 71:14]
    node _T = eq(UInt<3>("h00"), StateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      io.CE <= UInt<1>("h00") @[SPI.scala 76:13]
      node _T_1 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 77:37]
      node _T_2 = tail(_T_1, 1) @[SPI.scala 77:37]
      node _T_3 = dshr(UInt<8>("h066"), _T_2) @[SPI.scala 77:32]
      node _T_4 = bits(_T_3, 0, 0) @[SPI.scala 77:32]
      io.MOSI <= _T_4 @[SPI.scala 77:15]
      node _T_5 = add(CntReg, UInt<1>("h01")) @[SPI.scala 78:24]
      node _T_6 = tail(_T_5, 1) @[SPI.scala 78:24]
      CntReg <= _T_6 @[SPI.scala 78:14]
      node _T_7 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 80:19]
      when _T_7 : @[SPI.scala 80:28]
        CntReg <= UInt<1>("h00") @[SPI.scala 81:16]
        io.MOSI <= UInt<1>("h00") @[SPI.scala 82:17]
        StateReg <= UInt<3>("h01") @[SPI.scala 83:18]
        skip @[SPI.scala 80:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_8 = eq(UInt<3>("h01"), StateReg) @[Conditional.scala 37:30]
      when _T_8 : @[Conditional.scala 39:67]
        io.CE <= UInt<1>("h01") @[SPI.scala 87:13]
        io.MOSI <= UInt<1>("h00") @[SPI.scala 88:15]
        node _T_9 = add(CntReg, UInt<1>("h01")) @[SPI.scala 89:24]
        node _T_10 = tail(_T_9, 1) @[SPI.scala 89:24]
        CntReg <= _T_10 @[SPI.scala 89:14]
        node _T_11 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 91:19]
        when _T_11 : @[SPI.scala 91:28]
          CntReg <= UInt<1>("h00") @[SPI.scala 92:16]
          io.MOSI <= UInt<1>("h00") @[SPI.scala 93:17]
          StateReg <= UInt<3>("h02") @[SPI.scala 94:18]
          skip @[SPI.scala 91:28]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_12 = eq(UInt<3>("h02"), StateReg) @[Conditional.scala 37:30]
        when _T_12 : @[Conditional.scala 39:67]
          io.CE <= UInt<1>("h00") @[SPI.scala 99:13]
          node _T_13 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 100:31]
          node _T_14 = tail(_T_13, 1) @[SPI.scala 100:31]
          node _T_15 = dshr(UInt<8>("h099"), _T_14) @[SPI.scala 100:26]
          node _T_16 = bits(_T_15, 0, 0) @[SPI.scala 100:26]
          io.MOSI <= _T_16 @[SPI.scala 100:15]
          node _T_17 = add(CntReg, UInt<1>("h01")) @[SPI.scala 101:24]
          node _T_18 = tail(_T_17, 1) @[SPI.scala 101:24]
          CntReg <= _T_18 @[SPI.scala 101:14]
          node _T_19 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 103:19]
          when _T_19 : @[SPI.scala 103:28]
            CntReg <= UInt<1>("h00") @[SPI.scala 104:16]
            io.MOSI <= UInt<1>("h00") @[SPI.scala 105:17]
            when io.ReadEnable : @[SPI.scala 107:29]
              StateReg <= UInt<3>("h04") @[SPI.scala 108:20]
              skip @[SPI.scala 107:29]
            else : @[SPI.scala 110:36]
              when io.WriteEnable : @[SPI.scala 110:36]
                StateReg <= UInt<3>("h05") @[SPI.scala 111:20]
                skip @[SPI.scala 110:36]
              else : @[SPI.scala 113:21]
                StateReg <= UInt<3>("h03") @[SPI.scala 114:20]
                skip @[SPI.scala 113:21]
            skip @[SPI.scala 103:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_20 = eq(UInt<3>("h03"), StateReg) @[Conditional.scala 37:30]
          when _T_20 : @[Conditional.scala 39:67]
            io.CE <= UInt<1>("h01") @[SPI.scala 119:13]
            io.DataValid <= UInt<1>("h00") @[SPI.scala 120:20]
            SubStateReg <= UInt<3>("h00") @[SPI.scala 121:19]
            when io.ReadEnable : @[SPI.scala 123:27]
              StateReg <= UInt<3>("h04") @[SPI.scala 124:18]
              skip @[SPI.scala 123:27]
            else : @[SPI.scala 126:34]
              when io.WriteEnable : @[SPI.scala 126:34]
                StateReg <= UInt<3>("h05") @[SPI.scala 127:18]
                skip @[SPI.scala 126:34]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_21 = eq(UInt<3>("h04"), StateReg) @[Conditional.scala 37:30]
            when _T_21 : @[Conditional.scala 39:67]
              node _T_22 = eq(UInt<3>("h00"), SubStateReg) @[Conditional.scala 37:30]
              when _T_22 : @[Conditional.scala 40:58]
                io.CE <= UInt<1>("h00") @[SPI.scala 133:17]
                node _T_23 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 134:37]
                node _T_24 = tail(_T_23, 1) @[SPI.scala 134:37]
                node _T_25 = dshr(UInt<8>("h03"), _T_24) @[SPI.scala 134:32]
                node _T_26 = bits(_T_25, 0, 0) @[SPI.scala 134:32]
                io.MOSI <= _T_26 @[SPI.scala 134:19]
                node _T_27 = add(CntReg, UInt<1>("h01")) @[SPI.scala 135:28]
                node _T_28 = tail(_T_27, 1) @[SPI.scala 135:28]
                CntReg <= _T_28 @[SPI.scala 135:18]
                SubStateReg <= UInt<3>("h00") @[SPI.scala 136:23]
                node _T_29 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 138:23]
                when _T_29 : @[SPI.scala 138:32]
                  CntReg <= UInt<1>("h00") @[SPI.scala 139:20]
                  SubStateReg <= UInt<3>("h01") @[SPI.scala 140:25]
                  skip @[SPI.scala 138:32]
                skip @[Conditional.scala 40:58]
              else : @[Conditional.scala 39:67]
                node _T_30 = eq(UInt<3>("h01"), SubStateReg) @[Conditional.scala 37:30]
                when _T_30 : @[Conditional.scala 39:67]
                  node _T_31 = sub(UInt<5>("h018"), CntReg) @[SPI.scala 145:38]
                  node _T_32 = tail(_T_31, 1) @[SPI.scala 145:38]
                  node _T_33 = dshr(io.Address, _T_32) @[SPI.scala 145:32]
                  node _T_34 = bits(_T_33, 0, 0) @[SPI.scala 145:32]
                  io.MOSI <= _T_34 @[SPI.scala 145:19]
                  node _T_35 = add(CntReg, UInt<1>("h01")) @[SPI.scala 146:28]
                  node _T_36 = tail(_T_35, 1) @[SPI.scala 146:28]
                  CntReg <= _T_36 @[SPI.scala 146:18]
                  SubStateReg <= UInt<3>("h01") @[SPI.scala 147:23]
                  node _T_37 = eq(CntReg, UInt<5>("h017")) @[SPI.scala 149:23]
                  when _T_37 : @[SPI.scala 149:33]
                    CntReg <= UInt<1>("h00") @[SPI.scala 150:20]
                    SubStateReg <= UInt<3>("h03") @[SPI.scala 151:25]
                    skip @[SPI.scala 149:33]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_38 = eq(UInt<3>("h03"), SubStateReg) @[Conditional.scala 37:30]
                  when _T_38 : @[Conditional.scala 39:67]
                    reg hi : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[SPI.scala 157:32]
                    node _T_39 = cat(hi, io.MISO) @[Cat.scala 30:58]
                    hi <= _T_39 @[SPI.scala 158:19]
                    node _T_40 = add(CntReg, UInt<1>("h01")) @[SPI.scala 160:28]
                    node _T_41 = tail(_T_40, 1) @[SPI.scala 160:28]
                    CntReg <= _T_41 @[SPI.scala 160:18]
                    node _T_42 = eq(CntReg, UInt<7>("h07f")) @[SPI.scala 161:23]
                    when _T_42 : @[SPI.scala 161:34]
                      node _T_43 = bits(hi, 127, 96) @[SPI.scala 162:38]
                      io.ReadData[0] <= _T_43 @[SPI.scala 162:28]
                      node _T_44 = bits(hi, 95, 64) @[SPI.scala 163:38]
                      io.ReadData[1] <= _T_44 @[SPI.scala 163:28]
                      node _T_45 = bits(hi, 63, 32) @[SPI.scala 164:38]
                      io.ReadData[2] <= _T_45 @[SPI.scala 164:28]
                      node _T_46 = bits(hi, 31, 0) @[SPI.scala 165:38]
                      io.ReadData[3] <= _T_46 @[SPI.scala 165:28]
                      io.DataValid <= UInt<1>("h01") @[SPI.scala 167:26]
                      StateReg <= UInt<3>("h03") @[SPI.scala 169:22]
                      skip @[SPI.scala 161:34]
                    skip @[Conditional.scala 39:67]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_47 = eq(UInt<3>("h05"), StateReg) @[Conditional.scala 37:30]
              when _T_47 : @[Conditional.scala 39:67]
                SubStateReg <= UInt<3>("h04") @[SPI.scala 175:19]
                node _T_48 = eq(UInt<3>("h04"), SubStateReg) @[Conditional.scala 37:30]
                when _T_48 : @[Conditional.scala 40:58]
                  node _T_49 = eq(UInt<1>("h00"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_50 = bits(io.ByteEnable, 0, 0) @[SPI.scala 185:46]
                  node _T_51 = and(_T_49, _T_50) @[SPI.scala 185:30]
                  node _T_52 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_53 = and(_T_51, _T_52) @[SPI.scala 185:50]
                  when _T_53 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[1] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[0] : @[SPI.scala 189:33]
                      Carry[1] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_54 = gt(UInt<1>("h00"), PosReg) @[SPI.scala 192:28]
                      node _T_55 = bits(io.ByteEnable, 0, 0) @[SPI.scala 192:53]
                      node _T_56 = and(_T_54, _T_55) @[SPI.scala 192:37]
                      when _T_56 : @[SPI.scala 192:57]
                        node _T_57 = shl(UInt<1>("h00"), 3) @[SPI.scala 193:48]
                        node _T_58 = add(io.Address, _T_57) @[SPI.scala 193:41]
                        node _T_59 = tail(_T_58, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_59 @[SPI.scala 193:27]
                        PosReg <= UInt<1>("h00") @[SPI.scala 194:22]
                        Carry[1] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[1] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_60 = eq(UInt<1>("h01"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_61 = bits(io.ByteEnable, 1, 1) @[SPI.scala 185:46]
                  node _T_62 = and(_T_60, _T_61) @[SPI.scala 185:30]
                  node _T_63 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_64 = and(_T_62, _T_63) @[SPI.scala 185:50]
                  when _T_64 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[2] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[1] : @[SPI.scala 189:33]
                      Carry[2] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_65 = gt(UInt<1>("h01"), PosReg) @[SPI.scala 192:28]
                      node _T_66 = bits(io.ByteEnable, 1, 1) @[SPI.scala 192:53]
                      node _T_67 = and(_T_65, _T_66) @[SPI.scala 192:37]
                      when _T_67 : @[SPI.scala 192:57]
                        node _T_68 = shl(UInt<1>("h01"), 3) @[SPI.scala 193:48]
                        node _T_69 = add(io.Address, _T_68) @[SPI.scala 193:41]
                        node _T_70 = tail(_T_69, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_70 @[SPI.scala 193:27]
                        PosReg <= UInt<1>("h01") @[SPI.scala 194:22]
                        Carry[2] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[2] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_71 = eq(UInt<2>("h02"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_72 = bits(io.ByteEnable, 2, 2) @[SPI.scala 185:46]
                  node _T_73 = and(_T_71, _T_72) @[SPI.scala 185:30]
                  node _T_74 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_75 = and(_T_73, _T_74) @[SPI.scala 185:50]
                  when _T_75 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[3] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[2] : @[SPI.scala 189:33]
                      Carry[3] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_76 = gt(UInt<2>("h02"), PosReg) @[SPI.scala 192:28]
                      node _T_77 = bits(io.ByteEnable, 2, 2) @[SPI.scala 192:53]
                      node _T_78 = and(_T_76, _T_77) @[SPI.scala 192:37]
                      when _T_78 : @[SPI.scala 192:57]
                        node _T_79 = shl(UInt<2>("h02"), 3) @[SPI.scala 193:48]
                        node _T_80 = add(io.Address, _T_79) @[SPI.scala 193:41]
                        node _T_81 = tail(_T_80, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_81 @[SPI.scala 193:27]
                        PosReg <= UInt<2>("h02") @[SPI.scala 194:22]
                        Carry[3] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[3] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_82 = eq(UInt<2>("h03"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_83 = bits(io.ByteEnable, 3, 3) @[SPI.scala 185:46]
                  node _T_84 = and(_T_82, _T_83) @[SPI.scala 185:30]
                  node _T_85 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_86 = and(_T_84, _T_85) @[SPI.scala 185:50]
                  when _T_86 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[4] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[3] : @[SPI.scala 189:33]
                      Carry[4] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_87 = gt(UInt<2>("h03"), PosReg) @[SPI.scala 192:28]
                      node _T_88 = bits(io.ByteEnable, 3, 3) @[SPI.scala 192:53]
                      node _T_89 = and(_T_87, _T_88) @[SPI.scala 192:37]
                      when _T_89 : @[SPI.scala 192:57]
                        node _T_90 = shl(UInt<2>("h03"), 3) @[SPI.scala 193:48]
                        node _T_91 = add(io.Address, _T_90) @[SPI.scala 193:41]
                        node _T_92 = tail(_T_91, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_92 @[SPI.scala 193:27]
                        PosReg <= UInt<2>("h03") @[SPI.scala 194:22]
                        Carry[4] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[4] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_93 = eq(UInt<3>("h04"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_94 = bits(io.ByteEnable, 4, 4) @[SPI.scala 185:46]
                  node _T_95 = and(_T_93, _T_94) @[SPI.scala 185:30]
                  node _T_96 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_97 = and(_T_95, _T_96) @[SPI.scala 185:50]
                  when _T_97 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[5] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[4] : @[SPI.scala 189:33]
                      Carry[5] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_98 = gt(UInt<3>("h04"), PosReg) @[SPI.scala 192:28]
                      node _T_99 = bits(io.ByteEnable, 4, 4) @[SPI.scala 192:53]
                      node _T_100 = and(_T_98, _T_99) @[SPI.scala 192:37]
                      when _T_100 : @[SPI.scala 192:57]
                        node _T_101 = shl(UInt<3>("h04"), 3) @[SPI.scala 193:48]
                        node _T_102 = add(io.Address, _T_101) @[SPI.scala 193:41]
                        node _T_103 = tail(_T_102, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_103 @[SPI.scala 193:27]
                        PosReg <= UInt<3>("h04") @[SPI.scala 194:22]
                        Carry[5] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[5] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_104 = eq(UInt<3>("h05"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_105 = bits(io.ByteEnable, 5, 5) @[SPI.scala 185:46]
                  node _T_106 = and(_T_104, _T_105) @[SPI.scala 185:30]
                  node _T_107 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_108 = and(_T_106, _T_107) @[SPI.scala 185:50]
                  when _T_108 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[6] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[5] : @[SPI.scala 189:33]
                      Carry[6] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_109 = gt(UInt<3>("h05"), PosReg) @[SPI.scala 192:28]
                      node _T_110 = bits(io.ByteEnable, 5, 5) @[SPI.scala 192:53]
                      node _T_111 = and(_T_109, _T_110) @[SPI.scala 192:37]
                      when _T_111 : @[SPI.scala 192:57]
                        node _T_112 = shl(UInt<3>("h05"), 3) @[SPI.scala 193:48]
                        node _T_113 = add(io.Address, _T_112) @[SPI.scala 193:41]
                        node _T_114 = tail(_T_113, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_114 @[SPI.scala 193:27]
                        PosReg <= UInt<3>("h05") @[SPI.scala 194:22]
                        Carry[6] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[6] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_115 = eq(UInt<3>("h06"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_116 = bits(io.ByteEnable, 6, 6) @[SPI.scala 185:46]
                  node _T_117 = and(_T_115, _T_116) @[SPI.scala 185:30]
                  node _T_118 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_119 = and(_T_117, _T_118) @[SPI.scala 185:50]
                  when _T_119 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[7] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[6] : @[SPI.scala 189:33]
                      Carry[7] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_120 = gt(UInt<3>("h06"), PosReg) @[SPI.scala 192:28]
                      node _T_121 = bits(io.ByteEnable, 6, 6) @[SPI.scala 192:53]
                      node _T_122 = and(_T_120, _T_121) @[SPI.scala 192:37]
                      when _T_122 : @[SPI.scala 192:57]
                        node _T_123 = shl(UInt<3>("h06"), 3) @[SPI.scala 193:48]
                        node _T_124 = add(io.Address, _T_123) @[SPI.scala 193:41]
                        node _T_125 = tail(_T_124, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_125 @[SPI.scala 193:27]
                        PosReg <= UInt<3>("h06") @[SPI.scala 194:22]
                        Carry[7] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[7] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_126 = eq(UInt<3>("h07"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_127 = bits(io.ByteEnable, 7, 7) @[SPI.scala 185:46]
                  node _T_128 = and(_T_126, _T_127) @[SPI.scala 185:30]
                  node _T_129 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_130 = and(_T_128, _T_129) @[SPI.scala 185:50]
                  when _T_130 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[8] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[7] : @[SPI.scala 189:33]
                      Carry[8] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_131 = gt(UInt<3>("h07"), PosReg) @[SPI.scala 192:28]
                      node _T_132 = bits(io.ByteEnable, 7, 7) @[SPI.scala 192:53]
                      node _T_133 = and(_T_131, _T_132) @[SPI.scala 192:37]
                      when _T_133 : @[SPI.scala 192:57]
                        node _T_134 = shl(UInt<3>("h07"), 3) @[SPI.scala 193:48]
                        node _T_135 = add(io.Address, _T_134) @[SPI.scala 193:41]
                        node _T_136 = tail(_T_135, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_136 @[SPI.scala 193:27]
                        PosReg <= UInt<3>("h07") @[SPI.scala 194:22]
                        Carry[8] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[8] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_137 = eq(UInt<4>("h08"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_138 = bits(io.ByteEnable, 8, 8) @[SPI.scala 185:46]
                  node _T_139 = and(_T_137, _T_138) @[SPI.scala 185:30]
                  node _T_140 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_141 = and(_T_139, _T_140) @[SPI.scala 185:50]
                  when _T_141 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[9] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[8] : @[SPI.scala 189:33]
                      Carry[9] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_142 = gt(UInt<4>("h08"), PosReg) @[SPI.scala 192:28]
                      node _T_143 = bits(io.ByteEnable, 8, 8) @[SPI.scala 192:53]
                      node _T_144 = and(_T_142, _T_143) @[SPI.scala 192:37]
                      when _T_144 : @[SPI.scala 192:57]
                        node _T_145 = shl(UInt<4>("h08"), 3) @[SPI.scala 193:48]
                        node _T_146 = add(io.Address, _T_145) @[SPI.scala 193:41]
                        node _T_147 = tail(_T_146, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_147 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h08") @[SPI.scala 194:22]
                        Carry[9] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[9] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_148 = eq(UInt<4>("h09"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_149 = bits(io.ByteEnable, 9, 9) @[SPI.scala 185:46]
                  node _T_150 = and(_T_148, _T_149) @[SPI.scala 185:30]
                  node _T_151 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_152 = and(_T_150, _T_151) @[SPI.scala 185:50]
                  when _T_152 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[10] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[9] : @[SPI.scala 189:33]
                      Carry[10] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_153 = gt(UInt<4>("h09"), PosReg) @[SPI.scala 192:28]
                      node _T_154 = bits(io.ByteEnable, 9, 9) @[SPI.scala 192:53]
                      node _T_155 = and(_T_153, _T_154) @[SPI.scala 192:37]
                      when _T_155 : @[SPI.scala 192:57]
                        node _T_156 = shl(UInt<4>("h09"), 3) @[SPI.scala 193:48]
                        node _T_157 = add(io.Address, _T_156) @[SPI.scala 193:41]
                        node _T_158 = tail(_T_157, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_158 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h09") @[SPI.scala 194:22]
                        Carry[10] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[10] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_159 = eq(UInt<4>("h0a"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_160 = bits(io.ByteEnable, 10, 10) @[SPI.scala 185:46]
                  node _T_161 = and(_T_159, _T_160) @[SPI.scala 185:30]
                  node _T_162 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_163 = and(_T_161, _T_162) @[SPI.scala 185:50]
                  when _T_163 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[11] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[10] : @[SPI.scala 189:33]
                      Carry[11] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_164 = gt(UInt<4>("h0a"), PosReg) @[SPI.scala 192:28]
                      node _T_165 = bits(io.ByteEnable, 10, 10) @[SPI.scala 192:53]
                      node _T_166 = and(_T_164, _T_165) @[SPI.scala 192:37]
                      when _T_166 : @[SPI.scala 192:57]
                        node _T_167 = shl(UInt<4>("h0a"), 3) @[SPI.scala 193:48]
                        node _T_168 = add(io.Address, _T_167) @[SPI.scala 193:41]
                        node _T_169 = tail(_T_168, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_169 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h0a") @[SPI.scala 194:22]
                        Carry[11] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[11] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_170 = eq(UInt<4>("h0b"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_171 = bits(io.ByteEnable, 11, 11) @[SPI.scala 185:46]
                  node _T_172 = and(_T_170, _T_171) @[SPI.scala 185:30]
                  node _T_173 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_174 = and(_T_172, _T_173) @[SPI.scala 185:50]
                  when _T_174 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[12] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[11] : @[SPI.scala 189:33]
                      Carry[12] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_175 = gt(UInt<4>("h0b"), PosReg) @[SPI.scala 192:28]
                      node _T_176 = bits(io.ByteEnable, 11, 11) @[SPI.scala 192:53]
                      node _T_177 = and(_T_175, _T_176) @[SPI.scala 192:37]
                      when _T_177 : @[SPI.scala 192:57]
                        node _T_178 = shl(UInt<4>("h0b"), 3) @[SPI.scala 193:48]
                        node _T_179 = add(io.Address, _T_178) @[SPI.scala 193:41]
                        node _T_180 = tail(_T_179, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_180 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h0b") @[SPI.scala 194:22]
                        Carry[12] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[12] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_181 = eq(UInt<4>("h0c"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_182 = bits(io.ByteEnable, 12, 12) @[SPI.scala 185:46]
                  node _T_183 = and(_T_181, _T_182) @[SPI.scala 185:30]
                  node _T_184 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_185 = and(_T_183, _T_184) @[SPI.scala 185:50]
                  when _T_185 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[13] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[12] : @[SPI.scala 189:33]
                      Carry[13] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_186 = gt(UInt<4>("h0c"), PosReg) @[SPI.scala 192:28]
                      node _T_187 = bits(io.ByteEnable, 12, 12) @[SPI.scala 192:53]
                      node _T_188 = and(_T_186, _T_187) @[SPI.scala 192:37]
                      when _T_188 : @[SPI.scala 192:57]
                        node _T_189 = shl(UInt<4>("h0c"), 3) @[SPI.scala 193:48]
                        node _T_190 = add(io.Address, _T_189) @[SPI.scala 193:41]
                        node _T_191 = tail(_T_190, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_191 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h0c") @[SPI.scala 194:22]
                        Carry[13] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[13] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_192 = eq(UInt<4>("h0d"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_193 = bits(io.ByteEnable, 13, 13) @[SPI.scala 185:46]
                  node _T_194 = and(_T_192, _T_193) @[SPI.scala 185:30]
                  node _T_195 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_196 = and(_T_194, _T_195) @[SPI.scala 185:50]
                  when _T_196 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[14] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[13] : @[SPI.scala 189:33]
                      Carry[14] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_197 = gt(UInt<4>("h0d"), PosReg) @[SPI.scala 192:28]
                      node _T_198 = bits(io.ByteEnable, 13, 13) @[SPI.scala 192:53]
                      node _T_199 = and(_T_197, _T_198) @[SPI.scala 192:37]
                      when _T_199 : @[SPI.scala 192:57]
                        node _T_200 = shl(UInt<4>("h0d"), 3) @[SPI.scala 193:48]
                        node _T_201 = add(io.Address, _T_200) @[SPI.scala 193:41]
                        node _T_202 = tail(_T_201, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_202 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h0d") @[SPI.scala 194:22]
                        Carry[14] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[14] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_203 = eq(UInt<4>("h0e"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_204 = bits(io.ByteEnable, 14, 14) @[SPI.scala 185:46]
                  node _T_205 = and(_T_203, _T_204) @[SPI.scala 185:30]
                  node _T_206 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_207 = and(_T_205, _T_206) @[SPI.scala 185:50]
                  when _T_207 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[15] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[14] : @[SPI.scala 189:33]
                      Carry[15] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_208 = gt(UInt<4>("h0e"), PosReg) @[SPI.scala 192:28]
                      node _T_209 = bits(io.ByteEnable, 14, 14) @[SPI.scala 192:53]
                      node _T_210 = and(_T_208, _T_209) @[SPI.scala 192:37]
                      when _T_210 : @[SPI.scala 192:57]
                        node _T_211 = shl(UInt<4>("h0e"), 3) @[SPI.scala 193:48]
                        node _T_212 = add(io.Address, _T_211) @[SPI.scala 193:41]
                        node _T_213 = tail(_T_212, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_213 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h0e") @[SPI.scala 194:22]
                        Carry[15] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[15] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  node _T_214 = eq(UInt<4>("h0f"), UInt<1>("h00")) @[SPI.scala 185:22]
                  node _T_215 = bits(io.ByteEnable, 15, 15) @[SPI.scala 185:46]
                  node _T_216 = and(_T_214, _T_215) @[SPI.scala 185:30]
                  node _T_217 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 185:60]
                  node _T_218 = and(_T_216, _T_217) @[SPI.scala 185:50]
                  when _T_218 : @[SPI.scala 185:68]
                    TempAddress <= io.Address @[SPI.scala 186:27]
                    Carry[16] <= UInt<1>("h01") @[SPI.scala 187:28]
                    skip @[SPI.scala 185:68]
                  else : @[SPI.scala 189:33]
                    when Carry[15] : @[SPI.scala 189:33]
                      Carry[16] <= UInt<1>("h01") @[SPI.scala 190:28]
                      skip @[SPI.scala 189:33]
                    else : @[SPI.scala 192:57]
                      node _T_219 = gt(UInt<4>("h0f"), PosReg) @[SPI.scala 192:28]
                      node _T_220 = bits(io.ByteEnable, 15, 15) @[SPI.scala 192:53]
                      node _T_221 = and(_T_219, _T_220) @[SPI.scala 192:37]
                      when _T_221 : @[SPI.scala 192:57]
                        node _T_222 = shl(UInt<4>("h0f"), 3) @[SPI.scala 193:48]
                        node _T_223 = add(io.Address, _T_222) @[SPI.scala 193:41]
                        node _T_224 = tail(_T_223, 1) @[SPI.scala 193:41]
                        TempAddress <= _T_224 @[SPI.scala 193:27]
                        PosReg <= UInt<4>("h0f") @[SPI.scala 194:22]
                        Carry[16] <= UInt<1>("h01") @[SPI.scala 195:28]
                        skip @[SPI.scala 192:57]
                      else : @[SPI.scala 197:24]
                        Carry[16] <= UInt<1>("h00") @[SPI.scala 198:28]
                        skip @[SPI.scala 197:24]
                  SubStateReg <= UInt<3>("h00") @[SPI.scala 202:23]
                  skip @[Conditional.scala 40:58]
                else : @[Conditional.scala 39:67]
                  node _T_225 = eq(UInt<3>("h00"), SubStateReg) @[Conditional.scala 37:30]
                  when _T_225 : @[Conditional.scala 39:67]
                    io.CE <= UInt<1>("h00") @[SPI.scala 205:17]
                    node _T_226 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 206:38]
                    node _T_227 = tail(_T_226, 1) @[SPI.scala 206:38]
                    node _T_228 = dshr(UInt<8>("h02"), _T_227) @[SPI.scala 206:33]
                    node _T_229 = bits(_T_228, 0, 0) @[SPI.scala 206:33]
                    io.MOSI <= _T_229 @[SPI.scala 206:19]
                    node _T_230 = add(CntReg, UInt<1>("h01")) @[SPI.scala 207:28]
                    node _T_231 = tail(_T_230, 1) @[SPI.scala 207:28]
                    CntReg <= _T_231 @[SPI.scala 207:18]
                    SubStateReg <= UInt<3>("h00") @[SPI.scala 208:23]
                    node _T_232 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 210:23]
                    when _T_232 : @[SPI.scala 210:32]
                      CntReg <= UInt<1>("h00") @[SPI.scala 211:20]
                      SubStateReg <= UInt<3>("h01") @[SPI.scala 212:25]
                      skip @[SPI.scala 210:32]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_233 = eq(UInt<3>("h01"), SubStateReg) @[Conditional.scala 37:30]
                    when _T_233 : @[Conditional.scala 39:67]
                      node _T_234 = sub(UInt<5>("h017"), CntReg) @[SPI.scala 216:39]
                      node _T_235 = tail(_T_234, 1) @[SPI.scala 216:39]
                      node _T_236 = dshr(TempAddress, _T_235) @[SPI.scala 216:33]
                      node _T_237 = bits(_T_236, 0, 0) @[SPI.scala 216:33]
                      io.MOSI <= _T_237 @[SPI.scala 216:19]
                      node _T_238 = add(CntReg, UInt<1>("h01")) @[SPI.scala 218:28]
                      node _T_239 = tail(_T_238, 1) @[SPI.scala 218:28]
                      CntReg <= _T_239 @[SPI.scala 218:18]
                      SubStateReg <= UInt<3>("h01") @[SPI.scala 219:23]
                      node _T_240 = eq(CntReg, UInt<5>("h017")) @[SPI.scala 221:23]
                      when _T_240 : @[SPI.scala 221:32]
                        CntReg <= UInt<1>("h00") @[SPI.scala 222:20]
                        SubStateReg <= UInt<3>("h02") @[SPI.scala 223:25]
                        skip @[SPI.scala 221:32]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_241 = eq(UInt<3>("h02"), SubStateReg) @[Conditional.scala 37:30]
                      when _T_241 : @[Conditional.scala 39:67]
                        node _T_242 = bits(CntReg, 7, 5) @[SPI.scala 227:41]
                        node _T_243 = bits(_T_242, 1, 0)
                        node _T_244 = bits(CntReg, 4, 0) @[SPI.scala 227:61]
                        node _T_245 = sub(UInt<5>("h01f"), _T_244) @[SPI.scala 227:53]
                        node _T_246 = tail(_T_245, 1) @[SPI.scala 227:53]
                        node _T_247 = dshr(io.WriteData[_T_243], _T_246) @[SPI.scala 227:47]
                        node _T_248 = bits(_T_247, 0, 0) @[SPI.scala 227:47]
                        io.MOSI <= _T_248 @[SPI.scala 227:19]
                        node _T_249 = add(CntReg, UInt<1>("h01")) @[SPI.scala 228:28]
                        node _T_250 = tail(_T_249, 1) @[SPI.scala 228:28]
                        CntReg <= _T_250 @[SPI.scala 228:18]
                        SubStateReg <= UInt<3>("h02") @[SPI.scala 229:23]
                        node _T_251 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 231:23]
                        when _T_251 : @[SPI.scala 231:32]
                          node _T_252 = add(PosReg, UInt<1>("h01")) @[SPI.scala 232:30]
                          node _T_253 = tail(_T_252, 1) @[SPI.scala 232:30]
                          PosReg <= _T_253 @[SPI.scala 232:20]
                          CntReg <= UInt<1>("h00") @[SPI.scala 233:20]
                          node _T_254 = add(PosReg, UInt<1>("h01")) @[SPI.scala 235:40]
                          node _T_255 = tail(_T_254, 1) @[SPI.scala 235:40]
                          node _T_256 = dshr(io.ByteEnable, _T_255) @[SPI.scala 235:32]
                          node _T_257 = bits(_T_256, 0, 0) @[SPI.scala 235:32]
                          node _T_258 = eq(_T_257, UInt<1>("h00")) @[SPI.scala 235:18]
                          when _T_258 : @[SPI.scala 235:48]
                            CntReg <= UInt<1>("h00") @[SPI.scala 236:22]
                            io.CE <= UInt<1>("h01") @[SPI.scala 237:21]
                            skip @[SPI.scala 235:48]
                          skip @[SPI.scala 231:32]
                        node _T_259 = shl(PosReg, 3) @[SPI.scala 241:34]
                        node _T_260 = add(CntReg, _T_259) @[SPI.scala 241:24]
                        node _T_261 = tail(_T_260, 1) @[SPI.scala 241:24]
                        node _T_262 = eq(_T_261, UInt<7>("h07f")) @[SPI.scala 241:48]
                        when _T_262 : @[SPI.scala 241:59]
                          CntReg <= UInt<1>("h00") @[SPI.scala 242:20]
                          PosReg <= UInt<1>("h00") @[SPI.scala 243:20]
                          io.WriteCompleted <= UInt<1>("h01") @[SPI.scala 244:31]
                          StateReg <= UInt<3>("h03") @[SPI.scala 245:22]
                          skip @[SPI.scala 241:59]
                        skip @[Conditional.scala 39:67]
                skip @[Conditional.scala 39:67]
    
  module OCPburst_SPI_memory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {OCP_interface : {flip M : {Cmd : UInt<3>, Addr : UInt<24>, Data : UInt<32>, DataValid : UInt<1>, DataByteEn : UInt<4>}, S : {Resp : UInt<2>, Data : UInt<32>, CmdAccept : UInt<1>, DataAccept : UInt<1>}}, CE : UInt<1>, MOSI : UInt<1>, flip MISO : UInt<1>, SR : UInt<4>, CntReg : UInt<8>, SPI_DATA_VALID : UInt<1>, SPI_write_complete : UInt<1>, SPI_CntReg : UInt<8>, SPI_POS_REG : UInt<4>}
    
    io.OCP_interface.S.Resp <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 27:27]
    io.OCP_interface.S.CmdAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 28:32]
    io.OCP_interface.S.DataAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 29:33]
    io.OCP_interface.S.Data <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 30:27]
    inst SPI of SPI @[OCPburst_SPI_memory.scala 33:19]
    SPI.clock <= clock
    SPI.reset <= reset
    SPI.io.WriteData[0] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.WriteData[1] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.WriteData[2] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.WriteData[3] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.Address <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 38:18]
    SPI.io.ReadEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 39:21]
    SPI.io.WriteEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 40:22]
    SPI.io.ByteEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 41:21]
    io.SPI_DATA_VALID <= SPI.io.DataValid @[OCPburst_SPI_memory.scala 43:21]
    io.SPI_write_complete <= SPI.io.WriteCompleted @[OCPburst_SPI_memory.scala 44:25]
    io.SPI_CntReg <= SPI.io.CntReg @[OCPburst_SPI_memory.scala 45:17]
    io.SPI_POS_REG <= SPI.io.PosReg @[OCPburst_SPI_memory.scala 46:18]
    io.MOSI <= SPI.io.MOSI @[OCPburst_SPI_memory.scala 48:11]
    io.CE <= SPI.io.CE @[OCPburst_SPI_memory.scala 49:9]
    SPI.io.MISO <= io.MISO @[OCPburst_SPI_memory.scala 50:15]
    reg slave_resp : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[OCPburst_SPI_memory.scala 52:27]
    io.OCP_interface.S.Resp <= slave_resp @[OCPburst_SPI_memory.scala 53:27]
    reg StateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[OCPburst_SPI_memory.scala 56:25]
    io.SR <= StateReg @[OCPburst_SPI_memory.scala 57:9]
    reg CntReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[OCPburst_SPI_memory.scala 59:23]
    io.CntReg <= CntReg @[OCPburst_SPI_memory.scala 60:13]
    reg WriteData : UInt<32>[4], clock @[OCPburst_SPI_memory.scala 62:22]
    reg WriteByteEN : UInt<4>[4], clock @[OCPburst_SPI_memory.scala 63:24]
    node _T = eq(UInt<3>("h00"), StateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      slave_resp <= UInt<2>("h00") @[OCPburst_SPI_memory.scala 67:18]
      node _T_1 = eq(UInt<3>("h01"), io.OCP_interface.M.Cmd) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 40:58]
        CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 70:18]
        StateReg <= UInt<3>("h02") @[OCPburst_SPI_memory.scala 71:20]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<3>("h02"), io.OCP_interface.M.Cmd) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 74:18]
          StateReg <= UInt<3>("h01") @[OCPburst_SPI_memory.scala 75:20]
          skip @[Conditional.scala 39:67]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = eq(UInt<3>("h01"), StateReg) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 39:67]
        SPI.io.Address <= io.OCP_interface.M.Addr @[OCPburst_SPI_memory.scala 80:22]
        SPI.io.ReadEnable <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 81:25]
        io.OCP_interface.S.CmdAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 82:36]
        when SPI.io.DataValid : @[OCPburst_SPI_memory.scala 84:29]
          CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 85:16]
          StateReg <= UInt<3>("h03") @[OCPburst_SPI_memory.scala 86:18]
          skip @[OCPburst_SPI_memory.scala 84:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4 = eq(UInt<3>("h03"), StateReg) @[Conditional.scala 37:30]
        when _T_4 : @[Conditional.scala 39:67]
          node _T_5 = bits(CntReg, 1, 0)
          io.OCP_interface.S.Data <= SPI.io.ReadData[_T_5] @[OCPburst_SPI_memory.scala 90:31]
          node _T_6 = add(CntReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 91:24]
          node _T_7 = tail(_T_6, 1) @[OCPburst_SPI_memory.scala 91:24]
          CntReg <= _T_7 @[OCPburst_SPI_memory.scala 91:14]
          SPI.io.ReadEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 92:25]
          io.OCP_interface.S.Resp <= UInt<2>("h01") @[OCPburst_SPI_memory.scala 93:31]
          node _T_8 = eq(CntReg, UInt<2>("h03")) @[OCPburst_SPI_memory.scala 95:19]
          when _T_8 : @[OCPburst_SPI_memory.scala 95:28]
            CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 96:16]
            StateReg <= UInt<3>("h00") @[OCPburst_SPI_memory.scala 97:18]
            skip @[OCPburst_SPI_memory.scala 95:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = eq(UInt<3>("h02"), StateReg) @[Conditional.scala 37:30]
          when _T_9 : @[Conditional.scala 39:67]
            node _T_10 = eq(CntReg, UInt<1>("h00")) @[OCPburst_SPI_memory.scala 101:19]
            when _T_10 : @[OCPburst_SPI_memory.scala 101:27]
              io.OCP_interface.S.CmdAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 102:38]
              skip @[OCPburst_SPI_memory.scala 101:27]
            else : @[OCPburst_SPI_memory.scala 103:18]
              io.OCP_interface.S.CmdAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 104:38]
              skip @[OCPburst_SPI_memory.scala 103:18]
            io.OCP_interface.S.DataAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 106:37]
            node _T_11 = bits(io.OCP_interface.M.DataValid, 0, 0) @[OCPburst_SPI_memory.scala 108:47]
            when _T_11 : @[OCPburst_SPI_memory.scala 108:51]
              node _T_12 = bits(CntReg, 1, 0)
              WriteData[_T_12] <= io.OCP_interface.M.Data @[OCPburst_SPI_memory.scala 109:27]
              node _T_13 = bits(CntReg, 1, 0)
              WriteByteEN[_T_13] <= io.OCP_interface.M.DataByteEn @[OCPburst_SPI_memory.scala 110:29]
              node _T_14 = add(CntReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 111:26]
              node _T_15 = tail(_T_14, 1) @[OCPburst_SPI_memory.scala 111:26]
              CntReg <= _T_15 @[OCPburst_SPI_memory.scala 111:16]
              skip @[OCPburst_SPI_memory.scala 108:51]
            node _T_16 = eq(CntReg, UInt<2>("h03")) @[OCPburst_SPI_memory.scala 114:19]
            when _T_16 : @[OCPburst_SPI_memory.scala 114:28]
              CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 115:16]
              StateReg <= UInt<3>("h04") @[OCPburst_SPI_memory.scala 116:18]
              skip @[OCPburst_SPI_memory.scala 114:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_17 = eq(UInt<3>("h04"), StateReg) @[Conditional.scala 37:30]
            when _T_17 : @[Conditional.scala 39:67]
              SPI.io.Address <= io.OCP_interface.M.Addr @[OCPburst_SPI_memory.scala 120:22]
              SPI.io.WriteEnable <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 121:26]
              SPI.io.WriteData[0] <= WriteData[0] @[OCPburst_SPI_memory.scala 123:24]
              SPI.io.WriteData[1] <= WriteData[1] @[OCPburst_SPI_memory.scala 123:24]
              SPI.io.WriteData[2] <= WriteData[2] @[OCPburst_SPI_memory.scala 123:24]
              SPI.io.WriteData[3] <= WriteData[3] @[OCPburst_SPI_memory.scala 123:24]
              node _T_18 = shl(WriteByteEN[3], 12) @[OCPburst_SPI_memory.scala 124:44]
              node _T_19 = shl(WriteByteEN[2], 8) @[OCPburst_SPI_memory.scala 124:76]
              node _T_20 = add(_T_18, _T_19) @[OCPburst_SPI_memory.scala 124:58]
              node _T_21 = tail(_T_20, 1) @[OCPburst_SPI_memory.scala 124:58]
              node _T_22 = shl(WriteByteEN[1], 4) @[OCPburst_SPI_memory.scala 124:107]
              node _T_23 = add(_T_21, _T_22) @[OCPburst_SPI_memory.scala 124:89]
              node _T_24 = tail(_T_23, 1) @[OCPburst_SPI_memory.scala 124:89]
              node _T_25 = add(_T_24, WriteByteEN[0]) @[OCPburst_SPI_memory.scala 124:120]
              node _T_26 = tail(_T_25, 1) @[OCPburst_SPI_memory.scala 124:120]
              SPI.io.ByteEnable <= _T_26 @[OCPburst_SPI_memory.scala 124:25]
              when SPI.io.WriteCompleted : @[OCPburst_SPI_memory.scala 126:35]
                slave_resp <= UInt<2>("h01") @[OCPburst_SPI_memory.scala 127:20]
                StateReg <= UInt<3>("h00") @[OCPburst_SPI_memory.scala 128:18]
                skip @[OCPburst_SPI_memory.scala 126:35]
              skip @[Conditional.scala 39:67]
    
