// Seed: 980980878
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output wand id_3,
    input supply1 id_4,
    output wor id_5,
    output supply1 id_6
);
  assign id_5 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    output logic id_11,
    input tri id_12,
    input tri1 id_13,
    output supply1 id_14,
    output tri1 id_15,
    output wire id_16
);
  always @(posedge id_0) id_11 = #1 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_16,
      id_13,
      id_4,
      id_15
  );
endmodule
