
Receiver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000fe  00800100  00000e52  00000ee6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e52  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000f1  008001fe  008001fe  00000fe4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000fe4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001040  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000150  00000000  00000000  00001080  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000155d  00000000  00000000  000011d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000840  00000000  00000000  0000272d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d4a  00000000  00000000  00002f6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000364  00000000  00000000  00003cb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000503  00000000  00000000  0000401c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ad0  00000000  00000000  0000451f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  00004fef  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 7a 02 	jmp	0x4f4	; 0x4f4 <__vector_1>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 a9 01 	jmp	0x352	; 0x352 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 b3 03 	jmp	0x766	; 0x766 <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e5       	ldi	r30, 0x52	; 82
  7c:	fe e0       	ldi	r31, 0x0E	; 14
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 3f       	cpi	r26, 0xFE	; 254
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	22 e0       	ldi	r18, 0x02	; 2
  8c:	ae ef       	ldi	r26, 0xFE	; 254
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 3e       	cpi	r26, 0xEF	; 239
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 39 01 	call	0x272	; 0x272 <main>
  9e:	0c 94 27 07 	jmp	0xe4e	; 0xe4e <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <ESP_AT>:
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
	ESP_Response.ERROR = 0;
	ESP_Response.INPUT = 0;
  a6:	8f e2       	ldi	r24, 0x2F	; 47
  a8:	91 e0       	ldi	r25, 0x01	; 1
  aa:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
  ae:	08 95       	ret

000000b0 <WaitForResponse>:
}
void WaitForResponse(void)
{
	while(ESP_Response.OK == 0 &&
  b0:	ef ef       	ldi	r30, 0xFF	; 255
  b2:	f1 e0       	ldi	r31, 0x01	; 1
  b4:	80 81       	ld	r24, Z
  b6:	81 11       	cpse	r24, r1
  b8:	06 c0       	rjmp	.+12     	; 0xc6 <WaitForResponse+0x16>
		  ESP_Response.ERROR == 0 &&
  ba:	81 81       	ldd	r24, Z+1	; 0x01
	ESP_Response.ERROR = 0;
	ESP_Response.INPUT = 0;
}
void WaitForResponse(void)
{
	while(ESP_Response.OK == 0 &&
  bc:	81 11       	cpse	r24, r1
  be:	03 c0       	rjmp	.+6      	; 0xc6 <WaitForResponse+0x16>
		  ESP_Response.ERROR == 0 &&
		  ESP_Response.INPUT == 0);
  c0:	82 81       	ldd	r24, Z+2	; 0x02
	ESP_Response.INPUT = 0;
}
void WaitForResponse(void)
{
	while(ESP_Response.OK == 0 &&
		  ESP_Response.ERROR == 0 &&
  c2:	88 23       	and	r24, r24
  c4:	b9 f3       	breq	.-18     	; 0xb4 <WaitForResponse+0x4>
  c6:	08 95       	ret

000000c8 <ESP_Initialize>:

/************************************************************************/
/*                        INITIALIZATION                                */
/************************************************************************/
uint8_t ESP_Initialize(void)
{
  c8:	cf 93       	push	r28
  ca:	df 93       	push	r29
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
  cc:	cf ef       	ldi	r28, 0xFF	; 255
  ce:	d1 e0       	ldi	r29, 0x01	; 1
  d0:	18 82       	st	Y, r1
	ESP_Response.ERROR = 0;
  d2:	19 82       	std	Y+1, r1	; 0x01
	ESP_Response.INPUT = 0;
  d4:	1a 82       	std	Y+2, r1	; 0x02
/************************************************************************/
uint8_t ESP_Initialize(void)
{
	/*--- Checking communication between microcontroller and ESP ---*/
	ResetResponse();
	ESP_AT();
  d6:	0e 94 53 00 	call	0xa6	; 0xa6 <ESP_AT>
	WaitForResponse();
  da:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
  de:	18 82       	st	Y, r1
	ESP_Response.ERROR = 0;
  e0:	19 82       	std	Y+1, r1	; 0x01
	ESP_Response.INPUT = 0;
  e2:	1a 82       	std	Y+2, r1	; 0x02

	/*--- ECHO ---*/
#if ESP_ECHO == 0
	UART_SendString("ATE0\r\n");
#else
	UART_SendString("ATE1\r\n");
  e4:	8d e3       	ldi	r24, 0x3D	; 61
  e6:	91 e0       	ldi	r25, 0x01	; 1
  e8:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
#endif
	WaitForResponse();
  ec:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
  f0:	18 82       	st	Y, r1
	ESP_Response.ERROR = 0;
  f2:	19 82       	std	Y+1, r1	; 0x01
	ESP_Response.INPUT = 0;
  f4:	1a 82       	std	Y+2, r1	; 0x02
#endif
	WaitForResponse();
	ResetResponse();

#if ESP_DHCP == 1
	UART_SendString("AT+CWDHCP=2,1\r\n");
  f6:	84 e4       	ldi	r24, 0x44	; 68
  f8:	91 e0       	ldi	r25, 0x01	; 1
  fa:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
#else
	UART_SendString("AT+CWDHCP=2,0\r\n");
#endif
	WaitForResponse();
  fe:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 102:	18 82       	st	Y, r1
	ESP_Response.ERROR = 0;
 104:	19 82       	std	Y+1, r1	; 0x01
	ESP_Response.INPUT = 0;
 106:	1a 82       	std	Y+2, r1	; 0x02
	WaitForResponse();
	ResetResponse();

	/*--- MODE ---*/
#if ESP_WIFIMODE == 1
	UART_SendString("AT+CWMODE=1\r\n"); //STATION MODE
 108:	84 e5       	ldi	r24, 0x54	; 84
 10a:	91 e0       	ldi	r25, 0x01	; 1
 10c:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
#elif ESP_WIFIMODE == 2
	UART_SendString("AT+CWMODE=2\r\n"); //ACCESS POINT MODE
#elif ESP_WIFIMODE == 3
	UART_SendString("AT+CWMODE=3\r\n"); //STATON + ACCESS POINT MODE
#endif
	WaitForResponse();
 110:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 114:	18 82       	st	Y, r1
	ESP_Response.ERROR = 0;
 116:	19 82       	std	Y+1, r1	; 0x01
	ESP_Response.INPUT = 0;
 118:	1a 82       	std	Y+2, r1	; 0x02

	/*--- CONNECTING TO WIFI ---*/
#if ESP_WIFIMODE == 1 || ESP_WIFIMODE  == 3
#ifdef ESP_APNAME
#ifdef ESP_APPASSWORD
	ESP_Response.ERROR = 0;
 11a:	19 82       	std	Y+1, r1	; 0x01
	
	UART_SendString("AT+CWJAP=\"");
 11c:	82 e6       	ldi	r24, 0x62	; 98
 11e:	91 e0       	ldi	r25, 0x01	; 1
 120:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString(ESP_APNAME);
 124:	8d e6       	ldi	r24, 0x6D	; 109
 126:	91 e0       	ldi	r25, 0x01	; 1
 128:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString("\",\"");
 12c:	86 ea       	ldi	r24, 0xA6	; 166
 12e:	91 e0       	ldi	r25, 0x01	; 1
 130:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString(ESP_APPASSWORD);
 134:	89 e7       	ldi	r24, 0x79	; 121
 136:	91 e0       	ldi	r25, 0x01	; 1
 138:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString("\"\r\n");
 13c:	84 e8       	ldi	r24, 0x84	; 132
 13e:	91 e0       	ldi	r25, 0x01	; 1
 140:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	WaitForResponse();
 144:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	if(ESP_Response.ERROR == 1)
 148:	89 81       	ldd	r24, Y+1	; 0x01
 14a:	81 30       	cpi	r24, 0x01	; 1
 14c:	21 f4       	brne	.+8      	; 0x156 <ESP_Initialize+0x8e>
	{
		ESP_Response.ERROR = 0;
 14e:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <ESP_Response+0x1>
		return 2;
 152:	82 e0       	ldi	r24, 0x02	; 2
 154:	26 c0       	rjmp	.+76     	; 0x1a2 <ESP_Initialize+0xda>
	}
	else
	{
		ESP_Response.OK = 0;
 156:	cf ef       	ldi	r28, 0xFF	; 255
 158:	d1 e0       	ldi	r29, 0x01	; 1
 15a:	18 82       	st	Y, r1
	ResetResponse();
	#endif

#endif /* ESP_WIFIMODE == 2 || ESP_WIFIMODE == 3 */
#if ESP_CONNECTIONTYPE == 1 //UDP
	UART_SendString("AT+CIPMUX=0\r\n");
 15c:	88 e8       	ldi	r24, 0x88	; 136
 15e:	91 e0       	ldi	r25, 0x01	; 1
 160:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	WaitForResponse();
 164:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 168:	18 82       	st	Y, r1
	ESP_Response.ERROR = 0;
 16a:	19 82       	std	Y+1, r1	; 0x01
	ESP_Response.INPUT = 0;
 16c:	1a 82       	std	Y+2, r1	; 0x02
#endif /* ESP_WIFIMODE == 2 || ESP_WIFIMODE == 3 */
#if ESP_CONNECTIONTYPE == 1 //UDP
	UART_SendString("AT+CIPMUX=0\r\n");
	WaitForResponse();
	ResetResponse();
	UART_SendString("AT+CIPSTART=\"UDP\",\"");
 16e:	86 e9       	ldi	r24, 0x96	; 150
 170:	91 e0       	ldi	r25, 0x01	; 1
 172:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString(ESP_IP);
 176:	8a ea       	ldi	r24, 0xAA	; 170
 178:	91 e0       	ldi	r25, 0x01	; 1
 17a:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString("\",");
 17e:	88 eb       	ldi	r24, 0xB8	; 184
 180:	91 e0       	ldi	r25, 0x01	; 1
 182:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString(ESP_PORT);
 186:	8b eb       	ldi	r24, 0xBB	; 187
 188:	91 e0       	ldi	r25, 0x01	; 1
 18a:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString("\r\n");
 18e:	85 e8       	ldi	r24, 0x85	; 133
 190:	91 e0       	ldi	r25, 0x01	; 1
 192:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	WaitForResponse();
 196:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 19a:	18 82       	st	Y, r1
	ESP_Response.ERROR = 0;
 19c:	19 82       	std	Y+1, r1	; 0x01
	ESP_Response.INPUT = 0;
 19e:	1a 82       	std	Y+2, r1	; 0x02
#else
	UART_SendString("AT+CIPDINFO=1\r\n");
	WaitForResponse();
	ResetResponse();
#endif
	return 0;
 1a0:	80 e0       	ldi	r24, 0x00	; 0
}
 1a2:	df 91       	pop	r29
 1a4:	cf 91       	pop	r28
 1a6:	08 95       	ret

000001a8 <ESP_Send>:
}
/************************************************************************/
/*                               SENDING                                */
/************************************************************************/
uint8_t ESP_Send(char* data, char* connectionID)
{
 1a8:	ef 92       	push	r14
 1aa:	ff 92       	push	r15
 1ac:	0f 93       	push	r16
 1ae:	1f 93       	push	r17
 1b0:	cf 93       	push	r28
 1b2:	df 93       	push	r29
 1b4:	00 d0       	rcall	.+0      	; 0x1b6 <ESP_Send+0xe>
 1b6:	00 d0       	rcall	.+0      	; 0x1b8 <ESP_Send+0x10>
 1b8:	cd b7       	in	r28, 0x3d	; 61
 1ba:	de b7       	in	r29, 0x3e	; 62
 1bc:	8c 01       	movw	r16, r24
#if ESP_CONNECTIONTYPE == 2
	if(ESP_Connections == 0) //If there are no connections...
		return 1; //Return 1 - error
#endif
	//Length of data
	uint16_t size = strlen(data);
 1be:	fc 01       	movw	r30, r24
 1c0:	01 90       	ld	r0, Z+
 1c2:	00 20       	and	r0, r0
 1c4:	e9 f7       	brne	.-6      	; 0x1c0 <ESP_Send+0x18>
 1c6:	31 97       	sbiw	r30, 0x01	; 1
 1c8:	e8 1b       	sub	r30, r24
 1ca:	f9 0b       	sbc	r31, r25
	char length[4];
	sprintf(length, "%d", size);
 1cc:	ff 93       	push	r31
 1ce:	ef 93       	push	r30
 1d0:	80 ec       	ldi	r24, 0xC0	; 192
 1d2:	91 e0       	ldi	r25, 0x01	; 1
 1d4:	9f 93       	push	r25
 1d6:	8f 93       	push	r24
 1d8:	ce 01       	movw	r24, r28
 1da:	01 96       	adiw	r24, 0x01	; 1
 1dc:	7c 01       	movw	r14, r24
 1de:	9f 93       	push	r25
 1e0:	8f 93       	push	r24
 1e2:	0e 94 4f 04 	call	0x89e	; 0x89e <sprintf>

	UART_SendString("AT+CIPSEND=");
 1e6:	83 ec       	ldi	r24, 0xC3	; 195
 1e8:	91 e0       	ldi	r25, 0x01	; 1
 1ea:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
#if ESP_CONNECTIONTYPE == 2
	UART_SendString(connectionID);
	UART_SendString(",");
#endif
	UART_SendString(length);
 1ee:	c7 01       	movw	r24, r14
 1f0:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	UART_SendString("\r\n");
 1f4:	85 e8       	ldi	r24, 0x85	; 133
 1f6:	91 e0       	ldi	r25, 0x01	; 1
 1f8:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
	while(!ESP_Response.INPUT && !ESP_Response.ERROR);
 1fc:	0f 90       	pop	r0
 1fe:	0f 90       	pop	r0
 200:	0f 90       	pop	r0
 202:	0f 90       	pop	r0
 204:	0f 90       	pop	r0
 206:	0f 90       	pop	r0
 208:	ef ef       	ldi	r30, 0xFF	; 255
 20a:	f1 e0       	ldi	r31, 0x01	; 1
 20c:	92 81       	ldd	r25, Z+2	; 0x02
 20e:	91 11       	cpse	r25, r1
 210:	03 c0       	rjmp	.+6      	; 0x218 <ESP_Send+0x70>
 212:	91 81       	ldd	r25, Z+1	; 0x01
 214:	99 23       	and	r25, r25
 216:	d1 f3       	breq	.-12     	; 0x20c <ESP_Send+0x64>
	if(ESP_Response.INPUT == 1)
 218:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <ESP_Response+0x2>
 21c:	81 30       	cpi	r24, 0x01	; 1
 21e:	21 f4       	brne	.+8      	; 0x228 <ESP_Send+0x80>
	{
		UART_SendString(data);
 220:	c8 01       	movw	r24, r16
 222:	0e 94 a4 03 	call	0x748	; 0x748 <UART_SendString>
 226:	08 c0       	rjmp	.+16     	; 0x238 <ESP_Send+0x90>
	}
	else if(ESP_Response.ERROR) 
 228:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <ESP_Response+0x1>
 22c:	88 23       	and	r24, r24
 22e:	21 f0       	breq	.+8      	; 0x238 <ESP_Send+0x90>
	{
		ESP_Response.ERROR = 0;
 230:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <ESP_Response+0x1>
		return 1;
 234:	81 e0       	ldi	r24, 0x01	; 1
 236:	06 c0       	rjmp	.+12     	; 0x244 <ESP_Send+0x9c>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 238:	ef ef       	ldi	r30, 0xFF	; 255
 23a:	f1 e0       	ldi	r31, 0x01	; 1
 23c:	10 82       	st	Z, r1
	ESP_Response.ERROR = 0;
 23e:	11 82       	std	Z+1, r1	; 0x01
	ESP_Response.INPUT = 0;
 240:	12 82       	std	Z+2, r1	; 0x02
#if ESP_CONNECTIONTYPE == 2
	UART_SendString("AT+CIPCLOSE=0\r\n");
	WaitForResponse();
#endif
	ResetResponse();
	return 0;
 242:	80 e0       	ldi	r24, 0x00	; 0
}
 244:	0f 90       	pop	r0
 246:	0f 90       	pop	r0
 248:	0f 90       	pop	r0
 24a:	0f 90       	pop	r0
 24c:	df 91       	pop	r29
 24e:	cf 91       	pop	r28
 250:	1f 91       	pop	r17
 252:	0f 91       	pop	r16
 254:	ff 90       	pop	r15
 256:	ef 90       	pop	r14
 258:	08 95       	ret

0000025a <RingBell>:
#endif
	}
}
void RingBell(void)
{
	PORTB |= (1<<BELL);
 25a:	29 9a       	sbi	0x05, 1	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 25c:	2f ef       	ldi	r18, 0xFF	; 255
 25e:	8f ef       	ldi	r24, 0xFF	; 255
 260:	9c e2       	ldi	r25, 0x2C	; 44
 262:	21 50       	subi	r18, 0x01	; 1
 264:	80 40       	sbci	r24, 0x00	; 0
 266:	90 40       	sbci	r25, 0x00	; 0
 268:	e1 f7       	brne	.-8      	; 0x262 <RingBell+0x8>
 26a:	00 c0       	rjmp	.+0      	; 0x26c <RingBell+0x12>
 26c:	00 00       	nop
	_delay_ms(1000);
	PORTB &= ~(1<<BELL);
 26e:	29 98       	cbi	0x05, 1	; 5
 270:	08 95       	ret

00000272 <main>:
 272:	2f ef       	ldi	r18, 0xFF	; 255
 274:	8f ef       	ldi	r24, 0xFF	; 255
 276:	9c e2       	ldi	r25, 0x2C	; 44
 278:	21 50       	subi	r18, 0x01	; 1
 27a:	80 40       	sbci	r24, 0x00	; 0
 27c:	90 40       	sbci	r25, 0x00	; 0
 27e:	e1 f7       	brne	.-8      	; 0x278 <main+0x6>
 280:	00 c0       	rjmp	.+0      	; 0x282 <main+0x10>
 282:	00 00       	nop
void RingBell(void);
int main(void)
{
	_delay_ms(1000); //Waiting until ESP is ready

	DDRB |= (1<<BELL);
 284:	21 9a       	sbi	0x04, 1	; 4

	// --- TIMER --- //
	TCCR1B = (1<<CS12) | (1<<CS10); // clk/1024 prescaler
 286:	85 e0       	ldi	r24, 0x05	; 5
 288:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	TIMSK1 = (1<<TOIE1); //Overflow interrupt enable
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

	// --- RF12 --- //
	RF_Initialize();
 292:	0e 94 ba 01 	call	0x374	; 0x374 <RF_Initialize>
	RF_SetRange(RANGE_433MHZ);
 296:	80 e1       	ldi	r24, 0x10	; 16
 298:	0e 94 15 02 	call	0x42a	; 0x42a <RF_SetRange>
	RF_SetFrequency(RFFREQ433(432.74));
 29c:	88 ee       	ldi	r24, 0xE8	; 232
 29e:	93 e0       	ldi	r25, 0x03	; 3
 2a0:	0e 94 32 02 	call	0x464	; 0x464 <RF_SetFrequency>
	RF_SetBaudRate(9600);
 2a4:	80 e8       	ldi	r24, 0x80	; 128
 2a6:	95 e2       	ldi	r25, 0x25	; 37
 2a8:	0e 94 42 02 	call	0x484	; 0x484 <RF_SetBaudRate>
	RF_SetBandwith(RxBW200, LNA_6, RSSI_79);
 2ac:	44 e0       	ldi	r20, 0x04	; 4
 2ae:	61 e0       	ldi	r22, 0x01	; 1
 2b0:	84 e0       	ldi	r24, 0x04	; 4
 2b2:	0e 94 1b 02 	call	0x436	; 0x436 <RF_SetBandwith>
	RF_SetPower(PWRdB_0, TxBW120);
 2b6:	67 e0       	ldi	r22, 0x07	; 7
 2b8:	80 e0       	ldi	r24, 0x00	; 0
 2ba:	0e 94 6d 02 	call	0x4da	; 0x4da <RF_SetPower>
	RF_DisableWakeUpTimer();
 2be:	0e 94 68 02 	call	0x4d0	; 0x4d0 <RF_DisableWakeUpTimer>
	RF_Transmit(0x0000);
 2c2:	80 e0       	ldi	r24, 0x00	; 0
 2c4:	90 e0       	ldi	r25, 0x00	; 0
 2c6:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
	RF_Transmit(0xCC77);
 2ca:	87 e7       	ldi	r24, 0x77	; 119
 2cc:	9c ec       	ldi	r25, 0xCC	; 204
 2ce:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
	uint8_t ret = 0;

	sei();
 2d2:	78 94       	sei

	// --- UART --- //
	UART_Initlialise(UBRR);
 2d4:	87 e0       	ldi	r24, 0x07	; 7
 2d6:	90 e0       	ldi	r25, 0x00	; 0
 2d8:	0e 94 91 03 	call	0x722	; 0x722 <UART_Initlialise>
	ESP_Initialize();
 2dc:	0e 94 64 00 	call	0xc8	; 0xc8 <ESP_Initialize>

	// --- SLEEP AND POWER MANAGEMENT --- //
	PRR = (1<<PRTWI) | (1<<PRTIM2) | (1<<PRADC);
 2e0:	81 ec       	ldi	r24, 0xC1	; 193
 2e2:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

	ESP_Send(conntestMsg,0);
 2e6:	60 e0       	ldi	r22, 0x00	; 0
 2e8:	70 e0       	ldi	r23, 0x00	; 0
 2ea:	80 e0       	ldi	r24, 0x00	; 0
 2ec:	91 e0       	ldi	r25, 0x01	; 1
 2ee:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <ESP_Send>
	while (1)
	{
		if(connCounter >= 13) //Approximately a minute
 2f2:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <connCounter>
 2f6:	8d 30       	cpi	r24, 0x0D	; 13
 2f8:	40 f0       	brcs	.+16     	; 0x30a <main+0x98>
		{
			ESP_Send(conntestMsg,0);
 2fa:	60 e0       	ldi	r22, 0x00	; 0
 2fc:	70 e0       	ldi	r23, 0x00	; 0
 2fe:	80 e0       	ldi	r24, 0x00	; 0
 300:	91 e0       	ldi	r25, 0x01	; 1
 302:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <ESP_Send>
			connCounter = 0;
 306:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <connCounter>
		}

	// --- RF12 RECEIVING DATA --- //
#if RF_UseIRQ == 1
	if(!(RF_status.status & 0x07))
 30a:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 30e:	87 70       	andi	r24, 0x07	; 7
 310:	11 f4       	brne	.+4      	; 0x316 <main+0xa4>
	{
		RF_RxStart();
 312:	0e 94 00 03 	call	0x600	; 0x600 <RF_RxStart>
	}
	if(RF_status.New)
 316:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 31a:	82 ff       	sbrs	r24, 2
 31c:	ea cf       	rjmp	.-44     	; 0x2f2 <main+0x80>
	{
		ret = RF_RxFinish(data);
 31e:	84 e0       	ldi	r24, 0x04	; 4
 320:	92 e0       	ldi	r25, 0x02	; 2
 322:	0e 94 27 03 	call	0x64e	; 0x64e <RF_RxFinish>

		if(data > 0 && ret < 254)
 326:	8e 3f       	cpi	r24, 0xFE	; 254
 328:	58 f4       	brcc	.+22     	; 0x340 <main+0xce>
		{
			RingBell();
 32a:	0e 94 2d 01 	call	0x25a	; 0x25a <RingBell>
			ESP_Send(data,0);
 32e:	60 e0       	ldi	r22, 0x00	; 0
 330:	70 e0       	ldi	r23, 0x00	; 0
 332:	84 e0       	ldi	r24, 0x04	; 4
 334:	92 e0       	ldi	r25, 0x02	; 2
 336:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <ESP_Send>
			data[16] = 0;
 33a:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <data+0x10>
 33e:	d9 cf       	rjmp	.-78     	; 0x2f2 <main+0x80>
		}
		else if(!ret)
 340:	81 11       	cpse	r24, r1
 342:	d7 cf       	rjmp	.-82     	; 0x2f2 <main+0x80>
		{
			ESP_Send(crcErrorMsg, 0);
 344:	60 e0       	ldi	r22, 0x00	; 0
 346:	70 e0       	ldi	r23, 0x00	; 0
 348:	89 e0       	ldi	r24, 0x09	; 9
 34a:	91 e0       	ldi	r25, 0x01	; 1
 34c:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <ESP_Send>
 350:	d0 cf       	rjmp	.-96     	; 0x2f2 <main+0x80>

00000352 <__vector_13>:
	_delay_ms(1000);
	PORTB &= ~(1<<BELL);
}
// --- "ALIVE" LED INTERRUPT --- //
ISR(TIMER1_OVF_vect) //4.5s on 14MHz clock
{
 352:	1f 92       	push	r1
 354:	0f 92       	push	r0
 356:	0f b6       	in	r0, 0x3f	; 63
 358:	0f 92       	push	r0
 35a:	11 24       	eor	r1, r1
 35c:	8f 93       	push	r24
	connCounter++;	
 35e:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <connCounter>
 362:	8f 5f       	subi	r24, 0xFF	; 255
 364:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <connCounter>
 368:	8f 91       	pop	r24
 36a:	0f 90       	pop	r0
 36c:	0f be       	out	0x3f, r0	; 63
 36e:	0f 90       	pop	r0
 370:	1f 90       	pop	r1
 372:	18 95       	reti

00000374 <RF_Initialize>:
//-------------------------INITIALIZATION-------------------------------//
void RF_Initialize(void)
{
	//	INTIALZATION OF PINS
	
	RF_DDR |= (1<<SDI) | (1<<SCK) | (1<<CS);
 374:	84 b1       	in	r24, 0x04	; 4
 376:	8c 62       	ori	r24, 0x2C	; 44
 378:	84 b9       	out	0x04, r24	; 4
	RF_DDR &= ~(1<<SDO);
 37a:	24 98       	cbi	0x04, 4	; 4
	
	RF_PORT |= (1<<CS);
 37c:	2a 9a       	sbi	0x05, 2	; 5
	//SPCR = (1<<SPE) | (1<<MSTR); //SCK - Fosc/128

#if RF_UseIRQ == 1
	RF_PORT |= (1<<SDO);
 37e:	2c 9a       	sbi	0x05, 4	; 5
 380:	2f ef       	ldi	r18, 0xFF	; 255
 382:	8f e7       	ldi	r24, 0x7F	; 127
 384:	94 e0       	ldi	r25, 0x04	; 4
 386:	21 50       	subi	r18, 0x01	; 1
 388:	80 40       	sbci	r24, 0x00	; 0
 38a:	90 40       	sbci	r25, 0x00	; 0
 38c:	e1 f7       	brne	.-8      	; 0x386 <RF_Initialize+0x12>
 38e:	00 c0       	rjmp	.+0      	; 0x390 <RF_Initialize+0x1c>
 390:	00 00       	nop
#endif

	_delay_ms(100); //WAITING FOR MODULE TO RESET

#if RF_UseIRQ == 1
	RF_status.Rx = 0;
 392:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 396:	8e 7f       	andi	r24, 0xFE	; 254
 398:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
	RF_status.Tx = 0;
 39c:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 3a0:	8d 7f       	andi	r24, 0xFD	; 253
 3a2:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
	RF_status.New = 0;
 3a6:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 3aa:	8b 7f       	andi	r24, 0xFB	; 251
 3ac:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>

	RF_IRQDDR &= ~(1<<IRQ);
 3b0:	52 98       	cbi	0x0a, 2	; 10
	//LOW STATE ON INT0 WILL GENERATE AN INTERRUPT
	EICRA &= ~(1<<ISC01);
 3b2:	e9 e6       	ldi	r30, 0x69	; 105
 3b4:	f0 e0       	ldi	r31, 0x00	; 0
 3b6:	80 81       	ld	r24, Z
 3b8:	8d 7f       	andi	r24, 0xFD	; 253
 3ba:	80 83       	st	Z, r24
	EICRA &= ~(1<<ISC00);
 3bc:	80 81       	ld	r24, Z
 3be:	8e 7f       	andi	r24, 0xFE	; 254
 3c0:	80 83       	st	Z, r24

	EIMSK |= (1<<INT0);
 3c2:	e8 9a       	sbi	0x1d, 0	; 29
 3c4:	08 95       	ret

000003c6 <RF_Transmit>:
#endif
}

//----------------------------TRANSMITION-------------------------------//
uint16_t RF_Transmit(uint16_t data)
{
 3c6:	ac 01       	movw	r20, r24
	uint16_t ret_val = 0;
	uint8_t i;

	RF_PORT &= ~(1<<CS);
 3c8:	2a 98       	cbi	0x05, 2	; 5
 3ca:	90 e1       	ldi	r25, 0x10	; 16
}

//----------------------------TRANSMITION-------------------------------//
uint16_t RF_Transmit(uint16_t data)
{
	uint16_t ret_val = 0;
 3cc:	20 e0       	ldi	r18, 0x00	; 0
 3ce:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i;

	RF_PORT &= ~(1<<CS);
	for (i=0; i<16; i++)
	{
		if (data & 0x8000) RF_PORT |= (1<<SDI);
 3d0:	55 23       	and	r21, r21
 3d2:	14 f4       	brge	.+4      	; 0x3d8 <RF_Transmit+0x12>
 3d4:	2b 9a       	sbi	0x05, 3	; 5
 3d6:	01 c0       	rjmp	.+2      	; 0x3da <RF_Transmit+0x14>
		else RF_PORT &= ~(1<<SDI);
 3d8:	2b 98       	cbi	0x05, 3	; 5

		ret_val <<= 1;
 3da:	22 0f       	add	r18, r18
 3dc:	33 1f       	adc	r19, r19
		if (RF_PIN&(1<<SDO)) ret_val |= 1;
 3de:	1c 99       	sbic	0x03, 4	; 3
 3e0:	21 60       	ori	r18, 0x01	; 1
		RF_PORT |= (1<<SCK);
 3e2:	2d 9a       	sbi	0x05, 5	; 5
		data <<= 1;
 3e4:	44 0f       	add	r20, r20
 3e6:	55 1f       	adc	r21, r21
		asm("nop");
 3e8:	00 00       	nop
		asm("nop");
 3ea:	00 00       	nop
		RF_PORT &= ~(1<<SCK);
 3ec:	2d 98       	cbi	0x05, 5	; 5
 3ee:	91 50       	subi	r25, 0x01	; 1
{
	uint16_t ret_val = 0;
	uint8_t i;

	RF_PORT &= ~(1<<CS);
	for (i=0; i<16; i++)
 3f0:	79 f7       	brne	.-34     	; 0x3d0 <RF_Transmit+0xa>
		data <<= 1;
		asm("nop");
		asm("nop");
		RF_PORT &= ~(1<<SCK);
	}
	RF_PORT |= (1<<CS);
 3f2:	2a 9a       	sbi	0x05, 2	; 5

	RF_PORT |= (1<<CS);

	return response;
	*/
}
 3f4:	c9 01       	movw	r24, r18
 3f6:	08 95       	ret

000003f8 <UpdateChecksum>:
//--------------------CALCULATING CHECKSUM (CRC16)--------------------------//
uint16_t UpdateChecksum(uint16_t checksum, uint8_t data)
{
	uint16_t tmp = (data<<8);
 3f8:	70 e0       	ldi	r23, 0x00	; 0
 3fa:	76 2f       	mov	r23, r22
 3fc:	66 27       	eor	r22, r22
 3fe:	28 e0       	ldi	r18, 0x08	; 8
 400:	30 e0       	ldi	r19, 0x00	; 0
	for(int i = 0; i < 8; i++)
	{
		if((checksum ^ tmp) & 0x8000)
 402:	ab 01       	movw	r20, r22
 404:	48 27       	eor	r20, r24
 406:	59 27       	eor	r21, r25
 408:	55 23       	and	r21, r21
 40a:	3c f4       	brge	.+14     	; 0x41a <__FUSE_REGION_LENGTH__+0x1a>
			checksum = (checksum<<1) ^ 0x1021;
 40c:	88 0f       	add	r24, r24
 40e:	99 1f       	adc	r25, r25
 410:	41 e2       	ldi	r20, 0x21	; 33
 412:	84 27       	eor	r24, r20
 414:	40 e1       	ldi	r20, 0x10	; 16
 416:	94 27       	eor	r25, r20
 418:	02 c0       	rjmp	.+4      	; 0x41e <__FUSE_REGION_LENGTH__+0x1e>
		else
			checksum = (checksum<<1);
 41a:	88 0f       	add	r24, r24
 41c:	99 1f       	adc	r25, r25
		tmp = tmp << 1;
 41e:	66 0f       	add	r22, r22
 420:	77 1f       	adc	r23, r23
 422:	21 50       	subi	r18, 0x01	; 1
 424:	31 09       	sbc	r19, r1
}
//--------------------CALCULATING CHECKSUM (CRC16)--------------------------//
uint16_t UpdateChecksum(uint16_t checksum, uint8_t data)
{
	uint16_t tmp = (data<<8);
	for(int i = 0; i < 8; i++)
 426:	69 f7       	brne	.-38     	; 0x402 <__FUSE_REGION_LENGTH__+0x2>
		else
			checksum = (checksum<<1);
		tmp = tmp << 1;
	}
	return checksum;
}
 428:	08 95       	ret

0000042a <RF_SetRange>:
//--------------------RANGE BAUDRATE AND FREQUENCY----------------------//
void RF_SetRange(enum RANGE range)
{
	RF_Transmit(0x80C7 | range); //ENABLE FIFO, SET RANGE
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	87 6c       	ori	r24, 0xC7	; 199
 42e:	90 68       	ori	r25, 0x80	; 128
 430:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 434:	08 95       	ret

00000436 <RF_SetBandwith>:
}
void RF_SetBandwith(uint8_t bandwidth, uint8_t gain, uint8_t drssi)
{
	RF_Transmit(0x9000 | ((bandwidth & 7) << 5) | ((gain & 3) << 3) | (drssi & 7));
 436:	47 70       	andi	r20, 0x07	; 7
 438:	50 e0       	ldi	r21, 0x00	; 0
 43a:	50 69       	ori	r21, 0x90	; 144
 43c:	63 70       	andi	r22, 0x03	; 3
 43e:	70 e0       	ldi	r23, 0x00	; 0
 440:	66 0f       	add	r22, r22
 442:	77 1f       	adc	r23, r23
 444:	66 0f       	add	r22, r22
 446:	77 1f       	adc	r23, r23
 448:	66 0f       	add	r22, r22
 44a:	77 1f       	adc	r23, r23
 44c:	46 2b       	or	r20, r22
 44e:	57 2b       	or	r21, r23
 450:	20 e2       	ldi	r18, 0x20	; 32
 452:	82 9f       	mul	r24, r18
 454:	c0 01       	movw	r24, r0
 456:	11 24       	eor	r1, r1
 458:	99 27       	eor	r25, r25
 45a:	84 2b       	or	r24, r20
 45c:	95 2b       	or	r25, r21
 45e:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 462:	08 95       	ret

00000464 <RF_SetFrequency>:
}
void RF_SetFrequency(uint16_t frequency)
{
	if(frequency < 96)
 464:	80 36       	cpi	r24, 0x60	; 96
 466:	91 05       	cpc	r25, r1
 468:	38 f0       	brcs	.+14     	; 0x478 <RF_SetFrequency+0x14>
 46a:	80 34       	cpi	r24, 0x40	; 64
 46c:	2f e0       	ldi	r18, 0x0F	; 15
 46e:	92 07       	cpc	r25, r18
 470:	28 f0       	brcs	.+10     	; 0x47c <RF_SetFrequency+0x18>
 472:	8f e3       	ldi	r24, 0x3F	; 63
 474:	9f e0       	ldi	r25, 0x0F	; 15
 476:	02 c0       	rjmp	.+4      	; 0x47c <RF_SetFrequency+0x18>
		frequency = 96;
 478:	80 e6       	ldi	r24, 0x60	; 96
 47a:	90 e0       	ldi	r25, 0x00	; 0
	else if (frequency > 3903)
		frequency = 3903;
	RF_Transmit(0xA000 | frequency);
 47c:	90 6a       	ori	r25, 0xA0	; 160
 47e:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 482:	08 95       	ret

00000484 <RF_SetBaudRate>:
}
void RF_SetBaudRate(uint16_t baud)
{
	if(baud<663)
 484:	87 39       	cpi	r24, 0x97	; 151
 486:	22 e0       	ldi	r18, 0x02	; 2
 488:	92 07       	cpc	r25, r18
 48a:	08 f1       	brcs	.+66     	; 0x4ce <RF_SetBaudRate+0x4a>
 48c:	9c 01       	movw	r18, r24
		return;
	if(baud<5400)
 48e:	28 31       	cpi	r18, 0x18	; 24
 490:	85 e1       	ldi	r24, 0x15	; 21
 492:	38 07       	cpc	r19, r24
 494:	78 f4       	brcc	.+30     	; 0x4b4 <RF_SetBaudRate+0x30>
		RF_Transmit(0xC680 | ((43104/baud)-1));
 496:	40 e0       	ldi	r20, 0x00	; 0
 498:	50 e0       	ldi	r21, 0x00	; 0
 49a:	60 e6       	ldi	r22, 0x60	; 96
 49c:	78 ea       	ldi	r23, 0xA8	; 168
 49e:	80 e0       	ldi	r24, 0x00	; 0
 4a0:	90 e0       	ldi	r25, 0x00	; 0
 4a2:	0e 94 30 04 	call	0x860	; 0x860 <__divmodsi4>
 4a6:	c9 01       	movw	r24, r18
 4a8:	01 97       	sbiw	r24, 0x01	; 1
 4aa:	80 68       	ori	r24, 0x80	; 128
 4ac:	96 6c       	ori	r25, 0xC6	; 198
 4ae:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 4b2:	08 95       	ret
	else
		RF_Transmit(0xC600 | ((344828UL/baud)-1));		
 4b4:	40 e0       	ldi	r20, 0x00	; 0
 4b6:	50 e0       	ldi	r21, 0x00	; 0
 4b8:	6c ef       	ldi	r22, 0xFC	; 252
 4ba:	72 e4       	ldi	r23, 0x42	; 66
 4bc:	85 e0       	ldi	r24, 0x05	; 5
 4be:	90 e0       	ldi	r25, 0x00	; 0
 4c0:	0e 94 0e 04 	call	0x81c	; 0x81c <__udivmodsi4>
 4c4:	c9 01       	movw	r24, r18
 4c6:	01 97       	sbiw	r24, 0x01	; 1
 4c8:	96 6c       	ori	r25, 0xC6	; 198
 4ca:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 4ce:	08 95       	ret

000004d0 <RF_DisableWakeUpTimer>:
}
//----------------------WAKE UP TIMER DISABLING-------------------------//
void RF_DisableWakeUpTimer(void)
{
	RF_Transmit(0xE000);
 4d0:	80 e0       	ldi	r24, 0x00	; 0
 4d2:	90 ee       	ldi	r25, 0xE0	; 224
 4d4:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 4d8:	08 95       	ret

000004da <RF_SetPower>:
}
//---------------------------POWER SETTING------------------------------//
void RF_SetPower(uint8_t power, uint8_t mod)
{
	RF_Transmit(0x9800 | (power & 7) | ((mod & 15)<<4));
 4da:	87 70       	andi	r24, 0x07	; 7
 4dc:	90 e0       	ldi	r25, 0x00	; 0
 4de:	98 69       	ori	r25, 0x98	; 152
 4e0:	20 e1       	ldi	r18, 0x10	; 16
 4e2:	62 9f       	mul	r22, r18
 4e4:	b0 01       	movw	r22, r0
 4e6:	11 24       	eor	r1, r1
 4e8:	77 27       	eor	r23, r23
 4ea:	86 2b       	or	r24, r22
 4ec:	97 2b       	or	r25, r23
 4ee:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 4f2:	08 95       	ret

000004f4 <__vector_1>:
uint8_t RF_Data[(RF_DataLength + 10)]; // +10 FOR THE REST OF THE FRAME

//----------------------------------------------------------------------//
//-------------------------------ISR------------------------------------//
ISR(INT0_vect)
{	
 4f4:	1f 92       	push	r1
 4f6:	0f 92       	push	r0
 4f8:	0f b6       	in	r0, 0x3f	; 63
 4fa:	0f 92       	push	r0
 4fc:	11 24       	eor	r1, r1
 4fe:	2f 93       	push	r18
 500:	3f 93       	push	r19
 502:	4f 93       	push	r20
 504:	5f 93       	push	r21
 506:	6f 93       	push	r22
 508:	7f 93       	push	r23
 50a:	8f 93       	push	r24
 50c:	9f 93       	push	r25
 50e:	af 93       	push	r26
 510:	bf 93       	push	r27
 512:	cf 93       	push	r28
 514:	ef 93       	push	r30
 516:	ff 93       	push	r31
	if(RF_status.Rx)
 518:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 51c:	80 ff       	sbrs	r24, 0
 51e:	3d c0       	rjmp	.+122    	; 0x59a <__vector_1+0xa6>
	{
		if(RF_Index < RF_DataLength)
 520:	80 91 fe 01 	lds	r24, 0x01FE	; 0x8001fe <__data_end>
 524:	84 36       	cpi	r24, 0x64	; 100
 526:	d8 f4       	brcc	.+54     	; 0x55e <__vector_1+0x6a>
		{
			RF_Data[RF_Index++] = RF_Transmit(0xB000) & 0x00FF;
 528:	c0 91 fe 01 	lds	r28, 0x01FE	; 0x8001fe <__data_end>
 52c:	81 e0       	ldi	r24, 0x01	; 1
 52e:	8c 0f       	add	r24, r28
 530:	80 93 fe 01 	sts	0x01FE, r24	; 0x8001fe <__data_end>
 534:	80 e0       	ldi	r24, 0x00	; 0
 536:	90 eb       	ldi	r25, 0xB0	; 176
 538:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 53c:	ec 2f       	mov	r30, r28
 53e:	f0 e0       	ldi	r31, 0x00	; 0
 540:	e2 58       	subi	r30, 0x82	; 130
 542:	fd 4f       	sbci	r31, 0xFD	; 253
 544:	80 83       	st	Z, r24
			RF_Transmit(0x8208);
			RF_status.Rx = 0;
			RF_status.New = 1; //FRAME NOT RIGHT
			return;
		}
		if(RF_Index >= (RF_Data[0] + 3))
 546:	20 91 fe 01 	lds	r18, 0x01FE	; 0x8001fe <__data_end>
 54a:	30 e0       	ldi	r19, 0x00	; 0
 54c:	80 91 7e 02 	lds	r24, 0x027E	; 0x80027e <RF_Data>
 550:	90 e0       	ldi	r25, 0x00	; 0
 552:	03 96       	adiw	r24, 0x03	; 3
 554:	28 17       	cp	r18, r24
 556:	39 07       	cpc	r19, r25
 558:	0c f4       	brge	.+2      	; 0x55c <__vector_1+0x68>
 55a:	40 c0       	rjmp	.+128    	; 0x5dc <__vector_1+0xe8>
 55c:	0f c0       	rjmp	.+30     	; 0x57c <__vector_1+0x88>
		{
			RF_Data[RF_Index++] = RF_Transmit(0xB000) & 0x00FF;
		}
		else
		{
			RF_Transmit(0x8208);
 55e:	88 e0       	ldi	r24, 0x08	; 8
 560:	92 e8       	ldi	r25, 0x82	; 130
 562:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
			RF_status.Rx = 0;
 566:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 56a:	8e 7f       	andi	r24, 0xFE	; 254
 56c:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
			RF_status.New = 1; //FRAME NOT RIGHT
 570:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 574:	84 60       	ori	r24, 0x04	; 4
 576:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
			return;
 57a:	30 c0       	rjmp	.+96     	; 0x5dc <__vector_1+0xe8>
		}
		if(RF_Index >= (RF_Data[0] + 3))
		{
			RF_Transmit(0x8208);
 57c:	88 e0       	ldi	r24, 0x08	; 8
 57e:	92 e8       	ldi	r25, 0x82	; 130
 580:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
			RF_status.Rx = 0;
 584:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 588:	8e 7f       	andi	r24, 0xFE	; 254
 58a:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
			RF_status.New = 1; //FRAME IS RIGHT
 58e:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 592:	84 60       	ori	r24, 0x04	; 4
 594:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
 598:	21 c0       	rjmp	.+66     	; 0x5dc <__vector_1+0xe8>
		}
	}
	else if(RF_status.Tx)
 59a:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 59e:	81 ff       	sbrs	r24, 1
 5a0:	1d c0       	rjmp	.+58     	; 0x5dc <__vector_1+0xe8>
	{
		RF_Transmit(0xB800 | RF_Data[RF_Index]);
 5a2:	e0 91 fe 01 	lds	r30, 0x01FE	; 0x8001fe <__data_end>
 5a6:	f0 e0       	ldi	r31, 0x00	; 0
 5a8:	e2 58       	subi	r30, 0x82	; 130
 5aa:	fd 4f       	sbci	r31, 0xFD	; 253
 5ac:	80 81       	ld	r24, Z
 5ae:	90 e0       	ldi	r25, 0x00	; 0
 5b0:	98 6b       	ori	r25, 0xB8	; 184
 5b2:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
		if(!RF_Index)
 5b6:	80 91 fe 01 	lds	r24, 0x01FE	; 0x8001fe <__data_end>
 5ba:	81 11       	cpse	r24, r1
 5bc:	0a c0       	rjmp	.+20     	; 0x5d2 <__vector_1+0xde>
		{
			RF_status.Tx = 0;
 5be:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 5c2:	8d 7f       	andi	r24, 0xFD	; 253
 5c4:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
			RF_Transmit(0x8208); //TX OFF
 5c8:	88 e0       	ldi	r24, 0x08	; 8
 5ca:	92 e8       	ldi	r25, 0x82	; 130
 5cc:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
 5d0:	05 c0       	rjmp	.+10     	; 0x5dc <__vector_1+0xe8>
		}
		else
		{	
			RF_Index--;
 5d2:	80 91 fe 01 	lds	r24, 0x01FE	; 0x8001fe <__data_end>
 5d6:	81 50       	subi	r24, 0x01	; 1
 5d8:	80 93 fe 01 	sts	0x01FE, r24	; 0x8001fe <__data_end>
		}
	}
}
 5dc:	ff 91       	pop	r31
 5de:	ef 91       	pop	r30
 5e0:	cf 91       	pop	r28
 5e2:	bf 91       	pop	r27
 5e4:	af 91       	pop	r26
 5e6:	9f 91       	pop	r25
 5e8:	8f 91       	pop	r24
 5ea:	7f 91       	pop	r23
 5ec:	6f 91       	pop	r22
 5ee:	5f 91       	pop	r21
 5f0:	4f 91       	pop	r20
 5f2:	3f 91       	pop	r19
 5f4:	2f 91       	pop	r18
 5f6:	0f 90       	pop	r0
 5f8:	0f be       	out	0x3f, r0	; 63
 5fa:	0f 90       	pop	r0
 5fc:	1f 90       	pop	r1
 5fe:	18 95       	reti

00000600 <RF_RxStart>:
//-----------------------------DATA RECEIVE-----------------------------//
uint8_t RF_RxStart(void)
{
	if(RF_status.New)
 600:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 604:	82 fd       	sbrc	r24, 2
 606:	1d c0       	rjmp	.+58     	; 0x642 <RF_RxStart+0x42>
		return 1;		//BUFFER NOT EMPTY YET
	if(RF_status.Tx)
 608:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 60c:	81 fd       	sbrc	r24, 1
 60e:	1b c0       	rjmp	.+54     	; 0x646 <RF_RxStart+0x46>
		return 2;		//TRANSMITION IN PROGRESS
	if(RF_status.Rx)
 610:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 614:	80 fd       	sbrc	r24, 0
 616:	19 c0       	rjmp	.+50     	; 0x64a <RF_RxStart+0x4a>
		return 3;		//RECEIVING IN PROGRESS

	RF_Transmit(0x82C8); //RX ON
 618:	88 ec       	ldi	r24, 0xC8	; 200
 61a:	92 e8       	ldi	r25, 0x82	; 130
 61c:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>

	//FIFO RESET
	RF_Transmit(0xCA81);
 620:	81 e8       	ldi	r24, 0x81	; 129
 622:	9a ec       	ldi	r25, 0xCA	; 202
 624:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>
	RF_Transmit(0xCA83);
 628:	83 e8       	ldi	r24, 0x83	; 131
 62a:	9a ec       	ldi	r25, 0xCA	; 202
 62c:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <RF_Transmit>

	RF_Index = 0;
 630:	10 92 fe 01 	sts	0x01FE, r1	; 0x8001fe <__data_end>
	RF_status.Rx = 1;
 634:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 638:	81 60       	ori	r24, 0x01	; 1
 63a:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>

	return 0;			//EVERYTING OK
 63e:	80 e0       	ldi	r24, 0x00	; 0
 640:	08 95       	ret
}
//-----------------------------DATA RECEIVE-----------------------------//
uint8_t RF_RxStart(void)
{
	if(RF_status.New)
		return 1;		//BUFFER NOT EMPTY YET
 642:	81 e0       	ldi	r24, 0x01	; 1
 644:	08 95       	ret
	if(RF_status.Tx)
		return 2;		//TRANSMITION IN PROGRESS
 646:	82 e0       	ldi	r24, 0x02	; 2
 648:	08 95       	ret
	if(RF_status.Rx)
		return 3;		//RECEIVING IN PROGRESS
 64a:	83 e0       	ldi	r24, 0x03	; 3

	RF_Index = 0;
	RF_status.Rx = 1;

	return 0;			//EVERYTING OK
}
 64c:	08 95       	ret

0000064e <RF_RxFinish>:
 *	OR (ERRORS)
 *	255 - receiving in progress
 *	254 - previous frame was not read
*/
uint8_t RF_RxFinish(char* data)
{
 64e:	cf 92       	push	r12
 650:	df 92       	push	r13
 652:	ef 92       	push	r14
 654:	ff 92       	push	r15
 656:	0f 93       	push	r16
 658:	1f 93       	push	r17
 65a:	cf 93       	push	r28
 65c:	df 93       	push	r29
 65e:	ec 01       	movw	r28, r24
	uint16_t crc;
	uint16_t crc_checksum = 0;
	uint8_t size = RF_Data[0];
 660:	10 91 7e 02 	lds	r17, 0x027E	; 0x80027e <RF_Data>

	if(RF_status.Rx)
 664:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <RF_status>
 668:	90 fd       	sbrc	r25, 0
 66a:	4d c0       	rjmp	.+154    	; 0x706 <RF_RxFinish+0xb8>
		return 255;
	if(!RF_status.New)
 66c:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 670:	82 ff       	sbrs	r24, 2
 672:	4b c0       	rjmp	.+150    	; 0x70a <RF_RxFinish+0xbc>
		return 254;

	if(size > RF_DataLength)
 674:	15 36       	cpi	r17, 0x65	; 101
 676:	58 f4       	brcc	.+22     	; 0x68e <RF_RxFinish+0x40>
		data[0] = 0;
		RF_status.New = 0;
		return 0; //FRAME SIZE NOT RIGHT
	}
	uint8_t i;
	for(i = 0; i < (size + 1); i++)
 678:	e1 2e       	mov	r14, r17
 67a:	f1 2c       	mov	r15, r1
 67c:	c7 01       	movw	r24, r14
 67e:	01 96       	adiw	r24, 0x01	; 1
 680:	6c 01       	movw	r12, r24
 682:	20 e0       	ldi	r18, 0x00	; 0
 684:	30 e0       	ldi	r19, 0x00	; 0
 686:	00 e0       	ldi	r16, 0x00	; 0
 688:	80 e0       	ldi	r24, 0x00	; 0
 68a:	90 e0       	ldi	r25, 0x00	; 0
 68c:	08 c0       	rjmp	.+16     	; 0x69e <RF_RxFinish+0x50>
	if(!RF_status.New)
		return 254;

	if(size > RF_DataLength)
	{
		data[0] = 0;
 68e:	18 82       	st	Y, r1
		RF_status.New = 0;
 690:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <RF_status>
 694:	8b 7f       	andi	r24, 0xFB	; 251
 696:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <RF_status>
		return 0; //FRAME SIZE NOT RIGHT
 69a:	80 e0       	ldi	r24, 0x00	; 0
 69c:	39 c0       	rjmp	.+114    	; 0x710 <RF_RxFinish+0xc2>
	}
	uint8_t i;
	for(i = 0; i < (size + 1); i++)
	{
		crc_checksum = UpdateChecksum(crc_checksum, RF_Data[i]);
 69e:	f9 01       	movw	r30, r18
 6a0:	e2 58       	subi	r30, 0x82	; 130
 6a2:	fd 4f       	sbci	r31, 0xFD	; 253
 6a4:	60 81       	ld	r22, Z
 6a6:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <UpdateChecksum>
		data[0] = 0;
		RF_status.New = 0;
		return 0; //FRAME SIZE NOT RIGHT
	}
	uint8_t i;
	for(i = 0; i < (size + 1); i++)
 6aa:	0f 5f       	subi	r16, 0xFF	; 255
 6ac:	20 2f       	mov	r18, r16
 6ae:	30 e0       	ldi	r19, 0x00	; 0
 6b0:	2c 15       	cp	r18, r12
 6b2:	3d 05       	cpc	r19, r13
 6b4:	a4 f3       	brlt	.-24     	; 0x69e <RF_RxFinish+0x50>
	{
		crc_checksum = UpdateChecksum(crc_checksum, RF_Data[i]);
	}

	crc = RF_Data[i++];
 6b6:	f9 01       	movw	r30, r18
 6b8:	e2 58       	subi	r30, 0x82	; 130
 6ba:	fd 4f       	sbci	r31, 0xFD	; 253
 6bc:	20 81       	ld	r18, Z
 6be:	0f 5f       	subi	r16, 0xFF	; 255
	crc |= RF_Data[i] << 8;
 6c0:	e0 2f       	mov	r30, r16
 6c2:	f0 e0       	ldi	r31, 0x00	; 0
 6c4:	e2 58       	subi	r30, 0x82	; 130
 6c6:	fd 4f       	sbci	r31, 0xFD	; 253
 6c8:	40 81       	ld	r20, Z
 6ca:	30 e0       	ldi	r19, 0x00	; 0
 6cc:	34 2b       	or	r19, r20
	RF_status.New = 0;
 6ce:	40 91 7d 02 	lds	r20, 0x027D	; 0x80027d <RF_status>
 6d2:	4b 7f       	andi	r20, 0xFB	; 251
 6d4:	40 93 7d 02 	sts	0x027D, r20	; 0x80027d <RF_status>
	
	if(crc != crc_checksum)
 6d8:	28 17       	cp	r18, r24
 6da:	39 07       	cpc	r19, r25
 6dc:	c1 f4       	brne	.+48     	; 0x70e <RF_RxFinish+0xc0>
		return 0; //DATA NOT RIGHT - DIFFERENT CHECKSUMS
	else
	{
		for(int i = 0; i < size; i++)
 6de:	1e 14       	cp	r1, r14
 6e0:	1f 04       	cpc	r1, r15
 6e2:	64 f4       	brge	.+24     	; 0x6fc <RF_RxFinish+0xae>
 6e4:	ef e7       	ldi	r30, 0x7F	; 127
 6e6:	f2 e0       	ldi	r31, 0x02	; 2
 6e8:	de 01       	movw	r26, r28
 6ea:	21 2f       	mov	r18, r17
 6ec:	30 e0       	ldi	r19, 0x00	; 0
 6ee:	21 58       	subi	r18, 0x81	; 129
 6f0:	3d 4f       	sbci	r19, 0xFD	; 253
		{
			data[i] = RF_Data[i+1];
 6f2:	91 91       	ld	r25, Z+
 6f4:	9d 93       	st	X+, r25
	
	if(crc != crc_checksum)
		return 0; //DATA NOT RIGHT - DIFFERENT CHECKSUMS
	else
	{
		for(int i = 0; i < size; i++)
 6f6:	e2 17       	cp	r30, r18
 6f8:	f3 07       	cpc	r31, r19
 6fa:	d9 f7       	brne	.-10     	; 0x6f2 <RF_RxFinish+0xa4>
		{
			data[i] = RF_Data[i+1];
		}
		data[size] = 0; //ENDING FRAME WITH 0
 6fc:	c1 0f       	add	r28, r17
 6fe:	d1 1d       	adc	r29, r1
 700:	18 82       	st	Y, r1
		return size; //SIZE OF RECEIVED FRAME IN BYTES
 702:	81 2f       	mov	r24, r17
 704:	05 c0       	rjmp	.+10     	; 0x710 <RF_RxFinish+0xc2>
	uint16_t crc;
	uint16_t crc_checksum = 0;
	uint8_t size = RF_Data[0];

	if(RF_status.Rx)
		return 255;
 706:	8f ef       	ldi	r24, 0xFF	; 255
 708:	03 c0       	rjmp	.+6      	; 0x710 <RF_RxFinish+0xc2>
	if(!RF_status.New)
		return 254;
 70a:	8e ef       	ldi	r24, 0xFE	; 254
 70c:	01 c0       	rjmp	.+2      	; 0x710 <RF_RxFinish+0xc2>
	crc = RF_Data[i++];
	crc |= RF_Data[i] << 8;
	RF_status.New = 0;
	
	if(crc != crc_checksum)
		return 0; //DATA NOT RIGHT - DIFFERENT CHECKSUMS
 70e:	80 e0       	ldi	r24, 0x00	; 0
			data[i] = RF_Data[i+1];
		}
		data[size] = 0; //ENDING FRAME WITH 0
		return size; //SIZE OF RECEIVED FRAME IN BYTES
	}
}
 710:	df 91       	pop	r29
 712:	cf 91       	pop	r28
 714:	1f 91       	pop	r17
 716:	0f 91       	pop	r16
 718:	ff 90       	pop	r15
 71a:	ef 90       	pop	r14
 71c:	df 90       	pop	r13
 71e:	cf 90       	pop	r12
 720:	08 95       	ret

00000722 <UART_Initlialise>:
char UART_ReceiveChar(void)
{
	while(!(UCSR0A & (1<<RXC0))); //EMPTY LOOP - WAITING UNTIL DATA IS RECEIVED

	return UDR0;
}
 722:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
 726:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
 72a:	88 e9       	ldi	r24, 0x98	; 152
 72c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
 730:	86 e0       	ldi	r24, 0x06	; 6
 732:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
 736:	08 95       	ret

00000738 <UART_SendChar>:
 738:	e0 ec       	ldi	r30, 0xC0	; 192
 73a:	f0 e0       	ldi	r31, 0x00	; 0
 73c:	90 81       	ld	r25, Z
 73e:	95 ff       	sbrs	r25, 5
 740:	fd cf       	rjmp	.-6      	; 0x73c <UART_SendChar+0x4>
 742:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 746:	08 95       	ret

00000748 <UART_SendString>:
 748:	cf 93       	push	r28
 74a:	df 93       	push	r29
 74c:	ec 01       	movw	r28, r24
 74e:	88 81       	ld	r24, Y
 750:	88 23       	and	r24, r24
 752:	31 f0       	breq	.+12     	; 0x760 <UART_SendString+0x18>
 754:	21 96       	adiw	r28, 0x01	; 1
 756:	0e 94 9c 03 	call	0x738	; 0x738 <UART_SendChar>
 75a:	89 91       	ld	r24, Y+
 75c:	81 11       	cpse	r24, r1
 75e:	fb cf       	rjmp	.-10     	; 0x756 <UART_SendString+0xe>
 760:	df 91       	pop	r29
 762:	cf 91       	pop	r28
 764:	08 95       	ret

00000766 <__vector_18>:
ISR(USART_RX_vect)
{
 766:	1f 92       	push	r1
 768:	0f 92       	push	r0
 76a:	0f b6       	in	r0, 0x3f	; 63
 76c:	0f 92       	push	r0
 76e:	11 24       	eor	r1, r1
 770:	8f 93       	push	r24
 772:	9f 93       	push	r25
 774:	af 93       	push	r26
 776:	bf 93       	push	r27
 778:	ef 93       	push	r30
 77a:	ff 93       	push	r31
	char character = UDR0;
 77c:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>

	if(messageIndex == 0)
 780:	90 91 ec 02 	lds	r25, 0x02EC	; 0x8002ec <messageIndex>
 784:	91 11       	cpse	r25, r1
 786:	1c c0       	rjmp	.+56     	; 0x7c0 <__vector_18+0x5a>
	{
		if(character == 'E')
 788:	85 34       	cpi	r24, 0x45	; 69
 78a:	61 f4       	brne	.+24     	; 0x7a4 <__vector_18+0x3e>
		{
			message = &errorMessage;
 78c:	8d e1       	ldi	r24, 0x1D	; 29
 78e:	91 e0       	ldi	r25, 0x01	; 1
 790:	90 93 ee 02 	sts	0x02EE, r25	; 0x8002ee <message+0x1>
 794:	80 93 ed 02 	sts	0x02ED, r24	; 0x8002ed <message>
			messageIndex++;
 798:	80 91 ec 02 	lds	r24, 0x02EC	; 0x8002ec <messageIndex>
 79c:	8f 5f       	subi	r24, 0xFF	; 255
 79e:	80 93 ec 02 	sts	0x02EC, r24	; 0x8002ec <messageIndex>
 7a2:	31 c0       	rjmp	.+98     	; 0x806 <__vector_18+0xa0>
		}
		else if(character == 'O')
 7a4:	8f 34       	cpi	r24, 0x4F	; 79
 7a6:	79 f5       	brne	.+94     	; 0x806 <__vector_18+0xa0>
		{
			message = &okMessage;
 7a8:	86 e2       	ldi	r24, 0x26	; 38
 7aa:	91 e0       	ldi	r25, 0x01	; 1
 7ac:	90 93 ee 02 	sts	0x02EE, r25	; 0x8002ee <message+0x1>
 7b0:	80 93 ed 02 	sts	0x02ED, r24	; 0x8002ed <message>
			messageIndex++;
 7b4:	80 91 ec 02 	lds	r24, 0x02EC	; 0x8002ec <messageIndex>
 7b8:	8f 5f       	subi	r24, 0xFF	; 255
 7ba:	80 93 ec 02 	sts	0x02EC, r24	; 0x8002ec <messageIndex>
 7be:	23 c0       	rjmp	.+70     	; 0x806 <__vector_18+0xa0>
		}
	}
	else
	{
		if(character == message->characters[messageIndex])
 7c0:	e0 91 ed 02 	lds	r30, 0x02ED	; 0x8002ed <message>
 7c4:	f0 91 ee 02 	lds	r31, 0x02EE	; 0x8002ee <message+0x1>
 7c8:	90 91 ec 02 	lds	r25, 0x02EC	; 0x8002ec <messageIndex>
 7cc:	df 01       	movw	r26, r30
 7ce:	a9 0f       	add	r26, r25
 7d0:	b1 1d       	adc	r27, r1
 7d2:	9c 91       	ld	r25, X
 7d4:	98 13       	cpse	r25, r24
 7d6:	15 c0       	rjmp	.+42     	; 0x802 <__vector_18+0x9c>
		{
			messageIndex++;	
 7d8:	80 91 ec 02 	lds	r24, 0x02EC	; 0x8002ec <messageIndex>
 7dc:	8f 5f       	subi	r24, 0xFF	; 255
 7de:	80 93 ec 02 	sts	0x02EC, r24	; 0x8002ec <messageIndex>
				
			if(message->characters[messageIndex] == '\0')
 7e2:	80 91 ec 02 	lds	r24, 0x02EC	; 0x8002ec <messageIndex>
 7e6:	df 01       	movw	r26, r30
 7e8:	a8 0f       	add	r26, r24
 7ea:	b1 1d       	adc	r27, r1
 7ec:	8c 91       	ld	r24, X
 7ee:	81 11       	cpse	r24, r1
 7f0:	0a c0       	rjmp	.+20     	; 0x806 <__vector_18+0xa0>
			{
				*message->fullyReceived = 1;
 7f2:	07 80       	ldd	r0, Z+7	; 0x07
 7f4:	f0 85       	ldd	r31, Z+8	; 0x08
 7f6:	e0 2d       	mov	r30, r0
 7f8:	81 e0       	ldi	r24, 0x01	; 1
 7fa:	80 83       	st	Z, r24
				messageIndex = 0;
 7fc:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <messageIndex>
 800:	02 c0       	rjmp	.+4      	; 0x806 <__vector_18+0xa0>
			}
		}
		else
		{
			messageIndex = 0;
 802:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <messageIndex>
	//}
	//else
	//{
		//bufferIndex++;
	//}
 806:	ff 91       	pop	r31
 808:	ef 91       	pop	r30
 80a:	bf 91       	pop	r27
 80c:	af 91       	pop	r26
 80e:	9f 91       	pop	r25
 810:	8f 91       	pop	r24
 812:	0f 90       	pop	r0
 814:	0f be       	out	0x3f, r0	; 63
 816:	0f 90       	pop	r0
 818:	1f 90       	pop	r1
 81a:	18 95       	reti

0000081c <__udivmodsi4>:
 81c:	a1 e2       	ldi	r26, 0x21	; 33
 81e:	1a 2e       	mov	r1, r26
 820:	aa 1b       	sub	r26, r26
 822:	bb 1b       	sub	r27, r27
 824:	fd 01       	movw	r30, r26
 826:	0d c0       	rjmp	.+26     	; 0x842 <__udivmodsi4_ep>

00000828 <__udivmodsi4_loop>:
 828:	aa 1f       	adc	r26, r26
 82a:	bb 1f       	adc	r27, r27
 82c:	ee 1f       	adc	r30, r30
 82e:	ff 1f       	adc	r31, r31
 830:	a2 17       	cp	r26, r18
 832:	b3 07       	cpc	r27, r19
 834:	e4 07       	cpc	r30, r20
 836:	f5 07       	cpc	r31, r21
 838:	20 f0       	brcs	.+8      	; 0x842 <__udivmodsi4_ep>
 83a:	a2 1b       	sub	r26, r18
 83c:	b3 0b       	sbc	r27, r19
 83e:	e4 0b       	sbc	r30, r20
 840:	f5 0b       	sbc	r31, r21

00000842 <__udivmodsi4_ep>:
 842:	66 1f       	adc	r22, r22
 844:	77 1f       	adc	r23, r23
 846:	88 1f       	adc	r24, r24
 848:	99 1f       	adc	r25, r25
 84a:	1a 94       	dec	r1
 84c:	69 f7       	brne	.-38     	; 0x828 <__udivmodsi4_loop>
 84e:	60 95       	com	r22
 850:	70 95       	com	r23
 852:	80 95       	com	r24
 854:	90 95       	com	r25
 856:	9b 01       	movw	r18, r22
 858:	ac 01       	movw	r20, r24
 85a:	bd 01       	movw	r22, r26
 85c:	cf 01       	movw	r24, r30
 85e:	08 95       	ret

00000860 <__divmodsi4>:
 860:	05 2e       	mov	r0, r21
 862:	97 fb       	bst	r25, 7
 864:	1e f4       	brtc	.+6      	; 0x86c <__divmodsi4+0xc>
 866:	00 94       	com	r0
 868:	0e 94 47 04 	call	0x88e	; 0x88e <__negsi2>
 86c:	57 fd       	sbrc	r21, 7
 86e:	07 d0       	rcall	.+14     	; 0x87e <__divmodsi4_neg2>
 870:	0e 94 0e 04 	call	0x81c	; 0x81c <__udivmodsi4>
 874:	07 fc       	sbrc	r0, 7
 876:	03 d0       	rcall	.+6      	; 0x87e <__divmodsi4_neg2>
 878:	4e f4       	brtc	.+18     	; 0x88c <__divmodsi4_exit>
 87a:	0c 94 47 04 	jmp	0x88e	; 0x88e <__negsi2>

0000087e <__divmodsi4_neg2>:
 87e:	50 95       	com	r21
 880:	40 95       	com	r20
 882:	30 95       	com	r19
 884:	21 95       	neg	r18
 886:	3f 4f       	sbci	r19, 0xFF	; 255
 888:	4f 4f       	sbci	r20, 0xFF	; 255
 88a:	5f 4f       	sbci	r21, 0xFF	; 255

0000088c <__divmodsi4_exit>:
 88c:	08 95       	ret

0000088e <__negsi2>:
 88e:	90 95       	com	r25
 890:	80 95       	com	r24
 892:	70 95       	com	r23
 894:	61 95       	neg	r22
 896:	7f 4f       	sbci	r23, 0xFF	; 255
 898:	8f 4f       	sbci	r24, 0xFF	; 255
 89a:	9f 4f       	sbci	r25, 0xFF	; 255
 89c:	08 95       	ret

0000089e <sprintf>:
 89e:	ae e0       	ldi	r26, 0x0E	; 14
 8a0:	b0 e0       	ldi	r27, 0x00	; 0
 8a2:	e5 e5       	ldi	r30, 0x55	; 85
 8a4:	f4 e0       	ldi	r31, 0x04	; 4
 8a6:	0c 94 fe 06 	jmp	0xdfc	; 0xdfc <__prologue_saves__+0x1c>
 8aa:	0d 89       	ldd	r16, Y+21	; 0x15
 8ac:	1e 89       	ldd	r17, Y+22	; 0x16
 8ae:	86 e0       	ldi	r24, 0x06	; 6
 8b0:	8c 83       	std	Y+4, r24	; 0x04
 8b2:	1a 83       	std	Y+2, r17	; 0x02
 8b4:	09 83       	std	Y+1, r16	; 0x01
 8b6:	8f ef       	ldi	r24, 0xFF	; 255
 8b8:	9f e7       	ldi	r25, 0x7F	; 127
 8ba:	9e 83       	std	Y+6, r25	; 0x06
 8bc:	8d 83       	std	Y+5, r24	; 0x05
 8be:	ae 01       	movw	r20, r28
 8c0:	47 5e       	subi	r20, 0xE7	; 231
 8c2:	5f 4f       	sbci	r21, 0xFF	; 255
 8c4:	6f 89       	ldd	r22, Y+23	; 0x17
 8c6:	78 8d       	ldd	r23, Y+24	; 0x18
 8c8:	ce 01       	movw	r24, r28
 8ca:	01 96       	adiw	r24, 0x01	; 1
 8cc:	0e 94 72 04 	call	0x8e4	; 0x8e4 <vfprintf>
 8d0:	2f 81       	ldd	r18, Y+7	; 0x07
 8d2:	38 85       	ldd	r19, Y+8	; 0x08
 8d4:	f8 01       	movw	r30, r16
 8d6:	e2 0f       	add	r30, r18
 8d8:	f3 1f       	adc	r31, r19
 8da:	10 82       	st	Z, r1
 8dc:	2e 96       	adiw	r28, 0x0e	; 14
 8de:	e4 e0       	ldi	r30, 0x04	; 4
 8e0:	0c 94 1a 07 	jmp	0xe34	; 0xe34 <__epilogue_restores__+0x1c>

000008e4 <vfprintf>:
 8e4:	ac e0       	ldi	r26, 0x0C	; 12
 8e6:	b0 e0       	ldi	r27, 0x00	; 0
 8e8:	e8 e7       	ldi	r30, 0x78	; 120
 8ea:	f4 e0       	ldi	r31, 0x04	; 4
 8ec:	0c 94 f0 06 	jmp	0xde0	; 0xde0 <__prologue_saves__>
 8f0:	7c 01       	movw	r14, r24
 8f2:	6b 01       	movw	r12, r22
 8f4:	8a 01       	movw	r16, r20
 8f6:	fc 01       	movw	r30, r24
 8f8:	17 82       	std	Z+7, r1	; 0x07
 8fa:	16 82       	std	Z+6, r1	; 0x06
 8fc:	83 81       	ldd	r24, Z+3	; 0x03
 8fe:	81 ff       	sbrs	r24, 1
 900:	bd c1       	rjmp	.+890    	; 0xc7c <__stack+0x37d>
 902:	ce 01       	movw	r24, r28
 904:	01 96       	adiw	r24, 0x01	; 1
 906:	4c 01       	movw	r8, r24
 908:	f7 01       	movw	r30, r14
 90a:	93 81       	ldd	r25, Z+3	; 0x03
 90c:	f6 01       	movw	r30, r12
 90e:	93 fd       	sbrc	r25, 3
 910:	85 91       	lpm	r24, Z+
 912:	93 ff       	sbrs	r25, 3
 914:	81 91       	ld	r24, Z+
 916:	6f 01       	movw	r12, r30
 918:	88 23       	and	r24, r24
 91a:	09 f4       	brne	.+2      	; 0x91e <__stack+0x1f>
 91c:	ab c1       	rjmp	.+854    	; 0xc74 <__stack+0x375>
 91e:	85 32       	cpi	r24, 0x25	; 37
 920:	39 f4       	brne	.+14     	; 0x930 <__stack+0x31>
 922:	93 fd       	sbrc	r25, 3
 924:	85 91       	lpm	r24, Z+
 926:	93 ff       	sbrs	r25, 3
 928:	81 91       	ld	r24, Z+
 92a:	6f 01       	movw	r12, r30
 92c:	85 32       	cpi	r24, 0x25	; 37
 92e:	29 f4       	brne	.+10     	; 0x93a <__stack+0x3b>
 930:	b7 01       	movw	r22, r14
 932:	90 e0       	ldi	r25, 0x00	; 0
 934:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 938:	e7 cf       	rjmp	.-50     	; 0x908 <__stack+0x9>
 93a:	51 2c       	mov	r5, r1
 93c:	31 2c       	mov	r3, r1
 93e:	20 e0       	ldi	r18, 0x00	; 0
 940:	20 32       	cpi	r18, 0x20	; 32
 942:	a0 f4       	brcc	.+40     	; 0x96c <__stack+0x6d>
 944:	8b 32       	cpi	r24, 0x2B	; 43
 946:	69 f0       	breq	.+26     	; 0x962 <__stack+0x63>
 948:	30 f4       	brcc	.+12     	; 0x956 <__stack+0x57>
 94a:	80 32       	cpi	r24, 0x20	; 32
 94c:	59 f0       	breq	.+22     	; 0x964 <__stack+0x65>
 94e:	83 32       	cpi	r24, 0x23	; 35
 950:	69 f4       	brne	.+26     	; 0x96c <__stack+0x6d>
 952:	20 61       	ori	r18, 0x10	; 16
 954:	2c c0       	rjmp	.+88     	; 0x9ae <__stack+0xaf>
 956:	8d 32       	cpi	r24, 0x2D	; 45
 958:	39 f0       	breq	.+14     	; 0x968 <__stack+0x69>
 95a:	80 33       	cpi	r24, 0x30	; 48
 95c:	39 f4       	brne	.+14     	; 0x96c <__stack+0x6d>
 95e:	21 60       	ori	r18, 0x01	; 1
 960:	26 c0       	rjmp	.+76     	; 0x9ae <__stack+0xaf>
 962:	22 60       	ori	r18, 0x02	; 2
 964:	24 60       	ori	r18, 0x04	; 4
 966:	23 c0       	rjmp	.+70     	; 0x9ae <__stack+0xaf>
 968:	28 60       	ori	r18, 0x08	; 8
 96a:	21 c0       	rjmp	.+66     	; 0x9ae <__stack+0xaf>
 96c:	27 fd       	sbrc	r18, 7
 96e:	27 c0       	rjmp	.+78     	; 0x9be <__stack+0xbf>
 970:	30 ed       	ldi	r19, 0xD0	; 208
 972:	38 0f       	add	r19, r24
 974:	3a 30       	cpi	r19, 0x0A	; 10
 976:	78 f4       	brcc	.+30     	; 0x996 <__stack+0x97>
 978:	26 ff       	sbrs	r18, 6
 97a:	06 c0       	rjmp	.+12     	; 0x988 <__stack+0x89>
 97c:	fa e0       	ldi	r31, 0x0A	; 10
 97e:	5f 9e       	mul	r5, r31
 980:	30 0d       	add	r19, r0
 982:	11 24       	eor	r1, r1
 984:	53 2e       	mov	r5, r19
 986:	13 c0       	rjmp	.+38     	; 0x9ae <__stack+0xaf>
 988:	8a e0       	ldi	r24, 0x0A	; 10
 98a:	38 9e       	mul	r3, r24
 98c:	30 0d       	add	r19, r0
 98e:	11 24       	eor	r1, r1
 990:	33 2e       	mov	r3, r19
 992:	20 62       	ori	r18, 0x20	; 32
 994:	0c c0       	rjmp	.+24     	; 0x9ae <__stack+0xaf>
 996:	8e 32       	cpi	r24, 0x2E	; 46
 998:	21 f4       	brne	.+8      	; 0x9a2 <__stack+0xa3>
 99a:	26 fd       	sbrc	r18, 6
 99c:	6b c1       	rjmp	.+726    	; 0xc74 <__stack+0x375>
 99e:	20 64       	ori	r18, 0x40	; 64
 9a0:	06 c0       	rjmp	.+12     	; 0x9ae <__stack+0xaf>
 9a2:	8c 36       	cpi	r24, 0x6C	; 108
 9a4:	11 f4       	brne	.+4      	; 0x9aa <__stack+0xab>
 9a6:	20 68       	ori	r18, 0x80	; 128
 9a8:	02 c0       	rjmp	.+4      	; 0x9ae <__stack+0xaf>
 9aa:	88 36       	cpi	r24, 0x68	; 104
 9ac:	41 f4       	brne	.+16     	; 0x9be <__stack+0xbf>
 9ae:	f6 01       	movw	r30, r12
 9b0:	93 fd       	sbrc	r25, 3
 9b2:	85 91       	lpm	r24, Z+
 9b4:	93 ff       	sbrs	r25, 3
 9b6:	81 91       	ld	r24, Z+
 9b8:	6f 01       	movw	r12, r30
 9ba:	81 11       	cpse	r24, r1
 9bc:	c1 cf       	rjmp	.-126    	; 0x940 <__stack+0x41>
 9be:	98 2f       	mov	r25, r24
 9c0:	9f 7d       	andi	r25, 0xDF	; 223
 9c2:	95 54       	subi	r25, 0x45	; 69
 9c4:	93 30       	cpi	r25, 0x03	; 3
 9c6:	28 f4       	brcc	.+10     	; 0x9d2 <__stack+0xd3>
 9c8:	0c 5f       	subi	r16, 0xFC	; 252
 9ca:	1f 4f       	sbci	r17, 0xFF	; 255
 9cc:	ff e3       	ldi	r31, 0x3F	; 63
 9ce:	f9 83       	std	Y+1, r31	; 0x01
 9d0:	0d c0       	rjmp	.+26     	; 0x9ec <__stack+0xed>
 9d2:	83 36       	cpi	r24, 0x63	; 99
 9d4:	31 f0       	breq	.+12     	; 0x9e2 <__stack+0xe3>
 9d6:	83 37       	cpi	r24, 0x73	; 115
 9d8:	71 f0       	breq	.+28     	; 0x9f6 <__stack+0xf7>
 9da:	83 35       	cpi	r24, 0x53	; 83
 9dc:	09 f0       	breq	.+2      	; 0x9e0 <__stack+0xe1>
 9de:	5b c0       	rjmp	.+182    	; 0xa96 <__stack+0x197>
 9e0:	22 c0       	rjmp	.+68     	; 0xa26 <__stack+0x127>
 9e2:	f8 01       	movw	r30, r16
 9e4:	80 81       	ld	r24, Z
 9e6:	89 83       	std	Y+1, r24	; 0x01
 9e8:	0e 5f       	subi	r16, 0xFE	; 254
 9ea:	1f 4f       	sbci	r17, 0xFF	; 255
 9ec:	44 24       	eor	r4, r4
 9ee:	43 94       	inc	r4
 9f0:	51 2c       	mov	r5, r1
 9f2:	54 01       	movw	r10, r8
 9f4:	15 c0       	rjmp	.+42     	; 0xa20 <__stack+0x121>
 9f6:	38 01       	movw	r6, r16
 9f8:	f2 e0       	ldi	r31, 0x02	; 2
 9fa:	6f 0e       	add	r6, r31
 9fc:	71 1c       	adc	r7, r1
 9fe:	f8 01       	movw	r30, r16
 a00:	a0 80       	ld	r10, Z
 a02:	b1 80       	ldd	r11, Z+1	; 0x01
 a04:	26 ff       	sbrs	r18, 6
 a06:	03 c0       	rjmp	.+6      	; 0xa0e <__stack+0x10f>
 a08:	65 2d       	mov	r22, r5
 a0a:	70 e0       	ldi	r23, 0x00	; 0
 a0c:	02 c0       	rjmp	.+4      	; 0xa12 <__stack+0x113>
 a0e:	6f ef       	ldi	r22, 0xFF	; 255
 a10:	7f ef       	ldi	r23, 0xFF	; 255
 a12:	c5 01       	movw	r24, r10
 a14:	2c 87       	std	Y+12, r18	; 0x0c
 a16:	0e 94 4f 06 	call	0xc9e	; 0xc9e <strnlen>
 a1a:	2c 01       	movw	r4, r24
 a1c:	83 01       	movw	r16, r6
 a1e:	2c 85       	ldd	r18, Y+12	; 0x0c
 a20:	2f 77       	andi	r18, 0x7F	; 127
 a22:	22 2e       	mov	r2, r18
 a24:	17 c0       	rjmp	.+46     	; 0xa54 <__stack+0x155>
 a26:	38 01       	movw	r6, r16
 a28:	f2 e0       	ldi	r31, 0x02	; 2
 a2a:	6f 0e       	add	r6, r31
 a2c:	71 1c       	adc	r7, r1
 a2e:	f8 01       	movw	r30, r16
 a30:	a0 80       	ld	r10, Z
 a32:	b1 80       	ldd	r11, Z+1	; 0x01
 a34:	26 ff       	sbrs	r18, 6
 a36:	03 c0       	rjmp	.+6      	; 0xa3e <__stack+0x13f>
 a38:	65 2d       	mov	r22, r5
 a3a:	70 e0       	ldi	r23, 0x00	; 0
 a3c:	02 c0       	rjmp	.+4      	; 0xa42 <__stack+0x143>
 a3e:	6f ef       	ldi	r22, 0xFF	; 255
 a40:	7f ef       	ldi	r23, 0xFF	; 255
 a42:	c5 01       	movw	r24, r10
 a44:	2c 87       	std	Y+12, r18	; 0x0c
 a46:	0e 94 44 06 	call	0xc88	; 0xc88 <strnlen_P>
 a4a:	2c 01       	movw	r4, r24
 a4c:	2c 85       	ldd	r18, Y+12	; 0x0c
 a4e:	20 68       	ori	r18, 0x80	; 128
 a50:	22 2e       	mov	r2, r18
 a52:	83 01       	movw	r16, r6
 a54:	23 fc       	sbrc	r2, 3
 a56:	1b c0       	rjmp	.+54     	; 0xa8e <__stack+0x18f>
 a58:	83 2d       	mov	r24, r3
 a5a:	90 e0       	ldi	r25, 0x00	; 0
 a5c:	48 16       	cp	r4, r24
 a5e:	59 06       	cpc	r5, r25
 a60:	b0 f4       	brcc	.+44     	; 0xa8e <__stack+0x18f>
 a62:	b7 01       	movw	r22, r14
 a64:	80 e2       	ldi	r24, 0x20	; 32
 a66:	90 e0       	ldi	r25, 0x00	; 0
 a68:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 a6c:	3a 94       	dec	r3
 a6e:	f4 cf       	rjmp	.-24     	; 0xa58 <__stack+0x159>
 a70:	f5 01       	movw	r30, r10
 a72:	27 fc       	sbrc	r2, 7
 a74:	85 91       	lpm	r24, Z+
 a76:	27 fe       	sbrs	r2, 7
 a78:	81 91       	ld	r24, Z+
 a7a:	5f 01       	movw	r10, r30
 a7c:	b7 01       	movw	r22, r14
 a7e:	90 e0       	ldi	r25, 0x00	; 0
 a80:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 a84:	31 10       	cpse	r3, r1
 a86:	3a 94       	dec	r3
 a88:	f1 e0       	ldi	r31, 0x01	; 1
 a8a:	4f 1a       	sub	r4, r31
 a8c:	51 08       	sbc	r5, r1
 a8e:	41 14       	cp	r4, r1
 a90:	51 04       	cpc	r5, r1
 a92:	71 f7       	brne	.-36     	; 0xa70 <__stack+0x171>
 a94:	e5 c0       	rjmp	.+458    	; 0xc60 <__stack+0x361>
 a96:	84 36       	cpi	r24, 0x64	; 100
 a98:	11 f0       	breq	.+4      	; 0xa9e <__stack+0x19f>
 a9a:	89 36       	cpi	r24, 0x69	; 105
 a9c:	39 f5       	brne	.+78     	; 0xaec <__stack+0x1ed>
 a9e:	f8 01       	movw	r30, r16
 aa0:	27 ff       	sbrs	r18, 7
 aa2:	07 c0       	rjmp	.+14     	; 0xab2 <__stack+0x1b3>
 aa4:	60 81       	ld	r22, Z
 aa6:	71 81       	ldd	r23, Z+1	; 0x01
 aa8:	82 81       	ldd	r24, Z+2	; 0x02
 aaa:	93 81       	ldd	r25, Z+3	; 0x03
 aac:	0c 5f       	subi	r16, 0xFC	; 252
 aae:	1f 4f       	sbci	r17, 0xFF	; 255
 ab0:	08 c0       	rjmp	.+16     	; 0xac2 <__stack+0x1c3>
 ab2:	60 81       	ld	r22, Z
 ab4:	71 81       	ldd	r23, Z+1	; 0x01
 ab6:	07 2e       	mov	r0, r23
 ab8:	00 0c       	add	r0, r0
 aba:	88 0b       	sbc	r24, r24
 abc:	99 0b       	sbc	r25, r25
 abe:	0e 5f       	subi	r16, 0xFE	; 254
 ac0:	1f 4f       	sbci	r17, 0xFF	; 255
 ac2:	2f 76       	andi	r18, 0x6F	; 111
 ac4:	72 2e       	mov	r7, r18
 ac6:	97 ff       	sbrs	r25, 7
 ac8:	09 c0       	rjmp	.+18     	; 0xadc <__stack+0x1dd>
 aca:	90 95       	com	r25
 acc:	80 95       	com	r24
 ace:	70 95       	com	r23
 ad0:	61 95       	neg	r22
 ad2:	7f 4f       	sbci	r23, 0xFF	; 255
 ad4:	8f 4f       	sbci	r24, 0xFF	; 255
 ad6:	9f 4f       	sbci	r25, 0xFF	; 255
 ad8:	20 68       	ori	r18, 0x80	; 128
 ada:	72 2e       	mov	r7, r18
 adc:	2a e0       	ldi	r18, 0x0A	; 10
 ade:	30 e0       	ldi	r19, 0x00	; 0
 ae0:	a4 01       	movw	r20, r8
 ae2:	0e 94 92 06 	call	0xd24	; 0xd24 <__ultoa_invert>
 ae6:	a8 2e       	mov	r10, r24
 ae8:	a8 18       	sub	r10, r8
 aea:	44 c0       	rjmp	.+136    	; 0xb74 <__stack+0x275>
 aec:	85 37       	cpi	r24, 0x75	; 117
 aee:	29 f4       	brne	.+10     	; 0xafa <__stack+0x1fb>
 af0:	2f 7e       	andi	r18, 0xEF	; 239
 af2:	b2 2e       	mov	r11, r18
 af4:	2a e0       	ldi	r18, 0x0A	; 10
 af6:	30 e0       	ldi	r19, 0x00	; 0
 af8:	25 c0       	rjmp	.+74     	; 0xb44 <__stack+0x245>
 afa:	f2 2f       	mov	r31, r18
 afc:	f9 7f       	andi	r31, 0xF9	; 249
 afe:	bf 2e       	mov	r11, r31
 b00:	8f 36       	cpi	r24, 0x6F	; 111
 b02:	c1 f0       	breq	.+48     	; 0xb34 <__stack+0x235>
 b04:	18 f4       	brcc	.+6      	; 0xb0c <__stack+0x20d>
 b06:	88 35       	cpi	r24, 0x58	; 88
 b08:	79 f0       	breq	.+30     	; 0xb28 <__stack+0x229>
 b0a:	b4 c0       	rjmp	.+360    	; 0xc74 <__stack+0x375>
 b0c:	80 37       	cpi	r24, 0x70	; 112
 b0e:	19 f0       	breq	.+6      	; 0xb16 <__stack+0x217>
 b10:	88 37       	cpi	r24, 0x78	; 120
 b12:	21 f0       	breq	.+8      	; 0xb1c <__stack+0x21d>
 b14:	af c0       	rjmp	.+350    	; 0xc74 <__stack+0x375>
 b16:	2f 2f       	mov	r18, r31
 b18:	20 61       	ori	r18, 0x10	; 16
 b1a:	b2 2e       	mov	r11, r18
 b1c:	b4 fe       	sbrs	r11, 4
 b1e:	0d c0       	rjmp	.+26     	; 0xb3a <__stack+0x23b>
 b20:	8b 2d       	mov	r24, r11
 b22:	84 60       	ori	r24, 0x04	; 4
 b24:	b8 2e       	mov	r11, r24
 b26:	09 c0       	rjmp	.+18     	; 0xb3a <__stack+0x23b>
 b28:	24 ff       	sbrs	r18, 4
 b2a:	0a c0       	rjmp	.+20     	; 0xb40 <__stack+0x241>
 b2c:	9f 2f       	mov	r25, r31
 b2e:	96 60       	ori	r25, 0x06	; 6
 b30:	b9 2e       	mov	r11, r25
 b32:	06 c0       	rjmp	.+12     	; 0xb40 <__stack+0x241>
 b34:	28 e0       	ldi	r18, 0x08	; 8
 b36:	30 e0       	ldi	r19, 0x00	; 0
 b38:	05 c0       	rjmp	.+10     	; 0xb44 <__stack+0x245>
 b3a:	20 e1       	ldi	r18, 0x10	; 16
 b3c:	30 e0       	ldi	r19, 0x00	; 0
 b3e:	02 c0       	rjmp	.+4      	; 0xb44 <__stack+0x245>
 b40:	20 e1       	ldi	r18, 0x10	; 16
 b42:	32 e0       	ldi	r19, 0x02	; 2
 b44:	f8 01       	movw	r30, r16
 b46:	b7 fe       	sbrs	r11, 7
 b48:	07 c0       	rjmp	.+14     	; 0xb58 <__stack+0x259>
 b4a:	60 81       	ld	r22, Z
 b4c:	71 81       	ldd	r23, Z+1	; 0x01
 b4e:	82 81       	ldd	r24, Z+2	; 0x02
 b50:	93 81       	ldd	r25, Z+3	; 0x03
 b52:	0c 5f       	subi	r16, 0xFC	; 252
 b54:	1f 4f       	sbci	r17, 0xFF	; 255
 b56:	06 c0       	rjmp	.+12     	; 0xb64 <__stack+0x265>
 b58:	60 81       	ld	r22, Z
 b5a:	71 81       	ldd	r23, Z+1	; 0x01
 b5c:	80 e0       	ldi	r24, 0x00	; 0
 b5e:	90 e0       	ldi	r25, 0x00	; 0
 b60:	0e 5f       	subi	r16, 0xFE	; 254
 b62:	1f 4f       	sbci	r17, 0xFF	; 255
 b64:	a4 01       	movw	r20, r8
 b66:	0e 94 92 06 	call	0xd24	; 0xd24 <__ultoa_invert>
 b6a:	a8 2e       	mov	r10, r24
 b6c:	a8 18       	sub	r10, r8
 b6e:	fb 2d       	mov	r31, r11
 b70:	ff 77       	andi	r31, 0x7F	; 127
 b72:	7f 2e       	mov	r7, r31
 b74:	76 fe       	sbrs	r7, 6
 b76:	0b c0       	rjmp	.+22     	; 0xb8e <__stack+0x28f>
 b78:	37 2d       	mov	r19, r7
 b7a:	3e 7f       	andi	r19, 0xFE	; 254
 b7c:	a5 14       	cp	r10, r5
 b7e:	50 f4       	brcc	.+20     	; 0xb94 <__stack+0x295>
 b80:	74 fe       	sbrs	r7, 4
 b82:	0a c0       	rjmp	.+20     	; 0xb98 <__stack+0x299>
 b84:	72 fc       	sbrc	r7, 2
 b86:	08 c0       	rjmp	.+16     	; 0xb98 <__stack+0x299>
 b88:	37 2d       	mov	r19, r7
 b8a:	3e 7e       	andi	r19, 0xEE	; 238
 b8c:	05 c0       	rjmp	.+10     	; 0xb98 <__stack+0x299>
 b8e:	ba 2c       	mov	r11, r10
 b90:	37 2d       	mov	r19, r7
 b92:	03 c0       	rjmp	.+6      	; 0xb9a <__stack+0x29b>
 b94:	ba 2c       	mov	r11, r10
 b96:	01 c0       	rjmp	.+2      	; 0xb9a <__stack+0x29b>
 b98:	b5 2c       	mov	r11, r5
 b9a:	34 ff       	sbrs	r19, 4
 b9c:	0d c0       	rjmp	.+26     	; 0xbb8 <__stack+0x2b9>
 b9e:	fe 01       	movw	r30, r28
 ba0:	ea 0d       	add	r30, r10
 ba2:	f1 1d       	adc	r31, r1
 ba4:	80 81       	ld	r24, Z
 ba6:	80 33       	cpi	r24, 0x30	; 48
 ba8:	11 f4       	brne	.+4      	; 0xbae <__stack+0x2af>
 baa:	39 7e       	andi	r19, 0xE9	; 233
 bac:	09 c0       	rjmp	.+18     	; 0xbc0 <__stack+0x2c1>
 bae:	32 ff       	sbrs	r19, 2
 bb0:	06 c0       	rjmp	.+12     	; 0xbbe <__stack+0x2bf>
 bb2:	b3 94       	inc	r11
 bb4:	b3 94       	inc	r11
 bb6:	04 c0       	rjmp	.+8      	; 0xbc0 <__stack+0x2c1>
 bb8:	83 2f       	mov	r24, r19
 bba:	86 78       	andi	r24, 0x86	; 134
 bbc:	09 f0       	breq	.+2      	; 0xbc0 <__stack+0x2c1>
 bbe:	b3 94       	inc	r11
 bc0:	33 fd       	sbrc	r19, 3
 bc2:	13 c0       	rjmp	.+38     	; 0xbea <__stack+0x2eb>
 bc4:	30 ff       	sbrs	r19, 0
 bc6:	06 c0       	rjmp	.+12     	; 0xbd4 <__stack+0x2d5>
 bc8:	5a 2c       	mov	r5, r10
 bca:	b3 14       	cp	r11, r3
 bcc:	18 f4       	brcc	.+6      	; 0xbd4 <__stack+0x2d5>
 bce:	53 0c       	add	r5, r3
 bd0:	5b 18       	sub	r5, r11
 bd2:	b3 2c       	mov	r11, r3
 bd4:	b3 14       	cp	r11, r3
 bd6:	68 f4       	brcc	.+26     	; 0xbf2 <__stack+0x2f3>
 bd8:	b7 01       	movw	r22, r14
 bda:	80 e2       	ldi	r24, 0x20	; 32
 bdc:	90 e0       	ldi	r25, 0x00	; 0
 bde:	3c 87       	std	Y+12, r19	; 0x0c
 be0:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 be4:	b3 94       	inc	r11
 be6:	3c 85       	ldd	r19, Y+12	; 0x0c
 be8:	f5 cf       	rjmp	.-22     	; 0xbd4 <__stack+0x2d5>
 bea:	b3 14       	cp	r11, r3
 bec:	10 f4       	brcc	.+4      	; 0xbf2 <__stack+0x2f3>
 bee:	3b 18       	sub	r3, r11
 bf0:	01 c0       	rjmp	.+2      	; 0xbf4 <__stack+0x2f5>
 bf2:	31 2c       	mov	r3, r1
 bf4:	34 ff       	sbrs	r19, 4
 bf6:	12 c0       	rjmp	.+36     	; 0xc1c <__stack+0x31d>
 bf8:	b7 01       	movw	r22, r14
 bfa:	80 e3       	ldi	r24, 0x30	; 48
 bfc:	90 e0       	ldi	r25, 0x00	; 0
 bfe:	3c 87       	std	Y+12, r19	; 0x0c
 c00:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 c04:	3c 85       	ldd	r19, Y+12	; 0x0c
 c06:	32 ff       	sbrs	r19, 2
 c08:	17 c0       	rjmp	.+46     	; 0xc38 <__stack+0x339>
 c0a:	31 fd       	sbrc	r19, 1
 c0c:	03 c0       	rjmp	.+6      	; 0xc14 <__stack+0x315>
 c0e:	88 e7       	ldi	r24, 0x78	; 120
 c10:	90 e0       	ldi	r25, 0x00	; 0
 c12:	02 c0       	rjmp	.+4      	; 0xc18 <__stack+0x319>
 c14:	88 e5       	ldi	r24, 0x58	; 88
 c16:	90 e0       	ldi	r25, 0x00	; 0
 c18:	b7 01       	movw	r22, r14
 c1a:	0c c0       	rjmp	.+24     	; 0xc34 <__stack+0x335>
 c1c:	83 2f       	mov	r24, r19
 c1e:	86 78       	andi	r24, 0x86	; 134
 c20:	59 f0       	breq	.+22     	; 0xc38 <__stack+0x339>
 c22:	31 ff       	sbrs	r19, 1
 c24:	02 c0       	rjmp	.+4      	; 0xc2a <__stack+0x32b>
 c26:	8b e2       	ldi	r24, 0x2B	; 43
 c28:	01 c0       	rjmp	.+2      	; 0xc2c <__stack+0x32d>
 c2a:	80 e2       	ldi	r24, 0x20	; 32
 c2c:	37 fd       	sbrc	r19, 7
 c2e:	8d e2       	ldi	r24, 0x2D	; 45
 c30:	b7 01       	movw	r22, r14
 c32:	90 e0       	ldi	r25, 0x00	; 0
 c34:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 c38:	a5 14       	cp	r10, r5
 c3a:	38 f4       	brcc	.+14     	; 0xc4a <__stack+0x34b>
 c3c:	b7 01       	movw	r22, r14
 c3e:	80 e3       	ldi	r24, 0x30	; 48
 c40:	90 e0       	ldi	r25, 0x00	; 0
 c42:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 c46:	5a 94       	dec	r5
 c48:	f7 cf       	rjmp	.-18     	; 0xc38 <__stack+0x339>
 c4a:	aa 94       	dec	r10
 c4c:	f4 01       	movw	r30, r8
 c4e:	ea 0d       	add	r30, r10
 c50:	f1 1d       	adc	r31, r1
 c52:	80 81       	ld	r24, Z
 c54:	b7 01       	movw	r22, r14
 c56:	90 e0       	ldi	r25, 0x00	; 0
 c58:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 c5c:	a1 10       	cpse	r10, r1
 c5e:	f5 cf       	rjmp	.-22     	; 0xc4a <__stack+0x34b>
 c60:	33 20       	and	r3, r3
 c62:	09 f4       	brne	.+2      	; 0xc66 <__stack+0x367>
 c64:	51 ce       	rjmp	.-862    	; 0x908 <__stack+0x9>
 c66:	b7 01       	movw	r22, r14
 c68:	80 e2       	ldi	r24, 0x20	; 32
 c6a:	90 e0       	ldi	r25, 0x00	; 0
 c6c:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <fputc>
 c70:	3a 94       	dec	r3
 c72:	f6 cf       	rjmp	.-20     	; 0xc60 <__stack+0x361>
 c74:	f7 01       	movw	r30, r14
 c76:	86 81       	ldd	r24, Z+6	; 0x06
 c78:	97 81       	ldd	r25, Z+7	; 0x07
 c7a:	02 c0       	rjmp	.+4      	; 0xc80 <__stack+0x381>
 c7c:	8f ef       	ldi	r24, 0xFF	; 255
 c7e:	9f ef       	ldi	r25, 0xFF	; 255
 c80:	2c 96       	adiw	r28, 0x0c	; 12
 c82:	e2 e1       	ldi	r30, 0x12	; 18
 c84:	0c 94 0c 07 	jmp	0xe18	; 0xe18 <__epilogue_restores__>

00000c88 <strnlen_P>:
 c88:	fc 01       	movw	r30, r24
 c8a:	05 90       	lpm	r0, Z+
 c8c:	61 50       	subi	r22, 0x01	; 1
 c8e:	70 40       	sbci	r23, 0x00	; 0
 c90:	01 10       	cpse	r0, r1
 c92:	d8 f7       	brcc	.-10     	; 0xc8a <strnlen_P+0x2>
 c94:	80 95       	com	r24
 c96:	90 95       	com	r25
 c98:	8e 0f       	add	r24, r30
 c9a:	9f 1f       	adc	r25, r31
 c9c:	08 95       	ret

00000c9e <strnlen>:
 c9e:	fc 01       	movw	r30, r24
 ca0:	61 50       	subi	r22, 0x01	; 1
 ca2:	70 40       	sbci	r23, 0x00	; 0
 ca4:	01 90       	ld	r0, Z+
 ca6:	01 10       	cpse	r0, r1
 ca8:	d8 f7       	brcc	.-10     	; 0xca0 <strnlen+0x2>
 caa:	80 95       	com	r24
 cac:	90 95       	com	r25
 cae:	8e 0f       	add	r24, r30
 cb0:	9f 1f       	adc	r25, r31
 cb2:	08 95       	ret

00000cb4 <fputc>:
 cb4:	0f 93       	push	r16
 cb6:	1f 93       	push	r17
 cb8:	cf 93       	push	r28
 cba:	df 93       	push	r29
 cbc:	fb 01       	movw	r30, r22
 cbe:	23 81       	ldd	r18, Z+3	; 0x03
 cc0:	21 fd       	sbrc	r18, 1
 cc2:	03 c0       	rjmp	.+6      	; 0xcca <fputc+0x16>
 cc4:	8f ef       	ldi	r24, 0xFF	; 255
 cc6:	9f ef       	ldi	r25, 0xFF	; 255
 cc8:	28 c0       	rjmp	.+80     	; 0xd1a <fputc+0x66>
 cca:	22 ff       	sbrs	r18, 2
 ccc:	16 c0       	rjmp	.+44     	; 0xcfa <fputc+0x46>
 cce:	46 81       	ldd	r20, Z+6	; 0x06
 cd0:	57 81       	ldd	r21, Z+7	; 0x07
 cd2:	24 81       	ldd	r18, Z+4	; 0x04
 cd4:	35 81       	ldd	r19, Z+5	; 0x05
 cd6:	42 17       	cp	r20, r18
 cd8:	53 07       	cpc	r21, r19
 cda:	44 f4       	brge	.+16     	; 0xcec <fputc+0x38>
 cdc:	a0 81       	ld	r26, Z
 cde:	b1 81       	ldd	r27, Z+1	; 0x01
 ce0:	9d 01       	movw	r18, r26
 ce2:	2f 5f       	subi	r18, 0xFF	; 255
 ce4:	3f 4f       	sbci	r19, 0xFF	; 255
 ce6:	31 83       	std	Z+1, r19	; 0x01
 ce8:	20 83       	st	Z, r18
 cea:	8c 93       	st	X, r24
 cec:	26 81       	ldd	r18, Z+6	; 0x06
 cee:	37 81       	ldd	r19, Z+7	; 0x07
 cf0:	2f 5f       	subi	r18, 0xFF	; 255
 cf2:	3f 4f       	sbci	r19, 0xFF	; 255
 cf4:	37 83       	std	Z+7, r19	; 0x07
 cf6:	26 83       	std	Z+6, r18	; 0x06
 cf8:	10 c0       	rjmp	.+32     	; 0xd1a <fputc+0x66>
 cfa:	eb 01       	movw	r28, r22
 cfc:	09 2f       	mov	r16, r25
 cfe:	18 2f       	mov	r17, r24
 d00:	00 84       	ldd	r0, Z+8	; 0x08
 d02:	f1 85       	ldd	r31, Z+9	; 0x09
 d04:	e0 2d       	mov	r30, r0
 d06:	09 95       	icall
 d08:	89 2b       	or	r24, r25
 d0a:	e1 f6       	brne	.-72     	; 0xcc4 <fputc+0x10>
 d0c:	8e 81       	ldd	r24, Y+6	; 0x06
 d0e:	9f 81       	ldd	r25, Y+7	; 0x07
 d10:	01 96       	adiw	r24, 0x01	; 1
 d12:	9f 83       	std	Y+7, r25	; 0x07
 d14:	8e 83       	std	Y+6, r24	; 0x06
 d16:	81 2f       	mov	r24, r17
 d18:	90 2f       	mov	r25, r16
 d1a:	df 91       	pop	r29
 d1c:	cf 91       	pop	r28
 d1e:	1f 91       	pop	r17
 d20:	0f 91       	pop	r16
 d22:	08 95       	ret

00000d24 <__ultoa_invert>:
 d24:	fa 01       	movw	r30, r20
 d26:	aa 27       	eor	r26, r26
 d28:	28 30       	cpi	r18, 0x08	; 8
 d2a:	51 f1       	breq	.+84     	; 0xd80 <__ultoa_invert+0x5c>
 d2c:	20 31       	cpi	r18, 0x10	; 16
 d2e:	81 f1       	breq	.+96     	; 0xd90 <__ultoa_invert+0x6c>
 d30:	e8 94       	clt
 d32:	6f 93       	push	r22
 d34:	6e 7f       	andi	r22, 0xFE	; 254
 d36:	6e 5f       	subi	r22, 0xFE	; 254
 d38:	7f 4f       	sbci	r23, 0xFF	; 255
 d3a:	8f 4f       	sbci	r24, 0xFF	; 255
 d3c:	9f 4f       	sbci	r25, 0xFF	; 255
 d3e:	af 4f       	sbci	r26, 0xFF	; 255
 d40:	b1 e0       	ldi	r27, 0x01	; 1
 d42:	3e d0       	rcall	.+124    	; 0xdc0 <__ultoa_invert+0x9c>
 d44:	b4 e0       	ldi	r27, 0x04	; 4
 d46:	3c d0       	rcall	.+120    	; 0xdc0 <__ultoa_invert+0x9c>
 d48:	67 0f       	add	r22, r23
 d4a:	78 1f       	adc	r23, r24
 d4c:	89 1f       	adc	r24, r25
 d4e:	9a 1f       	adc	r25, r26
 d50:	a1 1d       	adc	r26, r1
 d52:	68 0f       	add	r22, r24
 d54:	79 1f       	adc	r23, r25
 d56:	8a 1f       	adc	r24, r26
 d58:	91 1d       	adc	r25, r1
 d5a:	a1 1d       	adc	r26, r1
 d5c:	6a 0f       	add	r22, r26
 d5e:	71 1d       	adc	r23, r1
 d60:	81 1d       	adc	r24, r1
 d62:	91 1d       	adc	r25, r1
 d64:	a1 1d       	adc	r26, r1
 d66:	20 d0       	rcall	.+64     	; 0xda8 <__ultoa_invert+0x84>
 d68:	09 f4       	brne	.+2      	; 0xd6c <__ultoa_invert+0x48>
 d6a:	68 94       	set
 d6c:	3f 91       	pop	r19
 d6e:	2a e0       	ldi	r18, 0x0A	; 10
 d70:	26 9f       	mul	r18, r22
 d72:	11 24       	eor	r1, r1
 d74:	30 19       	sub	r19, r0
 d76:	30 5d       	subi	r19, 0xD0	; 208
 d78:	31 93       	st	Z+, r19
 d7a:	de f6       	brtc	.-74     	; 0xd32 <__ultoa_invert+0xe>
 d7c:	cf 01       	movw	r24, r30
 d7e:	08 95       	ret
 d80:	46 2f       	mov	r20, r22
 d82:	47 70       	andi	r20, 0x07	; 7
 d84:	40 5d       	subi	r20, 0xD0	; 208
 d86:	41 93       	st	Z+, r20
 d88:	b3 e0       	ldi	r27, 0x03	; 3
 d8a:	0f d0       	rcall	.+30     	; 0xdaa <__ultoa_invert+0x86>
 d8c:	c9 f7       	brne	.-14     	; 0xd80 <__ultoa_invert+0x5c>
 d8e:	f6 cf       	rjmp	.-20     	; 0xd7c <__ultoa_invert+0x58>
 d90:	46 2f       	mov	r20, r22
 d92:	4f 70       	andi	r20, 0x0F	; 15
 d94:	40 5d       	subi	r20, 0xD0	; 208
 d96:	4a 33       	cpi	r20, 0x3A	; 58
 d98:	18 f0       	brcs	.+6      	; 0xda0 <__ultoa_invert+0x7c>
 d9a:	49 5d       	subi	r20, 0xD9	; 217
 d9c:	31 fd       	sbrc	r19, 1
 d9e:	40 52       	subi	r20, 0x20	; 32
 da0:	41 93       	st	Z+, r20
 da2:	02 d0       	rcall	.+4      	; 0xda8 <__ultoa_invert+0x84>
 da4:	a9 f7       	brne	.-22     	; 0xd90 <__ultoa_invert+0x6c>
 da6:	ea cf       	rjmp	.-44     	; 0xd7c <__ultoa_invert+0x58>
 da8:	b4 e0       	ldi	r27, 0x04	; 4
 daa:	a6 95       	lsr	r26
 dac:	97 95       	ror	r25
 dae:	87 95       	ror	r24
 db0:	77 95       	ror	r23
 db2:	67 95       	ror	r22
 db4:	ba 95       	dec	r27
 db6:	c9 f7       	brne	.-14     	; 0xdaa <__ultoa_invert+0x86>
 db8:	00 97       	sbiw	r24, 0x00	; 0
 dba:	61 05       	cpc	r22, r1
 dbc:	71 05       	cpc	r23, r1
 dbe:	08 95       	ret
 dc0:	9b 01       	movw	r18, r22
 dc2:	ac 01       	movw	r20, r24
 dc4:	0a 2e       	mov	r0, r26
 dc6:	06 94       	lsr	r0
 dc8:	57 95       	ror	r21
 dca:	47 95       	ror	r20
 dcc:	37 95       	ror	r19
 dce:	27 95       	ror	r18
 dd0:	ba 95       	dec	r27
 dd2:	c9 f7       	brne	.-14     	; 0xdc6 <__ultoa_invert+0xa2>
 dd4:	62 0f       	add	r22, r18
 dd6:	73 1f       	adc	r23, r19
 dd8:	84 1f       	adc	r24, r20
 dda:	95 1f       	adc	r25, r21
 ddc:	a0 1d       	adc	r26, r0
 dde:	08 95       	ret

00000de0 <__prologue_saves__>:
 de0:	2f 92       	push	r2
 de2:	3f 92       	push	r3
 de4:	4f 92       	push	r4
 de6:	5f 92       	push	r5
 de8:	6f 92       	push	r6
 dea:	7f 92       	push	r7
 dec:	8f 92       	push	r8
 dee:	9f 92       	push	r9
 df0:	af 92       	push	r10
 df2:	bf 92       	push	r11
 df4:	cf 92       	push	r12
 df6:	df 92       	push	r13
 df8:	ef 92       	push	r14
 dfa:	ff 92       	push	r15
 dfc:	0f 93       	push	r16
 dfe:	1f 93       	push	r17
 e00:	cf 93       	push	r28
 e02:	df 93       	push	r29
 e04:	cd b7       	in	r28, 0x3d	; 61
 e06:	de b7       	in	r29, 0x3e	; 62
 e08:	ca 1b       	sub	r28, r26
 e0a:	db 0b       	sbc	r29, r27
 e0c:	0f b6       	in	r0, 0x3f	; 63
 e0e:	f8 94       	cli
 e10:	de bf       	out	0x3e, r29	; 62
 e12:	0f be       	out	0x3f, r0	; 63
 e14:	cd bf       	out	0x3d, r28	; 61
 e16:	09 94       	ijmp

00000e18 <__epilogue_restores__>:
 e18:	2a 88       	ldd	r2, Y+18	; 0x12
 e1a:	39 88       	ldd	r3, Y+17	; 0x11
 e1c:	48 88       	ldd	r4, Y+16	; 0x10
 e1e:	5f 84       	ldd	r5, Y+15	; 0x0f
 e20:	6e 84       	ldd	r6, Y+14	; 0x0e
 e22:	7d 84       	ldd	r7, Y+13	; 0x0d
 e24:	8c 84       	ldd	r8, Y+12	; 0x0c
 e26:	9b 84       	ldd	r9, Y+11	; 0x0b
 e28:	aa 84       	ldd	r10, Y+10	; 0x0a
 e2a:	b9 84       	ldd	r11, Y+9	; 0x09
 e2c:	c8 84       	ldd	r12, Y+8	; 0x08
 e2e:	df 80       	ldd	r13, Y+7	; 0x07
 e30:	ee 80       	ldd	r14, Y+6	; 0x06
 e32:	fd 80       	ldd	r15, Y+5	; 0x05
 e34:	0c 81       	ldd	r16, Y+4	; 0x04
 e36:	1b 81       	ldd	r17, Y+3	; 0x03
 e38:	aa 81       	ldd	r26, Y+2	; 0x02
 e3a:	b9 81       	ldd	r27, Y+1	; 0x01
 e3c:	ce 0f       	add	r28, r30
 e3e:	d1 1d       	adc	r29, r1
 e40:	0f b6       	in	r0, 0x3f	; 63
 e42:	f8 94       	cli
 e44:	de bf       	out	0x3e, r29	; 62
 e46:	0f be       	out	0x3f, r0	; 63
 e48:	cd bf       	out	0x3d, r28	; 61
 e4a:	ed 01       	movw	r28, r26
 e4c:	08 95       	ret

00000e4e <_exit>:
 e4e:	f8 94       	cli

00000e50 <__stop_program>:
 e50:	ff cf       	rjmp	.-2      	; 0xe50 <__stop_program>
