<!-- HTML header for doxygen 1.9.7-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>C Microkernel Realtime eXecutive: src/os/arch/arm/cmsis/arch/mpu_priv.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="all">
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">C Microkernel Realtime eXecutive
   </div>
   <div id="projectbrief">Realtime Operating System for Cortex-M based microcontrollers</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('mpu__priv_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">mpu_priv.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#include &lt;RTE_Components.h&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include CMSIS_device_header</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#include &lt;kernel/arch/mpu.h&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#if defined(__ARM_ARCH_6M__) || defined(__ARM_ARCH_8M_BASE__)</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// ARMv6M and ARMv8M-Baseline don&#39;t have detailed fault status registers</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// provide some defaults which will make the code happy</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define SCB_CFSR            0</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define SCB_CFSR_IACCVIOL   1</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define SCB_CFSR_DACCVIOL   1</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#define SCB_CFSR_MMARVALID  1</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#define SCB_MMFAR           0</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#define MPU_RNR_REGION (MPU_RNR_REGION_Msk)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define MPU_RNR_REGION_LSB (MPU_RNR_REGION_Pos)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#if !defined(__ARM_ARCH_8M_BASE__) &amp;&amp; !defined(__ARM_ARCH_8M_MAIN__)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#ga8f9403a4a9718e179fd52e6612698e9f">   37</a></span><span class="preprocessor">#define MPU_RASR_ENABLE (MPU_RASR_ENABLE_Msk)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#gaf909fd3ca3b12934dd93f7c1cd4c994b">   38</a></span><span class="preprocessor">#define MPU_RASR_SIZE (MPU_RASR_SIZE_Msk)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#ga6b1b4632db54dbe71f400ce26b40db54">   39</a></span><span class="preprocessor">#define MPU_RASR_SIZE_LSB (MPU_RASR_SIZE_Pos)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#gade83657e2b7f62608d7160f14631e6aa">   40</a></span><span class="preprocessor">#define MPU_RASR_SRD (MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#gaa7493f37f4927ec517d9fc55aa7af5d1">   41</a></span><span class="preprocessor">#define MPU_RASR_SRD_LSB (MPU_RASR_SRD_Pos)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#ga29f69c858cf0ca9c9bbf9d2994e1de85">   42</a></span><span class="preprocessor">#define MPU_RASR_ATTR_C (MPU_RASR_C_Msk)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#ga8494f9fabba8af1e8f397fde1a5a76a8">   43</a></span><span class="preprocessor">#define MPU_RASR_ATTR_XN (MPU_RASR_XN_Msk)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#ga9688f6838d3f17fba9eb1581fa5f3b84">   44</a></span><span class="preprocessor">#define MPU_RASR_ATTR_AP (MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#ga4541710ecbda3c1bff720e0086976ff0">   45</a></span><span class="preprocessor">#define MPU_RASR_ATTR_AP_PRW_URO (ARM_MPU_AP_URO &lt;&lt; MPU_RASR_AP_Pos)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__arm__mpu__rars.html#ga18c70558bd861f5b1a3352cb7748e4e0">   46</a></span><span class="preprocessor">#define MPU_RASR_ATTR_AP_PRW_URW (ARM_MPU_AP_FULL &lt;&lt; MPU_RASR_AP_Pos)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#if defined(__ARM_ARCH_8M_BASE__) || defined(__ARM_ARCH_8M_MAIN__)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define MPU_RLAR_ENABLE (MPU_RLAR_EN_Msk)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define MPU_RLAR_LIMIT (MPU_RLAR_LIMIT_Msk)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define MPU_RLAR_LIMIT_LSB (MPU_RLAR_LIMIT_Pos)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define MPU_RLAR_ATTRINDX (MPU_RLAR_AttrIndx_Msk)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define MPU_RLAR_ATTRINDX_LSB (MPU_RLAR_AttrIndx_Pos)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Memory attribute indices for MAIR */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define MPU_ATTR_DEVICE_nGnRnE     0  </span><span class="comment">/* Device memory, non-gathering, non-reordering, no early write ack */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define MPU_ATTR_NORMAL_WT         1  </span><span class="comment">/* Normal memory, write-through, read-allocate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define MPU_ATTR_NORMAL_WB         2  </span><span class="comment">/* Normal memory, write-back, read/write-allocate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define MPU_ATTR_NORMAL_NC         3  </span><span class="comment">/* Normal memory, non-cacheable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* Access permission encoding for RBAR */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define MPU_RBAR_AP (MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define MPU_RBAR_AP_LSB (MPU_RBAR_AP_Pos)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define MPU_RBAR_AP_RW_RW (0x1 &lt;&lt; MPU_RBAR_AP_LSB)  </span><span class="comment">/* Privileged RW, Unprivileged RW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define MPU_RBAR_AP_RW_RO (0x3 &lt;&lt; MPU_RBAR_AP_LSB)  </span><span class="comment">/* Privileged RW, Unprivileged RO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define MPU_RBAR_AP_RW_NONE (0x2 &lt;&lt; MPU_RBAR_AP_LSB)  </span><span class="comment">/* Privileged RW, Unprivileged None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define MPU_RBAR_XN (MPU_RBAR_XN_Msk)  </span><span class="comment">/* Execute Never */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define MPU_RBAR_SH (MPU_RBAR_SH_Msk)  </span><span class="comment">/* Shareability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define MPU_RBAR_SH_LSB (MPU_RBAR_SH_Pos)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__arm__mpu__rbar.html#ga719f36c3c06a6f5fbe8cc67fd1903e2a">   82</a></span><span class="preprocessor">#define MPU_RBAR_VALID (MPU_RBAR_VALID_Msk)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group__arm__mpu__rbar.html#gae2c6b7cd03ceb7eb82062ce7911086c9">   83</a></span><span class="preprocessor">#define MPU_RBAR_ADDR (MPU_RBAR_ADDR_Msk)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__arm__mpu__rbar.html#ga4cb05b1e3cb3a9d635fc85b93e2c4da9">   84</a></span><span class="preprocessor">#define MPU_RBAR_REGION (MPU_RBAR_REGION_Msk)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__arm__mpu__rbar.html#ga0e6633466b3d99bc2c65f7e739a2de59">   85</a></span><span class="preprocessor">#define MPU_RBAR_REGION_LSB (MPU_RBAR_REGION_Pos)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__arm__mpu__ctrl.html#gab3f1e7dbe648778e2401c0a579939585">   91</a></span><span class="preprocessor">#define MPU_CTRL_ENABLE (MPU_CTRL_ENABLE_Msk)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__arm__mpu__ctrl.html#gaab51c0ef4d298181c4658130e720c126">   92</a></span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA (MPU_CTRL_PRIVDEFENA_Msk)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define MPU_AP_MASK         0b0111</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define MPU_EXECUTE_SHIFT   3</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#gadcc038ecf330c17fb12f1079b60e3710">  105</a></span><span class="preprocessor">#define OS_MPU_REGION_DATA          0</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#gadc95dab6c89270edf0962d9f9dbf4d73">  107</a></span><span class="preprocessor">#define OS_MPU_REGION_BSS           1</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#gab06dbf7ffee3ed47401e169c05b1015a">  109</a></span><span class="preprocessor">#define OS_MPU_REGION_MMIO          2</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#ga58d2a0cc04ff56b6958b97d82b347ae6">  111</a></span><span class="preprocessor">#define OS_MPU_REGION_MMIO2         3</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#ga10dd6c5ce41eec88ecf0d8d0627f5ffb">  113</a></span><span class="preprocessor">#define OS_MPU_REGION_SHARED        4</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#gaf45bf8a6bb55c65e154136b01b20572c">  115</a></span><span class="preprocessor">#define OS_MPU_REGION_UNUSED2       5</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#gac2b9cf11badfa77569c5e6ec58858c22">  117</a></span><span class="preprocessor">#define OS_MPU_REGION_STACK         6</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__mpu__region__names.html#gae5cf861d217509974dd14e41a291000a">  119</a></span><span class="preprocessor">#define OS_MPU_REGION_EXECUTABLE    7</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="keywordtype">int</span> mpu_set_region(uint8_t region, <span class="keyword">const</span> <span class="keywordtype">void</span> * base, uint32_t size, uint8_t cls);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="keywordtype">int</span> mpu_configure_region(uint8_t region, <span class="keyword">const</span> <span class="keywordtype">void</span> * base, uint32_t size, uint8_t flags, <span class="keyword">struct</span> <a class="code hl_struct" href="structMPU__Registers.html">MPU_Registers</a> * region_def);</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="keywordtype">int</span> mpu_clear_region(uint8_t region);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="keywordtype">int</span> mpu_load(<span class="keyword">const</span> <a class="code hl_struct" href="structMPU__Configuration.html">MPU_State</a> * state, uint8_t base, uint8_t count);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="ttc" id="astructMPU__Configuration_html"><div class="ttname"><a href="structMPU__Configuration.html">MPU_Configuration</a></div><div class="ttdef"><b>Definition</b> mpu.h:3</div></div>
<div class="ttc" id="astructMPU__Registers_html"><div class="ttname"><a href="structMPU__Registers.html">MPU_Registers</a></div><div class="ttdoc">ARMv6M/ARMv7M MPU registers for one region (base + size model)</div><div class="ttdef"><b>Definition</b> mpu.h:26</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.7-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_a71443761d886d6152d96ebd3fda63af.html">os</a></li><li class="navelem"><a class="el" href="dir_f4f836dbb47c7c2a6355e2b51fb79a34.html">arch</a></li><li class="navelem"><a class="el" href="dir_0bc241ef12895fab207e0a67b6bfe3d2.html">arm</a></li><li class="navelem"><a class="el" href="dir_c5c3670afafcac96a569e3a8cec95dc1.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a73f0409a4bca182b6a36ab1f0de8f66.html">arch</a></li><li class="navelem"><b>mpu_priv.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</div>
</body>
</html>
