/* SPDX-License-Identifier: MIT */
/* SPDX-FileCopyrightText: Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef TH500_HWPM_SOC_PERFMON_DEVICE_INDEX_H
#define TH500_HWPM_SOC_PERFMON_DEVICE_INDEX_H

enum th500_hwpm_soc_perfmon_device_index {
	TH500_XALRC0_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC1_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC2_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC3_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC4_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC5_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC6_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC7_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC8_PERFMON_DEVICE_NODE_INDEX,
	TH500_XALRC9_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC0_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC1_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC2_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC3_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC4_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC5_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC6_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC7_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC8_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLRC9_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ0_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ1_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ2_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ3_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ4_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ5_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ6_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ7_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ8_PERFMON_DEVICE_NODE_INDEX,
	TH500_XTLQ9_PERFMON_DEVICE_NODE_INDEX,
	TH500_SYS0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTA0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTA1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTA2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTA3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTB0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTB1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTB2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTB3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTC0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTC1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTC2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTC3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTD0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTD1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTD2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTD3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTE0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTE1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTE2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTE3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTF0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTF1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTF2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTF3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTG0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTG1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTG2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTG3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTH0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTH1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTH2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSS_CHANNEL_PARTH3_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC0S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC0S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC1S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC1S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC2S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC2S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC3S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC3S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC4S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC4S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC5S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC5S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC6S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC6S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC7S0_PERFMON_DEVICE_NODE_INDEX,
	TH500_LTC7S1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE4_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE5_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE6_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE7_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE8_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE9_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE10_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE11_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE12_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE13_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE14_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCORE15_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFSYS0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFSYS1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCTC0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFCTC1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MCFSOC0_PERFMON_DEVICE_NODE_INDEX,
	TH500_SMMU0_PERFMON_DEVICE_NODE_INDEX,
	TH500_SMMU1_PERFMON_DEVICE_NODE_INDEX,
	TH500_SMMU2_PERFMON_DEVICE_NODE_INDEX,
	TH500_SMMU3_PERFMON_DEVICE_NODE_INDEX,
	TH500_SMMU4_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB0_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB1_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB2_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB3_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB4_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB5_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB6_PERFMON_DEVICE_NODE_INDEX,
	TH500_MSSHUB7_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX0_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX1_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX2_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX3_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX4_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX5_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX6_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX7_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX8_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX9_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX10_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLTX11_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX0_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX1_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX2_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX3_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX4_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX5_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX6_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX7_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX8_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX9_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX10_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLRX11_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLCTRL0_PERFMON_DEVICE_NODE_INDEX,
	TH500_NVLCTRL1_PERFMON_DEVICE_NODE_INDEX,
	TH500_CTC0_PERFMON_DEVICE_NODE_INDEX,
	TH500_CTC1_PERFMON_DEVICE_NODE_INDEX,
	TH500_PMA_DEVICE_NODE_INDEX,
	TH500_RTR_DEVICE_NODE_INDEX,
};

#endif
