--------------------------------------------------------------------------------
Release 12.2 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Q:\Xilinx.001\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml vgamult.twx vgamult.ncd -o vgamult.twr vgamult.pcf

Design file:              vgamult.ncd
Physical constraint file: vgamult.pcf
Device,package,speed:     xc5vlx110t,ff1136,-3 (PRODUCTION 1.70 2010-06-22, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_100MHZ
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    6.225(R)|   -2.660(R)|clk_100mhz_buf    |   0.000|
            |    7.114(R)|   -2.835(R)|clk_OBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_100MHZ to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
D<0>        |    5.942(R)|clk_OBUF          |   0.000|
D<1>        |    5.824(R)|clk_OBUF          |   0.000|
D<2>        |    5.719(R)|clk_OBUF          |   0.000|
D<3>        |    5.860(R)|clk_OBUF          |   0.000|
D<4>        |    5.843(R)|clk_OBUF          |   0.000|
D<5>        |    5.607(R)|clk_OBUF          |   0.000|
D<6>        |    6.005(R)|clk_OBUF          |   0.000|
D<7>        |    5.893(R)|clk_OBUF          |   0.000|
D<8>        |    5.905(R)|clk_OBUF          |   0.000|
D<9>        |    5.618(R)|clk_OBUF          |   0.000|
D<10>       |    5.937(R)|clk_OBUF          |   0.000|
D<11>       |    5.434(R)|clk_OBUF          |   0.000|
blank       |    4.957(R)|clk_OBUF          |   0.000|
hsync       |    4.435(R)|clk_OBUF          |   0.000|
vsync       |    4.477(R)|clk_OBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_100MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHZ     |    5.259|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK_100MHZ     |D<0>           |    3.430|
CLK_100MHZ     |D<1>           |    3.414|
CLK_100MHZ     |D<2>           |    3.506|
CLK_100MHZ     |D<3>           |    3.942|
CLK_100MHZ     |D<4>           |    3.431|
CLK_100MHZ     |D<5>           |    3.256|
CLK_100MHZ     |D<6>           |    3.638|
CLK_100MHZ     |D<7>           |    3.640|
CLK_100MHZ     |D<8>           |    3.399|
CLK_100MHZ     |D<9>           |    3.291|
CLK_100MHZ     |D<10>          |    3.671|
CLK_100MHZ     |D<11>          |    3.473|
CLK_100MHZ     |clk            |    2.416|
CLK_100MHZ     |clk_n          |    2.421|
RST            |dvi_rst        |    8.005|
---------------+---------------+---------+


Analysis completed Wed Feb 12 22:53:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 439 MB



