{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542723880304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542723880304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 14:24:39 2018 " "Processing started: Tue Nov 20 14:24:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542723880304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723880304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clarvi_fpga -c clarvi_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off clarvi_fpga -c clarvi_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723880305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542723881140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542723881140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_fpga " "Found entity 1: clarvi_fpga" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/clarvi_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/clarvi_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc " "Found entity 1: clarvi_soc" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_irq_mapper " "Found entity 1: clarvi_soc_irq_mapper" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1 " "Found entity 1: clarvi_soc_mm_interconnect_1" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_avalon_st_adapter " "Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_rsp_mux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_rsp_mux " "Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_rsp_demux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_rsp_demux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_mux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_mux " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_demux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_demux " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894931 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_003_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_003_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894938 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router_003 " "Found entity 2: clarvi_soc_mm_interconnect_1_router_003" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_002_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_002_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894940 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router_002 " "Found entity 2: clarvi_soc_mm_interconnect_1_router_002" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_001_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_001_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894942 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router_001 " "Found entity 2: clarvi_soc_mm_interconnect_1_router_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542723894943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894944 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router " "Found entity 2: clarvi_soc_mm_interconnect_1_router" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_0 " "Found entity 1: clarvi_soc_mm_interconnect_0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_video_memory " "Found entity 1: clarvi_soc_video_memory" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_pll " "Found entity 1: clarvi_soc_pll" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_onchip_memory2_0 " "Found entity 1: clarvi_soc_onchip_memory2_0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_leftdial_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_leftdial_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_leftdial_pio " "Found entity 1: clarvi_soc_leftdial_pio" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_leftdial_pio.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_leftdial_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_led_pio " "Found entity 1: clarvi_soc_led_pio" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_led_pio.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_hex_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_hex_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_hex_pio " "Found entity 1: clarvi_soc_hex_pio" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_hex_pio.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_hex_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_avalon " "Found entity 1: clarvi_avalon" {  } { { "clarvi_soc/synthesis/submodules/clarvi_avalon.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clarvi.sv(597) " "Verilog HDL warning at clarvi.sv(597): extended using \"x\" or \"z\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 597 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542723894978 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clarvi.sv(599) " "Verilog HDL warning at clarvi.sv(599): extended using \"x\" or \"z\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 599 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542723894979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi " "Found entity 1: clarvi" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_buttons_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_buttons_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_buttons_pio " "Found entity 1: clarvi_soc_buttons_pio" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_buttons_pio.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_buttons_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/24To3x8Bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/24To3x8Bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwentyFourBitSplitter " "Found entity 1: TwentyFourBitSplitter" {  } { { "clarvi_soc/synthesis/submodules/24To3x8Bit.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/24To3x8Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/shiftregctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/shiftregctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregctl " "Found entity 1: shiftregctl" {  } { { "clarvi_soc/synthesis/submodules/shiftregctl.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/shiftregctl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/rotary.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/rotary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotary " "Found entity 1: rotary" {  } { { "clarvi_soc/synthesis/submodules/rotary.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/rotary.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "clarvi_soc/synthesis/submodules/debounce.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/debounce.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/mkPixelStream.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkPixelStream.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkPixelStream " "Found entity 1: mkPixelStream" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/mkBurstRead.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkBurstRead.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkBurstRead " "Found entity 1: mkBurstRead" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723894996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723894996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "clarvi_soc/synthesis/submodules/SizedFIFO.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723895002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723895002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO " "Found entity 1: SyncFIFO" {  } { { "clarvi_soc/synthesis/submodules/SyncFIFO.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncFIFO.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723895006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723895006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/FIFO2.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/FIFO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "clarvi_soc/synthesis/submodules/FIFO2.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/FIFO2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723895007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723895007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncRegister " "Found entity 1: SyncRegister" {  } { { "clarvi_soc/synthesis/submodules/SyncRegister.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723895009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723895009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncResetA.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncResetA.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncResetA " "Found entity 1: SyncResetA" {  } { { "clarvi_soc/synthesis/submodules/SyncResetA.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncResetA.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723895010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723895010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncHandshake.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncHandshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncHandshake " "Found entity 1: SyncHandshake" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723895011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723895011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitsToSevenSeg " "Found entity 1: EightBitsToSevenSeg" {  } { { "clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723895013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723895013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clarvi_fpga " "Elaborating entity \"clarvi_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542723895165 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR clarvi_fpga.sv(55) " "Output port \"DRAM_ADDR\" at clarvi_fpga.sv(55) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895167 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA clarvi_fpga.sv(56) " "Output port \"DRAM_BA\" at clarvi_fpga.sv(56) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B clarvi_fpga.sv(169) " "Output port \"VGA_B\" at clarvi_fpga.sv(169) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G clarvi_fpga.sv(172) " "Output port \"VGA_G\" at clarvi_fpga.sv(172) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R clarvi_fpga.sv(174) " "Output port \"VGA_R\" at clarvi_fpga.sv(174) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN clarvi_fpga.sv(36) " "Output port \"ADC_DIN\" at clarvi_fpga.sv(36) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK clarvi_fpga.sv(38) " "Output port \"ADC_SCLK\" at clarvi_fpga.sv(38) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT clarvi_fpga.sv(44) " "Output port \"AUD_DACDAT\" at clarvi_fpga.sv(44) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK clarvi_fpga.sv(46) " "Output port \"AUD_XCK\" at clarvi_fpga.sv(46) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N clarvi_fpga.sv(57) " "Output port \"DRAM_CAS_N\" at clarvi_fpga.sv(57) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE clarvi_fpga.sv(58) " "Output port \"DRAM_CKE\" at clarvi_fpga.sv(58) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK clarvi_fpga.sv(59) " "Output port \"DRAM_CLK\" at clarvi_fpga.sv(59) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N clarvi_fpga.sv(60) " "Output port \"DRAM_CS_N\" at clarvi_fpga.sv(60) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM clarvi_fpga.sv(62) " "Output port \"DRAM_LDQM\" at clarvi_fpga.sv(62) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N clarvi_fpga.sv(63) " "Output port \"DRAM_RAS_N\" at clarvi_fpga.sv(63) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM clarvi_fpga.sv(64) " "Output port \"DRAM_UDQM\" at clarvi_fpga.sv(64) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895168 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N clarvi_fpga.sv(65) " "Output port \"DRAM_WE_N\" at clarvi_fpga.sv(65) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL clarvi_fpga.sv(68) " "Output port \"FAN_CTRL\" at clarvi_fpga.sv(68) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK clarvi_fpga.sv(71) " "Output port \"FPGA_I2C_SCLK\" at clarvi_fpga.sv(71) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD clarvi_fpga.sv(143) " "Output port \"IRDA_TXD\" at clarvi_fpga.sv(143) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N clarvi_fpga.sv(164) " "Output port \"TD_RESET_N\" at clarvi_fpga.sv(164) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N clarvi_fpga.sv(170) " "Output port \"VGA_BLANK_N\" at clarvi_fpga.sv(170) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK clarvi_fpga.sv(171) " "Output port \"VGA_CLK\" at clarvi_fpga.sv(171) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS clarvi_fpga.sv(173) " "Output port \"VGA_HS\" at clarvi_fpga.sv(173) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N clarvi_fpga.sv(175) " "Output port \"VGA_SYNC_N\" at clarvi_fpga.sv(175) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS clarvi_fpga.sv(176) " "Output port \"VGA_VS\" at clarvi_fpga.sv(176) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDRINGn clarvi_fpga.sv(184) " "Output port \"LEDRINGn\" at clarvi_fpga.sv(184) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TOUCH_WAKE clarvi_fpga.sv(206) " "Output port \"TOUCH_WAKE\" at clarvi_fpga.sv(206) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542723895169 "|clarvi_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc clarvi_soc:u0 " "Elaborating entity \"clarvi_soc\" for hierarchy \"clarvi_soc:u0\"" {  } { { "clarvi_fpga.sv" "u0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitsToSevenSeg clarvi_soc:u0\|EightBitsToSevenSeg:eightbitstosevenseg_0 " "Elaborating entity \"EightBitsToSevenSeg\" for hierarchy \"clarvi_soc:u0\|EightBitsToSevenSeg:eightbitstosevenseg_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "eightbitstosevenseg_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkPixelStream clarvi_soc:u0\|mkPixelStream:pixelstream_0 " "Elaborating entity \"mkPixelStream\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "pixelstream_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_forward_burst_params mkPixelStream.v(302) " "Verilog HDL or VHDL warning at mkPixelStream.v(302): object \"CAN_FIRE_RL_forward_burst_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_forward_parameters_local_clock mkPixelStream.v(303) " "Verilog HDL or VHDL warning at mkPixelStream.v(303): object \"CAN_FIRE_RL_forward_parameters_local_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_forward_parameters_video_clock mkPixelStream.v(304) " "Verilog HDL or VHDL warning at mkPixelStream.v(304): object \"CAN_FIRE_RL_forward_parameters_video_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_hdmi_scan mkPixelStream.v(306) " "Verilog HDL or VHDL warning at mkPixelStream.v(306): object \"CAN_FIRE_RL_hdmi_scan\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_vparams_handle_avalon_accesses mkPixelStream.v(309) " "Verilog HDL or VHDL warning at mkPixelStream.v(309): object \"CAN_FIRE_RL_vparams_handle_avalon_accesses\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait mkPixelStream.v(312) " "Verilog HDL or VHDL warning at mkPixelStream.v(312): object \"CAN_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_avm_m0 mkPixelStream.v(313) " "Verilog HDL or VHDL warning at mkPixelStream.v(313): object \"CAN_FIRE_avm_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_avs_s0 mkPixelStream.v(314) " "Verilog HDL or VHDL warning at mkPixelStream.v(314): object \"CAN_FIRE_avs_s0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_forward_burst_params mkPixelStream.v(315) " "Verilog HDL or VHDL warning at mkPixelStream.v(315): object \"WILL_FIRE_RL_forward_burst_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_forward_parameters_local_clock mkPixelStream.v(316) " "Verilog HDL or VHDL warning at mkPixelStream.v(316): object \"WILL_FIRE_RL_forward_parameters_local_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_forward_parameters_video_clock mkPixelStream.v(317) " "Verilog HDL or VHDL warning at mkPixelStream.v(317): object \"WILL_FIRE_RL_forward_parameters_video_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_hdmi_scan mkPixelStream.v(319) " "Verilog HDL or VHDL warning at mkPixelStream.v(319): object \"WILL_FIRE_RL_hdmi_scan\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_mkConnectionGetPut mkPixelStream.v(320) " "Verilog HDL or VHDL warning at mkPixelStream.v(320): object \"WILL_FIRE_RL_mkConnectionGetPut\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_mkConnectionGetPut_1 mkPixelStream.v(321) " "Verilog HDL or VHDL warning at mkPixelStream.v(321): object \"WILL_FIRE_RL_mkConnectionGetPut_1\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_vparams_handle_avalon_accesses mkPixelStream.v(322) " "Verilog HDL or VHDL warning at mkPixelStream.v(322): object \"WILL_FIRE_RL_vparams_handle_avalon_accesses\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait mkPixelStream.v(325) " "Verilog HDL or VHDL warning at mkPixelStream.v(325): object \"WILL_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_avm_m0 mkPixelStream.v(326) " "Verilog HDL or VHDL warning at mkPixelStream.v(326): object \"WILL_FIRE_avm_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_avs_s0 mkPixelStream.v(327) " "Verilog HDL or VHDL warning at mkPixelStream.v(327): object \"WILL_FIRE_avs_s0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895236 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkBurstRead clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read " "Elaborating entity \"mkBurstRead\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "burst_read" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_buffer_data_read mkBurstRead.v(214) " "Verilog HDL or VHDL warning at mkBurstRead.v(214): object \"CAN_FIRE_RL_avalon_master_buffer_data_read\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_do_read_reg mkBurstRead.v(215) " "Verilog HDL or VHDL warning at mkBurstRead.v(215): object \"CAN_FIRE_RL_avalon_master_do_read_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_do_write_reg mkBurstRead.v(216) " "Verilog HDL or VHDL warning at mkBurstRead.v(216): object \"CAN_FIRE_RL_avalon_master_do_write_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_update_responseBufferSpace mkBurstRead.v(222) " "Verilog HDL or VHDL warning at mkBurstRead.v(222): object \"CAN_FIRE_RL_avalon_master_update_responseBufferSpace\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_avalon_master_phy_m0 mkBurstRead.v(227) " "Verilog HDL or VHDL warning at mkBurstRead.v(227): object \"CAN_FIRE_avalon_master_phy_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_params mkBurstRead.v(228) " "Verilog HDL or VHDL warning at mkBurstRead.v(228): object \"CAN_FIRE_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_pixel_stream_get mkBurstRead.v(229) " "Verilog HDL or VHDL warning at mkBurstRead.v(229): object \"CAN_FIRE_pixel_stream_get\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_acceptWriteAck mkBurstRead.v(230) " "Verilog HDL or VHDL warning at mkBurstRead.v(230): object \"WILL_FIRE_RL_avalon_master_acceptWriteAck\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_buffer_data_read mkBurstRead.v(231) " "Verilog HDL or VHDL warning at mkBurstRead.v(231): object \"WILL_FIRE_RL_avalon_master_buffer_data_read\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895312 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_do_read_reg mkBurstRead.v(232) " "Verilog HDL or VHDL warning at mkBurstRead.v(232): object \"WILL_FIRE_RL_avalon_master_do_read_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895313 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_do_write_reg mkBurstRead.v(233) " "Verilog HDL or VHDL warning at mkBurstRead.v(233): object \"WILL_FIRE_RL_avalon_master_do_write_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895313 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_update_responseBufferSpace mkBurstRead.v(239) " "Verilog HDL or VHDL warning at mkBurstRead.v(239): object \"WILL_FIRE_RL_avalon_master_update_responseBufferSpace\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895313 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_avalon_master_phy_m0 mkBurstRead.v(244) " "Verilog HDL or VHDL warning at mkBurstRead.v(244): object \"WILL_FIRE_avalon_master_phy_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895313 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_params mkBurstRead.v(245) " "Verilog HDL or VHDL warning at mkBurstRead.v(245): object \"WILL_FIRE_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895313 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_pixel_stream_get mkBurstRead.v(246) " "Verilog HDL or VHDL warning at mkBurstRead.v(246): object \"WILL_FIRE_pixel_stream_get\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542723895313 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|FIFO2:avalon_master_requestBuffer " "Elaborating entity \"FIFO2\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|FIFO2:avalon_master_requestBuffer\"" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "avalon_master_requestBuffer" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer " "Elaborating entity \"SizedFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\"" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "avalon_master_responseBuffer" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf " "Elaborating entity \"SizedFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\"" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "pixbuf" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf " "Elaborating entity \"SizedFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "hdmi_pixel_buf" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync " "Elaborating entity \"SyncFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "pix_sync" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncResetA clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncResetA:vidrst " "Elaborating entity \"SyncResetA\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncResetA:vidrst\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "vidrst" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncRegister clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync " "Elaborating entity \"SyncRegister\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "vp_sync" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncHandshake clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync\|SyncHandshake:sync " "Elaborating entity \"SyncHandshake\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync\|SyncHandshake:sync\"" {  } { { "clarvi_soc/synthesis/submodules/SyncRegister.v" "sync" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(79) " "Verilog HDL assignment warning at SyncHandshake.v(79): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895488 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(101) " "Verilog HDL assignment warning at SyncHandshake.v(101): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895489 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(102) " "Verilog HDL assignment warning at SyncHandshake.v(102): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895489 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(103) " "Verilog HDL assignment warning at SyncHandshake.v(103): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895489 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 clarvi_soc:u0\|mkPixelStream:pixelstream_0\|FIFO2:vparams_mmap_slave_outbuf " "Elaborating entity \"FIFO2\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|FIFO2:vparams_mmap_slave_outbuf\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "vparams_mmap_slave_outbuf" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotary clarvi_soc:u0\|rotary:rotaryctl_left " "Elaborating entity \"rotary\" for hierarchy \"clarvi_soc:u0\|rotary:rotaryctl_left\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "rotaryctl_left" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rotary.sv(28) " "Verilog HDL assignment warning at rotary.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "clarvi_soc/synthesis/submodules/rotary.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/rotary.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895506 "|clarvi_fpga|clarvi_soc:u0|rotary:rotaryctl_left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rotary.sv(34) " "Verilog HDL assignment warning at rotary.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "clarvi_soc/synthesis/submodules/rotary.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/rotary.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895506 "|clarvi_fpga|clarvi_soc:u0|rotary:rotaryctl_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce clarvi_soc:u0\|rotary:rotaryctl_left\|debounce:db0 " "Elaborating entity \"debounce\" for hierarchy \"clarvi_soc:u0\|rotary:rotaryctl_left\|debounce:db0\"" {  } { { "clarvi_soc/synthesis/submodules/rotary.sv" "db0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/rotary.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 debounce.sv(28) " "Verilog HDL assignment warning at debounce.sv(28): truncated value with size 32 to match size of target (14)" {  } { { "clarvi_soc/synthesis/submodules/debounce.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/debounce.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895511 "|clarvi_fpga|clarvi_soc:u0|rotary:rotaryctl_left|debounce:db0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregctl clarvi_soc:u0\|shiftregctl:shiftregctl_0 " "Elaborating entity \"shiftregctl\" for hierarchy \"clarvi_soc:u0\|shiftregctl:shiftregctl_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "shiftregctl_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shiftregctl.sv(32) " "Verilog HDL assignment warning at shiftregctl.sv(32): truncated value with size 32 to match size of target (9)" {  } { { "clarvi_soc/synthesis/submodules/shiftregctl.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/shiftregctl.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895522 "|clarvi_fpga|clarvi_soc:u0|shiftregctl:shiftregctl_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shiftregctl.sv(42) " "Verilog HDL assignment warning at shiftregctl.sv(42): truncated value with size 32 to match size of target (5)" {  } { { "clarvi_soc/synthesis/submodules/shiftregctl.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/shiftregctl.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542723895522 "|clarvi_fpga|clarvi_soc:u0|shiftregctl:shiftregctl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwentyFourBitSplitter clarvi_soc:u0\|TwentyFourBitSplitter:twentyfourbitsplitter_0 " "Elaborating entity \"TwentyFourBitSplitter\" for hierarchy \"clarvi_soc:u0\|TwentyFourBitSplitter:twentyfourbitsplitter_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "twentyfourbitsplitter_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_buttons_pio clarvi_soc:u0\|clarvi_soc_buttons_pio:buttons_pio " "Elaborating entity \"clarvi_soc_buttons_pio\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_buttons_pio:buttons_pio\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "buttons_pio" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_avalon clarvi_soc:u0\|clarvi_avalon:clarvi_0 " "Elaborating entity \"clarvi_avalon\" for hierarchy \"clarvi_soc:u0\|clarvi_avalon:clarvi_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "clarvi_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi clarvi_soc:u0\|clarvi_avalon:clarvi_0\|clarvi:clarvi " "Elaborating entity \"clarvi\" for hierarchy \"clarvi_soc:u0\|clarvi_avalon:clarvi_0\|clarvi:clarvi\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_avalon.sv" "clarvi" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895552 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "clarvi.sv(532) " "SystemVerilog warning at clarvi.sv(532): unique or priority keyword makes case statement complete" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 532 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1542723895561 "|clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clarvi.sv(814) " "Verilog HDL Case Statement information at clarvi.sv(814): all case item expressions in this case statement are onehot" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 814 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542723895596 "|clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mip.msip 0 clarvi.sv(119) " "Net \"mip.msip\" at clarvi.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542723895631 "|clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_hex_pio clarvi_soc:u0\|clarvi_soc_hex_pio:hex_pio " "Elaborating entity \"clarvi_soc_hex_pio\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_hex_pio:hex_pio\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "hex_pio" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_led_pio clarvi_soc:u0\|clarvi_soc_led_pio:led_pio " "Elaborating entity \"clarvi_soc_led_pio\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_led_pio:led_pio\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "led_pio" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_leftdial_pio clarvi_soc:u0\|clarvi_soc_leftdial_pio:leftdial_pio " "Elaborating entity \"clarvi_soc_leftdial_pio\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_leftdial_pio:leftdial_pio\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "leftdial_pio" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_onchip_memory2_0 clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"clarvi_soc_onchip_memory2_0\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "onchip_memory2_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723895934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "the_altsyncram" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.hex " "Parameter \"init_file\" = \"mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896040 ""}  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542723896040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_so72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_so72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_so72 " "Found entity 1: altsyncram_so72" {  } { { "db/altsyncram_so72.tdf" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/altsyncram_so72.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723896105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723896105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_so72 clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated " "Elaborating entity \"altsyncram_so72\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896105 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 278 /home/ecad/ECAD-Arch/exercise5/clarvi_fpga/mem.hex " "Memory depth (16384) in the design file differs from memory depth (278) in the Memory Initialization File \"/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/mem.hex\" -- setting initial value for remaining addresses to 0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1542723896123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723896223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723896223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_so72.tdf" "decode2" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/altsyncram_so72.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723896272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723896272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|mux_2hb:mux4 " "Elaborating entity \"mux_2hb\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|mux_2hb:mux4\"" {  } { { "db/altsyncram_so72.tdf" "mux4" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/altsyncram_so72.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_pll clarvi_soc:u0\|clarvi_soc_pll:pll " "Elaborating entity \"clarvi_soc_pll\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_pll:pll\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "pll" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "altera_pll_i" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896309 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1542723896314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 9.000000 MHz " "Parameter \"output_clock_frequency1\" = \"9.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896314 ""}  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542723896314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_video_memory clarvi_soc:u0\|clarvi_soc_video_memory:video_memory " "Elaborating entity \"clarvi_soc_video_memory\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "video_memory" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "the_altsyncram" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65280 " "Parameter \"maximum_depth\" = \"65280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65280 " "Parameter \"numwords_a\" = \"65280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542723896332 ""}  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542723896332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okj1 " "Found entity 1: altsyncram_okj1" {  } { { "db/altsyncram_okj1.tdf" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723896427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723896427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okj1 clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated " "Elaborating entity \"altsyncram_okj1\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723896482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723896482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_okj1.tdf" "decode3" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542723896532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723896532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_okj1.tdf" "mux2" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_0 clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"clarvi_soc_mm_interconnect_0\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "mm_interconnect_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clarvi_0_instr_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clarvi_0_instr_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" "clarvi_0_instr_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s2_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" "onchip_memory2_0_s2_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"clarvi_soc_mm_interconnect_1\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "mm_interconnect_1" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clarvi_0_main_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clarvi_0_main_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "clarvi_0_main_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "pixelstream_0_master_burstreads_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_memory_s1_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "video_memory_s1_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "led_pio_s1_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "pixelstream_0_slave_parameters_translator" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clarvi_0_main_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clarvi_0_main_agent\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "clarvi_0_main_agent" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "pixelstream_0_master_burstreads_agent" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723896997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "onchip_memory2_0_s1_agent" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router\|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router\|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router_001" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_001_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001\|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_001_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001\|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_002 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_002\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router_002" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_002_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002\|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_002_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002\|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_003 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_003\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router_003" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_003_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003\|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_003_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003\|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clarvi_0_main_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clarvi_0_main_limiter\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "clarvi_0_main_limiter" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_demux clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_demux\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_demux" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_demux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_demux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_demux_001" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_mux clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_mux\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_mux" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_mux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_mux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_mux_001" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_rsp_demux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_rsp_demux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "rsp_demux_001" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_rsp_mux clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"clarvi_soc_mm_interconnect_1_rsp_mux\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "rsp_mux" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_rsp_mux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_rsp_mux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "rsp_mux_001" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_avalon_st_adapter clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"clarvi_soc_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_irq_mapper clarvi_soc:u0\|clarvi_soc_irq_mapper:irq_mapper " "Elaborating entity \"clarvi_soc_irq_mapper\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_irq_mapper:irq_mapper\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "irq_mapper" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller clarvi_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"clarvi_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "rst_controller" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542723897450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LCD_DEN LCD_DEN " "Net \"LCD_DEN\", which fans out to \"LCD_DEN\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clarvi_soc:u0\|pixelstream_0_conduit_end_0_lcd_dclk_en " "Net is fed by \"clarvi_soc:u0\|pixelstream_0_conduit_end_0_lcd_dclk_en\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "pixelstream_0_conduit_end_0_lcd_dclk_en" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1542723899332 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clarvi_soc:u0\|pixelstream_0_conduit_end_0_lcd_de " "Net is fed by \"clarvi_soc:u0\|pixelstream_0_conduit_end_0_lcd_de\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "pixelstream_0_conduit_end_0_lcd_de" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1542723899332 ""}  } { { "clarvi_fpga.sv" "LCD_DEN" { Text "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/clarvi_fpga.sv" 195 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1542723899332 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542723899368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ecad/ECAD-Arch/exercise5/clarvi_fpga/output_files/clarvi_fpga.map.smsg " "Generated suppressed messages file /home/ecad/ECAD-Arch/exercise5/clarvi_fpga/output_files/clarvi_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723899525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 75 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1110 " "Peak virtual memory: 1110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542723900761 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 14:25:00 2018 " "Processing ended: Tue Nov 20 14:25:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542723900761 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542723900761 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542723900761 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723900761 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 75 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 75 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542723900948 ""}
