verilog xil_defaultlib  \
"../../../../Bike.gen/sources_1/ip/blk_mem_gen_sk1/sim/blk_mem_gen_sk1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
