// Seed: 1256791533
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_5 = 32'd22,
    parameter id_6 = 32'd92
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  wire [id_5 : id_1] _id_6, id_7;
  logic id_8;
  ;
  module_0 modCall_1 ();
  logic id_9[-1 : id_6  +  1];
  ;
endmodule
module module_2 #(
    parameter id_29 = 32'd66,
    parameter id_8  = 32'd63
) (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    output supply0 id_4[id_29  -  (  1  ) : -1 'b0 -  SystemTFIdentifier  (  1  )],
    output tri id_5,
    output tri1 id_6,
    input tri1 id_7[id_8 : 1],
    input wand _id_8,
    input tri0 id_9,
    input wand id_10,
    input wand id_11,
    output wire id_12,
    input supply0 id_13,
    input wor id_14,
    input supply0 id_15,
    input supply1 id_16,
    output wire id_17,
    input uwire id_18,
    input wire id_19,
    output tri0 id_20,
    input tri0 id_21,
    output supply1 id_22
    , id_39 = 1 + {-1'd0{1}},
    input wand id_23,
    output wor id_24,
    input wire id_25,
    output wor id_26,
    output tri id_27
    , id_40,
    input supply0 id_28,
    input tri0 _id_29,
    input supply1 id_30,
    output tri id_31,
    input tri1 id_32,
    input tri0 id_33,
    input supply0 id_34,
    input wor id_35,
    input supply1 id_36,
    output wire id_37
);
  and primCall (
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_18,
      id_19,
      id_2,
      id_21,
      id_23,
      id_25,
      id_28,
      id_30,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_39,
      id_40,
      id_7,
      id_9
  );
  module_0 modCall_1 ();
endmodule
