DECL|ABETRG|member|uint32_t ABETRG:1; /**< bit: 10 TIOA or TIOB External Trigger Selection */
DECL|BURST|member|uint32_t BURST:2; /**< bit: 4..5 Burst Signal Selection */
DECL|CLKDIS|member|uint32_t CLKDIS:1; /**< bit: 1 Counter Clock Disable Command */
DECL|CLKEN|member|uint32_t CLKEN:1; /**< bit: 0 Counter Clock Enable Command */
DECL|CLKI|member|uint32_t CLKI:1; /**< bit: 3 Clock Invert */
DECL|CLKSTA|member|uint32_t CLKSTA:1; /**< bit: 16 Clock Enabling Status */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|COVFS|member|uint32_t COVFS:1; /**< bit: 0 Counter Overflow */
DECL|COVFS|member|uint32_t COVFS:1; /**< bit: 0 Counter Overflow */
DECL|COVFS|member|uint32_t COVFS:1; /**< bit: 0 Counter Overflow */
DECL|COVFS|member|uint32_t COVFS:1; /**< bit: 0 Counter Overflow Status (cleared on read) */
DECL|CPAS|member|uint32_t CPAS:1; /**< bit: 2 RA Compare */
DECL|CPAS|member|uint32_t CPAS:1; /**< bit: 2 RA Compare */
DECL|CPAS|member|uint32_t CPAS:1; /**< bit: 2 RA Compare */
DECL|CPAS|member|uint32_t CPAS:1; /**< bit: 2 RA Compare Status (cleared on read) */
DECL|CPBS|member|uint32_t CPBS:1; /**< bit: 3 RB Compare */
DECL|CPBS|member|uint32_t CPBS:1; /**< bit: 3 RB Compare */
DECL|CPBS|member|uint32_t CPBS:1; /**< bit: 3 RB Compare */
DECL|CPBS|member|uint32_t CPBS:1; /**< bit: 3 RB Compare Status (cleared on read) */
DECL|CPCS|member|uint32_t CPCS:1; /**< bit: 4 RC Compare */
DECL|CPCS|member|uint32_t CPCS:1; /**< bit: 4 RC Compare */
DECL|CPCS|member|uint32_t CPCS:1; /**< bit: 4 RC Compare */
DECL|CPCS|member|uint32_t CPCS:1; /**< bit: 4 RC Compare Status (cleared on read) */
DECL|CPCTRG|member|uint32_t CPCTRG:1; /**< bit: 14 RC Compare Trigger Enable */
DECL|CV|member|uint32_t CV:32; /**< bit: 0..31 Counter Value */
DECL|DIRCHG|member|uint32_t DIRCHG:1; /**< bit: 1 Direction Change */
DECL|DIRCHG|member|uint32_t DIRCHG:1; /**< bit: 1 Direction Change */
DECL|DIRCHG|member|uint32_t DIRCHG:1; /**< bit: 1 Direction Change */
DECL|DIRCHG|member|uint32_t DIRCHG:1; /**< bit: 1 Direction Change */
DECL|DIR|member|uint32_t DIR:1; /**< bit: 8 Direction */
DECL|DOWN|member|uint32_t DOWN:1; /**< bit: 1 Down Count */
DECL|EDGPHA|member|uint32_t EDGPHA:1; /**< bit: 12 Edge on PHA Count Mode */
DECL|ENCF0|member|uint32_t ENCF0:1; /**< bit: 0 Enable Compare Fault Channel 0 */
DECL|ENCF1|member|uint32_t ENCF1:1; /**< bit: 1 Enable Compare Fault Channel 1 */
DECL|ENCF|member|uint32_t ENCF:2; /**< bit: 0..1 Enable Compare Fault Channel x */
DECL|ETRGEDG|member|uint32_t ETRGEDG:2; /**< bit: 8..9 External Trigger Edge Selection */
DECL|ETRGS|member|uint32_t ETRGS:1; /**< bit: 7 External Trigger */
DECL|ETRGS|member|uint32_t ETRGS:1; /**< bit: 7 External Trigger */
DECL|ETRGS|member|uint32_t ETRGS:1; /**< bit: 7 External Trigger */
DECL|ETRGS|member|uint32_t ETRGS:1; /**< bit: 7 External Trigger Status (cleared on read) */
DECL|GCEN|member|uint32_t GCEN:1; /**< bit: 0 Gray Count Enable */
DECL|IDXPHB|member|uint32_t IDXPHB:1; /**< bit: 17 Index Pin is PHB Pin */
DECL|IDX|member|uint32_t IDX:1; /**< bit: 0 Index */
DECL|IDX|member|uint32_t IDX:1; /**< bit: 0 Index */
DECL|IDX|member|uint32_t IDX:1; /**< bit: 0 Index */
DECL|IDX|member|uint32_t IDX:1; /**< bit: 0 Index */
DECL|INVA|member|uint32_t INVA:1; /**< bit: 13 Inverted PHA */
DECL|INVB|member|uint32_t INVB:1; /**< bit: 14 Inverted PHB */
DECL|INVIDX|member|uint32_t INVIDX:1; /**< bit: 15 Inverted Index */
DECL|LDBDIS|member|uint32_t LDBDIS:1; /**< bit: 7 Counter Clock Disable with RB Loading */
DECL|LDBSTOP|member|uint32_t LDBSTOP:1; /**< bit: 6 Counter Clock Stopped with RB Loading */
DECL|LDRAS|member|uint32_t LDRAS:1; /**< bit: 5 RA Loading */
DECL|LDRAS|member|uint32_t LDRAS:1; /**< bit: 5 RA Loading */
DECL|LDRAS|member|uint32_t LDRAS:1; /**< bit: 5 RA Loading */
DECL|LDRAS|member|uint32_t LDRAS:1; /**< bit: 5 RA Loading Status (cleared on read) */
DECL|LDRA|member|uint32_t LDRA:2; /**< bit: 16..17 RA Loading Edge Selection */
DECL|LDRBS|member|uint32_t LDRBS:1; /**< bit: 6 RB Loading */
DECL|LDRBS|member|uint32_t LDRBS:1; /**< bit: 6 RB Loading */
DECL|LDRBS|member|uint32_t LDRBS:1; /**< bit: 6 RB Loading */
DECL|LDRBS|member|uint32_t LDRBS:1; /**< bit: 6 RB Loading Status (cleared on read) */
DECL|LDRB|member|uint32_t LDRB:2; /**< bit: 18..19 RB Loading Edge Selection */
DECL|LOVRS|member|uint32_t LOVRS:1; /**< bit: 1 Load Overrun */
DECL|LOVRS|member|uint32_t LOVRS:1; /**< bit: 1 Load Overrun */
DECL|LOVRS|member|uint32_t LOVRS:1; /**< bit: 1 Load Overrun */
DECL|LOVRS|member|uint32_t LOVRS:1; /**< bit: 1 Load Overrun Status (cleared on read) */
DECL|MAXFILT|member|uint32_t MAXFILT:6; /**< bit: 20..25 Maximum Filter */
DECL|MTIOA|member|uint32_t MTIOA:1; /**< bit: 17 TIOA Mirror */
DECL|MTIOB|member|uint32_t MTIOB:1; /**< bit: 18 TIOB Mirror */
DECL|NODIVCLK|member|uint32_t NODIVCLK:1; /**< bit: 8 No Divided Clock */
DECL|POSEN|member|uint32_t POSEN:1; /**< bit: 9 Position Enabled */
DECL|QDEN|member|uint32_t QDEN:1; /**< bit: 8 Quadrature Decoder Enabled */
DECL|QDTRANS|member|uint32_t QDTRANS:1; /**< bit: 11 Quadrature Decoding Transparent */
DECL|QERR|member|uint32_t QERR:1; /**< bit: 2 Quadrature Error */
DECL|QERR|member|uint32_t QERR:1; /**< bit: 2 Quadrature Error */
DECL|QERR|member|uint32_t QERR:1; /**< bit: 2 Quadrature Error */
DECL|QERR|member|uint32_t QERR:1; /**< bit: 2 Quadrature Error */
DECL|RAB|member|uint32_t RAB:32; /**< bit: 0..31 Register A or Register B */
DECL|RA|member|uint32_t RA:32; /**< bit: 0..31 Register A */
DECL|RB|member|uint32_t RB:32; /**< bit: 0..31 Register B */
DECL|RC|member|uint32_t RC:32; /**< bit: 0..31 Register C */
DECL|REV_TC|macro|REV_TC
DECL|Reserved1|member|RoReg8 Reserved1[0x0C];
DECL|Reserved1|member|RoReg8 Reserved1[0x0C];
DECL|Reserved1|member|RoReg8 Reserved1[0x8];
DECL|Reserved1|member|__I uint32_t Reserved1[2];
DECL|SBSMPLR|member|uint32_t SBSMPLR:3; /**< bit: 20..22 Loading Edge Subsampling Ratio */
DECL|SPEEDEN|member|uint32_t SPEEDEN:1; /**< bit: 10 Speed Enabled */
DECL|SWAP|member|uint32_t SWAP:1; /**< bit: 16 Swap PHA and PHB */
DECL|SWTRG|member|uint32_t SWTRG:1; /**< bit: 2 Software Trigger Command */
DECL|SYNC|member|uint32_t SYNC:1; /**< bit: 0 Synchro Command */
DECL|TC0XC0S|member|uint32_t TC0XC0S:2; /**< bit: 0..1 External Clock Signal 0 Selection */
DECL|TC1XC1S|member|uint32_t TC1XC1S:2; /**< bit: 2..3 External Clock Signal 1 Selection */
DECL|TC2XC2S|member|uint32_t TC2XC2S:2; /**< bit: 4..5 External Clock Signal 2 Selection */
DECL|TCCHANNEL_NUMBER|macro|TCCHANNEL_NUMBER
DECL|TCCLKS|member|uint32_t TCCLKS:3; /**< bit: 0..2 Clock Selection */
DECL|TC_6082|macro|TC_6082
DECL|TC_BCR_MASK|macro|TC_BCR_MASK
DECL|TC_BCR_Msk|macro|TC_BCR_Msk
DECL|TC_BCR_OFFSET|macro|TC_BCR_OFFSET
DECL|TC_BCR_SYNC_Msk|macro|TC_BCR_SYNC_Msk
DECL|TC_BCR_SYNC_Pos|macro|TC_BCR_SYNC_Pos
DECL|TC_BCR_SYNC|macro|TC_BCR_SYNC
DECL|TC_BCR_Type|typedef|} TC_BCR_Type;
DECL|TC_BCR|member|__O TC_BCR_Type TC_BCR; /**< Offset: 0xC0 ( /W 32) Block Control Register */
DECL|TC_BCR|member|__O uint32_t TC_BCR; /**< (TC Offset: 0xC0) Block Control Register */
DECL|TC_BMR_EDGPHA_Msk|macro|TC_BMR_EDGPHA_Msk
DECL|TC_BMR_EDGPHA_Pos|macro|TC_BMR_EDGPHA_Pos
DECL|TC_BMR_EDGPHA|macro|TC_BMR_EDGPHA
DECL|TC_BMR_IDXPHB_Msk|macro|TC_BMR_IDXPHB_Msk
DECL|TC_BMR_IDXPHB_Pos|macro|TC_BMR_IDXPHB_Pos
DECL|TC_BMR_IDXPHB|macro|TC_BMR_IDXPHB
DECL|TC_BMR_INVA_Msk|macro|TC_BMR_INVA_Msk
DECL|TC_BMR_INVA_Pos|macro|TC_BMR_INVA_Pos
DECL|TC_BMR_INVA|macro|TC_BMR_INVA
DECL|TC_BMR_INVB_Msk|macro|TC_BMR_INVB_Msk
DECL|TC_BMR_INVB_Pos|macro|TC_BMR_INVB_Pos
DECL|TC_BMR_INVB|macro|TC_BMR_INVB
DECL|TC_BMR_INVIDX_Msk|macro|TC_BMR_INVIDX_Msk
DECL|TC_BMR_INVIDX_Pos|macro|TC_BMR_INVIDX_Pos
DECL|TC_BMR_INVIDX|macro|TC_BMR_INVIDX
DECL|TC_BMR_MASK|macro|TC_BMR_MASK
DECL|TC_BMR_MAXFILT_Msk|macro|TC_BMR_MAXFILT_Msk
DECL|TC_BMR_MAXFILT_Pos|macro|TC_BMR_MAXFILT_Pos
DECL|TC_BMR_MAXFILT|macro|TC_BMR_MAXFILT
DECL|TC_BMR_Msk|macro|TC_BMR_Msk
DECL|TC_BMR_OFFSET|macro|TC_BMR_OFFSET
DECL|TC_BMR_POSEN_Msk|macro|TC_BMR_POSEN_Msk
DECL|TC_BMR_POSEN_Pos|macro|TC_BMR_POSEN_Pos
DECL|TC_BMR_POSEN|macro|TC_BMR_POSEN
DECL|TC_BMR_QDEN_Msk|macro|TC_BMR_QDEN_Msk
DECL|TC_BMR_QDEN_Pos|macro|TC_BMR_QDEN_Pos
DECL|TC_BMR_QDEN|macro|TC_BMR_QDEN
DECL|TC_BMR_QDTRANS_Msk|macro|TC_BMR_QDTRANS_Msk
DECL|TC_BMR_QDTRANS_Pos|macro|TC_BMR_QDTRANS_Pos
DECL|TC_BMR_QDTRANS|macro|TC_BMR_QDTRANS
DECL|TC_BMR_SPEEDEN_Msk|macro|TC_BMR_SPEEDEN_Msk
DECL|TC_BMR_SPEEDEN_Pos|macro|TC_BMR_SPEEDEN_Pos
DECL|TC_BMR_SPEEDEN|macro|TC_BMR_SPEEDEN
DECL|TC_BMR_SWAP_Msk|macro|TC_BMR_SWAP_Msk
DECL|TC_BMR_SWAP_Pos|macro|TC_BMR_SWAP_Pos
DECL|TC_BMR_SWAP|macro|TC_BMR_SWAP
DECL|TC_BMR_TC0XC0S_Msk|macro|TC_BMR_TC0XC0S_Msk
DECL|TC_BMR_TC0XC0S_Pos|macro|TC_BMR_TC0XC0S_Pos
DECL|TC_BMR_TC0XC0S_TCLK0_Val|macro|TC_BMR_TC0XC0S_TCLK0_Val
DECL|TC_BMR_TC0XC0S_TCLK0|macro|TC_BMR_TC0XC0S_TCLK0
DECL|TC_BMR_TC0XC0S_TIOA1_Val|macro|TC_BMR_TC0XC0S_TIOA1_Val
DECL|TC_BMR_TC0XC0S_TIOA1|macro|TC_BMR_TC0XC0S_TIOA1
DECL|TC_BMR_TC0XC0S_TIOA2_Val|macro|TC_BMR_TC0XC0S_TIOA2_Val
DECL|TC_BMR_TC0XC0S_TIOA2|macro|TC_BMR_TC0XC0S_TIOA2
DECL|TC_BMR_TC0XC0S|macro|TC_BMR_TC0XC0S
DECL|TC_BMR_TC1XC1S_Msk|macro|TC_BMR_TC1XC1S_Msk
DECL|TC_BMR_TC1XC1S_Pos|macro|TC_BMR_TC1XC1S_Pos
DECL|TC_BMR_TC1XC1S_TCLK1_Val|macro|TC_BMR_TC1XC1S_TCLK1_Val
DECL|TC_BMR_TC1XC1S_TCLK1|macro|TC_BMR_TC1XC1S_TCLK1
DECL|TC_BMR_TC1XC1S_TIOA0_Val|macro|TC_BMR_TC1XC1S_TIOA0_Val
DECL|TC_BMR_TC1XC1S_TIOA0|macro|TC_BMR_TC1XC1S_TIOA0
DECL|TC_BMR_TC1XC1S_TIOA2_Val|macro|TC_BMR_TC1XC1S_TIOA2_Val
DECL|TC_BMR_TC1XC1S_TIOA2|macro|TC_BMR_TC1XC1S_TIOA2
DECL|TC_BMR_TC1XC1S|macro|TC_BMR_TC1XC1S
DECL|TC_BMR_TC2XC2S_Msk|macro|TC_BMR_TC2XC2S_Msk
DECL|TC_BMR_TC2XC2S_Pos|macro|TC_BMR_TC2XC2S_Pos
DECL|TC_BMR_TC2XC2S_TCLK2_Val|macro|TC_BMR_TC2XC2S_TCLK2_Val
DECL|TC_BMR_TC2XC2S_TCLK2|macro|TC_BMR_TC2XC2S_TCLK2
DECL|TC_BMR_TC2XC2S_TIOA0_Val|macro|TC_BMR_TC2XC2S_TIOA0_Val
DECL|TC_BMR_TC2XC2S_TIOA0|macro|TC_BMR_TC2XC2S_TIOA0
DECL|TC_BMR_TC2XC2S_TIOA1_Val|macro|TC_BMR_TC2XC2S_TIOA1_Val
DECL|TC_BMR_TC2XC2S_TIOA1|macro|TC_BMR_TC2XC2S_TIOA1
DECL|TC_BMR_TC2XC2S|macro|TC_BMR_TC2XC2S
DECL|TC_BMR_Type|typedef|} TC_BMR_Type;
DECL|TC_BMR|member|__IO TC_BMR_Type TC_BMR; /**< Offset: 0xC4 (R/W 32) Block Mode Register */
DECL|TC_BMR|member|__IO uint32_t TC_BMR; /**< (TC Offset: 0xC4) Block Mode Register */
DECL|TC_CCR_CLKDIS_Msk|macro|TC_CCR_CLKDIS_Msk
DECL|TC_CCR_CLKDIS_Pos|macro|TC_CCR_CLKDIS_Pos
DECL|TC_CCR_CLKDIS|macro|TC_CCR_CLKDIS
DECL|TC_CCR_CLKEN_Msk|macro|TC_CCR_CLKEN_Msk
DECL|TC_CCR_CLKEN_Pos|macro|TC_CCR_CLKEN_Pos
DECL|TC_CCR_CLKEN|macro|TC_CCR_CLKEN
DECL|TC_CCR_MASK|macro|TC_CCR_MASK
DECL|TC_CCR_Msk|macro|TC_CCR_Msk
DECL|TC_CCR_OFFSET|macro|TC_CCR_OFFSET
DECL|TC_CCR_SWTRG_Msk|macro|TC_CCR_SWTRG_Msk
DECL|TC_CCR_SWTRG_Pos|macro|TC_CCR_SWTRG_Pos
DECL|TC_CCR_SWTRG|macro|TC_CCR_SWTRG
DECL|TC_CCR_Type|typedef|} TC_CCR_Type;
DECL|TC_CCR|member|__O TC_CCR_Type TC_CCR; /**< Offset: 0x00 ( /W 32) Channel Control Register (channel = 0) */
DECL|TC_CCR|member|__O uint32_t TC_CCR; /**< (TC_CHANNEL Offset: 0x00) Channel Control Register (channel = 0) */
DECL|TC_CHANNEL|member|TcChannel TC_CHANNEL[3]; /**< Offset: 0x00 Channel Control Register (channel = 0) */
DECL|TC_CHANNEL|member|TcChannel TC_CHANNEL[TCCHANNEL_NUMBER]; /**< Offset: 0x00 Channel Control Register (channel = 0) */
DECL|TC_CMR_ABETRG_Msk|macro|TC_CMR_ABETRG_Msk
DECL|TC_CMR_ABETRG_Pos|macro|TC_CMR_ABETRG_Pos
DECL|TC_CMR_ABETRG|macro|TC_CMR_ABETRG
DECL|TC_CMR_BURST_Msk|macro|TC_CMR_BURST_Msk
DECL|TC_CMR_BURST_NONE_Val|macro|TC_CMR_BURST_NONE_Val
DECL|TC_CMR_BURST_NONE|macro|TC_CMR_BURST_NONE
DECL|TC_CMR_BURST_Pos|macro|TC_CMR_BURST_Pos
DECL|TC_CMR_BURST_XC0_Val|macro|TC_CMR_BURST_XC0_Val
DECL|TC_CMR_BURST_XC0|macro|TC_CMR_BURST_XC0
DECL|TC_CMR_BURST_XC1_Val|macro|TC_CMR_BURST_XC1_Val
DECL|TC_CMR_BURST_XC1|macro|TC_CMR_BURST_XC1
DECL|TC_CMR_BURST_XC2_Val|macro|TC_CMR_BURST_XC2_Val
DECL|TC_CMR_BURST_XC2|macro|TC_CMR_BURST_XC2
DECL|TC_CMR_BURST|macro|TC_CMR_BURST
DECL|TC_CMR_CLKI_Msk|macro|TC_CMR_CLKI_Msk
DECL|TC_CMR_CLKI_Pos|macro|TC_CMR_CLKI_Pos
DECL|TC_CMR_CLKI|macro|TC_CMR_CLKI
DECL|TC_CMR_CPCTRG_Msk|macro|TC_CMR_CPCTRG_Msk
DECL|TC_CMR_CPCTRG_Pos|macro|TC_CMR_CPCTRG_Pos
DECL|TC_CMR_CPCTRG|macro|TC_CMR_CPCTRG
DECL|TC_CMR_ETRGEDG_EDGE_Val|macro|TC_CMR_ETRGEDG_EDGE_Val
DECL|TC_CMR_ETRGEDG_EDGE|macro|TC_CMR_ETRGEDG_EDGE
DECL|TC_CMR_ETRGEDG_FALLING_Val|macro|TC_CMR_ETRGEDG_FALLING_Val
DECL|TC_CMR_ETRGEDG_FALLING|macro|TC_CMR_ETRGEDG_FALLING
DECL|TC_CMR_ETRGEDG_Msk|macro|TC_CMR_ETRGEDG_Msk
DECL|TC_CMR_ETRGEDG_NONE_Val|macro|TC_CMR_ETRGEDG_NONE_Val
DECL|TC_CMR_ETRGEDG_NONE|macro|TC_CMR_ETRGEDG_NONE
DECL|TC_CMR_ETRGEDG_Pos|macro|TC_CMR_ETRGEDG_Pos
DECL|TC_CMR_ETRGEDG_RISING_Val|macro|TC_CMR_ETRGEDG_RISING_Val
DECL|TC_CMR_ETRGEDG_RISING|macro|TC_CMR_ETRGEDG_RISING
DECL|TC_CMR_ETRGEDG|macro|TC_CMR_ETRGEDG
DECL|TC_CMR_LDBDIS_Msk|macro|TC_CMR_LDBDIS_Msk
DECL|TC_CMR_LDBDIS_Pos|macro|TC_CMR_LDBDIS_Pos
DECL|TC_CMR_LDBDIS|macro|TC_CMR_LDBDIS
DECL|TC_CMR_LDBSTOP_Msk|macro|TC_CMR_LDBSTOP_Msk
DECL|TC_CMR_LDBSTOP_Pos|macro|TC_CMR_LDBSTOP_Pos
DECL|TC_CMR_LDBSTOP|macro|TC_CMR_LDBSTOP
DECL|TC_CMR_LDRA_EDGE_Val|macro|TC_CMR_LDRA_EDGE_Val
DECL|TC_CMR_LDRA_EDGE|macro|TC_CMR_LDRA_EDGE
DECL|TC_CMR_LDRA_FALLING_Val|macro|TC_CMR_LDRA_FALLING_Val
DECL|TC_CMR_LDRA_FALLING|macro|TC_CMR_LDRA_FALLING
DECL|TC_CMR_LDRA_Msk|macro|TC_CMR_LDRA_Msk
DECL|TC_CMR_LDRA_NONE_Val|macro|TC_CMR_LDRA_NONE_Val
DECL|TC_CMR_LDRA_NONE|macro|TC_CMR_LDRA_NONE
DECL|TC_CMR_LDRA_Pos|macro|TC_CMR_LDRA_Pos
DECL|TC_CMR_LDRA_RISING_Val|macro|TC_CMR_LDRA_RISING_Val
DECL|TC_CMR_LDRA_RISING|macro|TC_CMR_LDRA_RISING
DECL|TC_CMR_LDRA|macro|TC_CMR_LDRA
DECL|TC_CMR_LDRB_EDGE_Val|macro|TC_CMR_LDRB_EDGE_Val
DECL|TC_CMR_LDRB_EDGE|macro|TC_CMR_LDRB_EDGE
DECL|TC_CMR_LDRB_FALLING_Val|macro|TC_CMR_LDRB_FALLING_Val
DECL|TC_CMR_LDRB_FALLING|macro|TC_CMR_LDRB_FALLING
DECL|TC_CMR_LDRB_Msk|macro|TC_CMR_LDRB_Msk
DECL|TC_CMR_LDRB_NONE_Val|macro|TC_CMR_LDRB_NONE_Val
DECL|TC_CMR_LDRB_NONE|macro|TC_CMR_LDRB_NONE
DECL|TC_CMR_LDRB_Pos|macro|TC_CMR_LDRB_Pos
DECL|TC_CMR_LDRB_RISING_Val|macro|TC_CMR_LDRB_RISING_Val
DECL|TC_CMR_LDRB_RISING|macro|TC_CMR_LDRB_RISING
DECL|TC_CMR_LDRB|macro|TC_CMR_LDRB
DECL|TC_CMR_MASK|macro|TC_CMR_MASK
DECL|TC_CMR_Msk|macro|TC_CMR_Msk
DECL|TC_CMR_OFFSET|macro|TC_CMR_OFFSET
DECL|TC_CMR_SBSMPLR_EIGHTH_Val|macro|TC_CMR_SBSMPLR_EIGHTH_Val
DECL|TC_CMR_SBSMPLR_EIGHTH|macro|TC_CMR_SBSMPLR_EIGHTH
DECL|TC_CMR_SBSMPLR_FOURTH_Val|macro|TC_CMR_SBSMPLR_FOURTH_Val
DECL|TC_CMR_SBSMPLR_FOURTH|macro|TC_CMR_SBSMPLR_FOURTH
DECL|TC_CMR_SBSMPLR_HALF_Val|macro|TC_CMR_SBSMPLR_HALF_Val
DECL|TC_CMR_SBSMPLR_HALF|macro|TC_CMR_SBSMPLR_HALF
DECL|TC_CMR_SBSMPLR_Msk|macro|TC_CMR_SBSMPLR_Msk
DECL|TC_CMR_SBSMPLR_ONE_Val|macro|TC_CMR_SBSMPLR_ONE_Val
DECL|TC_CMR_SBSMPLR_ONE|macro|TC_CMR_SBSMPLR_ONE
DECL|TC_CMR_SBSMPLR_Pos|macro|TC_CMR_SBSMPLR_Pos
DECL|TC_CMR_SBSMPLR_SIXTEENTH_Val|macro|TC_CMR_SBSMPLR_SIXTEENTH_Val
DECL|TC_CMR_SBSMPLR_SIXTEENTH|macro|TC_CMR_SBSMPLR_SIXTEENTH
DECL|TC_CMR_SBSMPLR|macro|TC_CMR_SBSMPLR
DECL|TC_CMR_TCCLKS_Msk|macro|TC_CMR_TCCLKS_Msk
DECL|TC_CMR_TCCLKS_Pos|macro|TC_CMR_TCCLKS_Pos
DECL|TC_CMR_TCCLKS_TIMER_CLOCK1_Val|macro|TC_CMR_TCCLKS_TIMER_CLOCK1_Val
DECL|TC_CMR_TCCLKS_TIMER_CLOCK1|macro|TC_CMR_TCCLKS_TIMER_CLOCK1
DECL|TC_CMR_TCCLKS_TIMER_CLOCK2_Val|macro|TC_CMR_TCCLKS_TIMER_CLOCK2_Val
DECL|TC_CMR_TCCLKS_TIMER_CLOCK2|macro|TC_CMR_TCCLKS_TIMER_CLOCK2
DECL|TC_CMR_TCCLKS_TIMER_CLOCK3_Val|macro|TC_CMR_TCCLKS_TIMER_CLOCK3_Val
DECL|TC_CMR_TCCLKS_TIMER_CLOCK3|macro|TC_CMR_TCCLKS_TIMER_CLOCK3
DECL|TC_CMR_TCCLKS_TIMER_CLOCK4_Val|macro|TC_CMR_TCCLKS_TIMER_CLOCK4_Val
DECL|TC_CMR_TCCLKS_TIMER_CLOCK4|macro|TC_CMR_TCCLKS_TIMER_CLOCK4
DECL|TC_CMR_TCCLKS_TIMER_CLOCK5_Val|macro|TC_CMR_TCCLKS_TIMER_CLOCK5_Val
DECL|TC_CMR_TCCLKS_TIMER_CLOCK5|macro|TC_CMR_TCCLKS_TIMER_CLOCK5
DECL|TC_CMR_TCCLKS_XC0_Val|macro|TC_CMR_TCCLKS_XC0_Val
DECL|TC_CMR_TCCLKS_XC0|macro|TC_CMR_TCCLKS_XC0
DECL|TC_CMR_TCCLKS_XC1_Val|macro|TC_CMR_TCCLKS_XC1_Val
DECL|TC_CMR_TCCLKS_XC1|macro|TC_CMR_TCCLKS_XC1
DECL|TC_CMR_TCCLKS_XC2_Val|macro|TC_CMR_TCCLKS_XC2_Val
DECL|TC_CMR_TCCLKS_XC2|macro|TC_CMR_TCCLKS_XC2
DECL|TC_CMR_TCCLKS|macro|TC_CMR_TCCLKS
DECL|TC_CMR_Type|typedef|} TC_CMR_Type;
DECL|TC_CMR_WAVE_Msk|macro|TC_CMR_WAVE_Msk
DECL|TC_CMR_WAVE_Pos|macro|TC_CMR_WAVE_Pos
DECL|TC_CMR_WAVE|macro|TC_CMR_WAVE
DECL|TC_CMR|member|__IO TC_CMR_Type TC_CMR; /**< Offset: 0x04 (R/W 32) Channel Mode Register (channel = 0) */
DECL|TC_CMR|member|__IO uint32_t TC_CMR; /**< (TC_CHANNEL Offset: 0x04) Channel Mode Register (channel = 0) */
DECL|TC_CV_CV_Msk|macro|TC_CV_CV_Msk
DECL|TC_CV_CV_Pos|macro|TC_CV_CV_Pos
DECL|TC_CV_CV|macro|TC_CV_CV
DECL|TC_CV_MASK|macro|TC_CV_MASK
DECL|TC_CV_Msk|macro|TC_CV_Msk
DECL|TC_CV_OFFSET|macro|TC_CV_OFFSET
DECL|TC_CV_Type|typedef|} TC_CV_Type;
DECL|TC_CV|member|__I TC_CV_Type TC_CV; /**< Offset: 0x10 (R/ 32) Counter Value (channel = 0) */
DECL|TC_CV|member|__I uint32_t TC_CV; /**< (TC_CHANNEL Offset: 0x10) Counter Value (channel = 0) */
DECL|TC_EMR_MASK|macro|TC_EMR_MASK
DECL|TC_EMR_Msk|macro|TC_EMR_Msk
DECL|TC_EMR_NODIVCLK_Msk|macro|TC_EMR_NODIVCLK_Msk
DECL|TC_EMR_NODIVCLK_Pos|macro|TC_EMR_NODIVCLK_Pos
DECL|TC_EMR_NODIVCLK|macro|TC_EMR_NODIVCLK
DECL|TC_EMR_OFFSET|macro|TC_EMR_OFFSET
DECL|TC_EMR_TRIGSRCA_EXTERNAL_TIOAx_Val|macro|TC_EMR_TRIGSRCA_EXTERNAL_TIOAx_Val
DECL|TC_EMR_TRIGSRCA_EXTERNAL_TIOAx|macro|TC_EMR_TRIGSRCA_EXTERNAL_TIOAx
DECL|TC_EMR_TRIGSRCA_Msk|macro|TC_EMR_TRIGSRCA_Msk
DECL|TC_EMR_TRIGSRCA_PWMx_Val|macro|TC_EMR_TRIGSRCA_PWMx_Val
DECL|TC_EMR_TRIGSRCA_PWMx|macro|TC_EMR_TRIGSRCA_PWMx
DECL|TC_EMR_TRIGSRCA_Pos|macro|TC_EMR_TRIGSRCA_Pos
DECL|TC_EMR_TRIGSRCA|macro|TC_EMR_TRIGSRCA
DECL|TC_EMR_TRIGSRCB_EXTERNAL_TIOBx_Val|macro|TC_EMR_TRIGSRCB_EXTERNAL_TIOBx_Val
DECL|TC_EMR_TRIGSRCB_EXTERNAL_TIOBx|macro|TC_EMR_TRIGSRCB_EXTERNAL_TIOBx
DECL|TC_EMR_TRIGSRCB_Msk|macro|TC_EMR_TRIGSRCB_Msk
DECL|TC_EMR_TRIGSRCB_PWMx_Val|macro|TC_EMR_TRIGSRCB_PWMx_Val
DECL|TC_EMR_TRIGSRCB_PWMx|macro|TC_EMR_TRIGSRCB_PWMx
DECL|TC_EMR_TRIGSRCB_Pos|macro|TC_EMR_TRIGSRCB_Pos
DECL|TC_EMR_TRIGSRCB|macro|TC_EMR_TRIGSRCB
DECL|TC_EMR_Type|typedef|} TC_EMR_Type;
DECL|TC_EMR|member|__IO TC_EMR_Type TC_EMR; /**< Offset: 0x30 (R/W 32) Extended Mode Register (channel = 0) */
DECL|TC_EMR|member|__IO uint32_t TC_EMR; /**< (TC_CHANNEL Offset: 0x30) Extended Mode Register (channel = 0) */
DECL|TC_FMR_ENCF0_Msk|macro|TC_FMR_ENCF0_Msk
DECL|TC_FMR_ENCF0_Pos|macro|TC_FMR_ENCF0_Pos
DECL|TC_FMR_ENCF0|macro|TC_FMR_ENCF0
DECL|TC_FMR_ENCF1_Msk|macro|TC_FMR_ENCF1_Msk
DECL|TC_FMR_ENCF1_Pos|macro|TC_FMR_ENCF1_Pos
DECL|TC_FMR_ENCF1|macro|TC_FMR_ENCF1
DECL|TC_FMR_ENCF_Msk|macro|TC_FMR_ENCF_Msk
DECL|TC_FMR_ENCF_Pos|macro|TC_FMR_ENCF_Pos
DECL|TC_FMR_ENCF|macro|TC_FMR_ENCF
DECL|TC_FMR_MASK|macro|TC_FMR_MASK
DECL|TC_FMR_Msk|macro|TC_FMR_Msk
DECL|TC_FMR_OFFSET|macro|TC_FMR_OFFSET
DECL|TC_FMR_Type|typedef|} TC_FMR_Type;
DECL|TC_FMR|member|__IO TC_FMR_Type TC_FMR; /**< Offset: 0xD8 (R/W 32) Fault Mode Register */
DECL|TC_FMR|member|__IO uint32_t TC_FMR; /**< (TC Offset: 0xD8) Fault Mode Register */
DECL|TC_IDR_COVFS_Msk|macro|TC_IDR_COVFS_Msk
DECL|TC_IDR_COVFS_Pos|macro|TC_IDR_COVFS_Pos
DECL|TC_IDR_COVFS|macro|TC_IDR_COVFS
DECL|TC_IDR_CPAS_Msk|macro|TC_IDR_CPAS_Msk
DECL|TC_IDR_CPAS_Pos|macro|TC_IDR_CPAS_Pos
DECL|TC_IDR_CPAS|macro|TC_IDR_CPAS
DECL|TC_IDR_CPBS_Msk|macro|TC_IDR_CPBS_Msk
DECL|TC_IDR_CPBS_Pos|macro|TC_IDR_CPBS_Pos
DECL|TC_IDR_CPBS|macro|TC_IDR_CPBS
DECL|TC_IDR_CPCS_Msk|macro|TC_IDR_CPCS_Msk
DECL|TC_IDR_CPCS_Pos|macro|TC_IDR_CPCS_Pos
DECL|TC_IDR_CPCS|macro|TC_IDR_CPCS
DECL|TC_IDR_ETRGS_Msk|macro|TC_IDR_ETRGS_Msk
DECL|TC_IDR_ETRGS_Pos|macro|TC_IDR_ETRGS_Pos
DECL|TC_IDR_ETRGS|macro|TC_IDR_ETRGS
DECL|TC_IDR_LDRAS_Msk|macro|TC_IDR_LDRAS_Msk
DECL|TC_IDR_LDRAS_Pos|macro|TC_IDR_LDRAS_Pos
DECL|TC_IDR_LDRAS|macro|TC_IDR_LDRAS
DECL|TC_IDR_LDRBS_Msk|macro|TC_IDR_LDRBS_Msk
DECL|TC_IDR_LDRBS_Pos|macro|TC_IDR_LDRBS_Pos
DECL|TC_IDR_LDRBS|macro|TC_IDR_LDRBS
DECL|TC_IDR_LOVRS_Msk|macro|TC_IDR_LOVRS_Msk
DECL|TC_IDR_LOVRS_Pos|macro|TC_IDR_LOVRS_Pos
DECL|TC_IDR_LOVRS|macro|TC_IDR_LOVRS
DECL|TC_IDR_MASK|macro|TC_IDR_MASK
DECL|TC_IDR_Msk|macro|TC_IDR_Msk
DECL|TC_IDR_OFFSET|macro|TC_IDR_OFFSET
DECL|TC_IDR_Type|typedef|} TC_IDR_Type;
DECL|TC_IDR|member|__O TC_IDR_Type TC_IDR; /**< Offset: 0x28 ( /W 32) Interrupt Disable Register (channel = 0) */
DECL|TC_IDR|member|__O uint32_t TC_IDR; /**< (TC_CHANNEL Offset: 0x28) Interrupt Disable Register (channel = 0) */
DECL|TC_IER_COVFS_Msk|macro|TC_IER_COVFS_Msk
DECL|TC_IER_COVFS_Pos|macro|TC_IER_COVFS_Pos
DECL|TC_IER_COVFS|macro|TC_IER_COVFS
DECL|TC_IER_CPAS_Msk|macro|TC_IER_CPAS_Msk
DECL|TC_IER_CPAS_Pos|macro|TC_IER_CPAS_Pos
DECL|TC_IER_CPAS|macro|TC_IER_CPAS
DECL|TC_IER_CPBS_Msk|macro|TC_IER_CPBS_Msk
DECL|TC_IER_CPBS_Pos|macro|TC_IER_CPBS_Pos
DECL|TC_IER_CPBS|macro|TC_IER_CPBS
DECL|TC_IER_CPCS_Msk|macro|TC_IER_CPCS_Msk
DECL|TC_IER_CPCS_Pos|macro|TC_IER_CPCS_Pos
DECL|TC_IER_CPCS|macro|TC_IER_CPCS
DECL|TC_IER_ETRGS_Msk|macro|TC_IER_ETRGS_Msk
DECL|TC_IER_ETRGS_Pos|macro|TC_IER_ETRGS_Pos
DECL|TC_IER_ETRGS|macro|TC_IER_ETRGS
DECL|TC_IER_LDRAS_Msk|macro|TC_IER_LDRAS_Msk
DECL|TC_IER_LDRAS_Pos|macro|TC_IER_LDRAS_Pos
DECL|TC_IER_LDRAS|macro|TC_IER_LDRAS
DECL|TC_IER_LDRBS_Msk|macro|TC_IER_LDRBS_Msk
DECL|TC_IER_LDRBS_Pos|macro|TC_IER_LDRBS_Pos
DECL|TC_IER_LDRBS|macro|TC_IER_LDRBS
DECL|TC_IER_LOVRS_Msk|macro|TC_IER_LOVRS_Msk
DECL|TC_IER_LOVRS_Pos|macro|TC_IER_LOVRS_Pos
DECL|TC_IER_LOVRS|macro|TC_IER_LOVRS
DECL|TC_IER_MASK|macro|TC_IER_MASK
DECL|TC_IER_Msk|macro|TC_IER_Msk
DECL|TC_IER_OFFSET|macro|TC_IER_OFFSET
DECL|TC_IER_Type|typedef|} TC_IER_Type;
DECL|TC_IER|member|__O TC_IER_Type TC_IER; /**< Offset: 0x24 ( /W 32) Interrupt Enable Register (channel = 0) */
DECL|TC_IER|member|__O uint32_t TC_IER; /**< (TC_CHANNEL Offset: 0x24) Interrupt Enable Register (channel = 0) */
DECL|TC_IMR_COVFS_Msk|macro|TC_IMR_COVFS_Msk
DECL|TC_IMR_COVFS_Pos|macro|TC_IMR_COVFS_Pos
DECL|TC_IMR_COVFS|macro|TC_IMR_COVFS
DECL|TC_IMR_CPAS_Msk|macro|TC_IMR_CPAS_Msk
DECL|TC_IMR_CPAS_Pos|macro|TC_IMR_CPAS_Pos
DECL|TC_IMR_CPAS|macro|TC_IMR_CPAS
DECL|TC_IMR_CPBS_Msk|macro|TC_IMR_CPBS_Msk
DECL|TC_IMR_CPBS_Pos|macro|TC_IMR_CPBS_Pos
DECL|TC_IMR_CPBS|macro|TC_IMR_CPBS
DECL|TC_IMR_CPCS_Msk|macro|TC_IMR_CPCS_Msk
DECL|TC_IMR_CPCS_Pos|macro|TC_IMR_CPCS_Pos
DECL|TC_IMR_CPCS|macro|TC_IMR_CPCS
DECL|TC_IMR_ETRGS_Msk|macro|TC_IMR_ETRGS_Msk
DECL|TC_IMR_ETRGS_Pos|macro|TC_IMR_ETRGS_Pos
DECL|TC_IMR_ETRGS|macro|TC_IMR_ETRGS
DECL|TC_IMR_LDRAS_Msk|macro|TC_IMR_LDRAS_Msk
DECL|TC_IMR_LDRAS_Pos|macro|TC_IMR_LDRAS_Pos
DECL|TC_IMR_LDRAS|macro|TC_IMR_LDRAS
DECL|TC_IMR_LDRBS_Msk|macro|TC_IMR_LDRBS_Msk
DECL|TC_IMR_LDRBS_Pos|macro|TC_IMR_LDRBS_Pos
DECL|TC_IMR_LDRBS|macro|TC_IMR_LDRBS
DECL|TC_IMR_LOVRS_Msk|macro|TC_IMR_LOVRS_Msk
DECL|TC_IMR_LOVRS_Pos|macro|TC_IMR_LOVRS_Pos
DECL|TC_IMR_LOVRS|macro|TC_IMR_LOVRS
DECL|TC_IMR_MASK|macro|TC_IMR_MASK
DECL|TC_IMR_Msk|macro|TC_IMR_Msk
DECL|TC_IMR_OFFSET|macro|TC_IMR_OFFSET
DECL|TC_IMR_Type|typedef|} TC_IMR_Type;
DECL|TC_IMR|member|__I TC_IMR_Type TC_IMR; /**< Offset: 0x2C (R/ 32) Interrupt Mask Register (channel = 0) */
DECL|TC_IMR|member|__I uint32_t TC_IMR; /**< (TC_CHANNEL Offset: 0x2C) Interrupt Mask Register (channel = 0) */
DECL|TC_QIDR_DIRCHG_Msk|macro|TC_QIDR_DIRCHG_Msk
DECL|TC_QIDR_DIRCHG_Pos|macro|TC_QIDR_DIRCHG_Pos
DECL|TC_QIDR_DIRCHG|macro|TC_QIDR_DIRCHG
DECL|TC_QIDR_IDX_Msk|macro|TC_QIDR_IDX_Msk
DECL|TC_QIDR_IDX_Pos|macro|TC_QIDR_IDX_Pos
DECL|TC_QIDR_IDX|macro|TC_QIDR_IDX
DECL|TC_QIDR_MASK|macro|TC_QIDR_MASK
DECL|TC_QIDR_Msk|macro|TC_QIDR_Msk
DECL|TC_QIDR_OFFSET|macro|TC_QIDR_OFFSET
DECL|TC_QIDR_QERR_Msk|macro|TC_QIDR_QERR_Msk
DECL|TC_QIDR_QERR_Pos|macro|TC_QIDR_QERR_Pos
DECL|TC_QIDR_QERR|macro|TC_QIDR_QERR
DECL|TC_QIDR_Type|typedef|} TC_QIDR_Type;
DECL|TC_QIDR|member|__O TC_QIDR_Type TC_QIDR; /**< Offset: 0xCC ( /W 32) QDEC Interrupt Disable Register */
DECL|TC_QIDR|member|__O uint32_t TC_QIDR; /**< (TC Offset: 0xCC) QDEC Interrupt Disable Register */
DECL|TC_QIER_DIRCHG_Msk|macro|TC_QIER_DIRCHG_Msk
DECL|TC_QIER_DIRCHG_Pos|macro|TC_QIER_DIRCHG_Pos
DECL|TC_QIER_DIRCHG|macro|TC_QIER_DIRCHG
DECL|TC_QIER_IDX_Msk|macro|TC_QIER_IDX_Msk
DECL|TC_QIER_IDX_Pos|macro|TC_QIER_IDX_Pos
DECL|TC_QIER_IDX|macro|TC_QIER_IDX
DECL|TC_QIER_MASK|macro|TC_QIER_MASK
DECL|TC_QIER_Msk|macro|TC_QIER_Msk
DECL|TC_QIER_OFFSET|macro|TC_QIER_OFFSET
DECL|TC_QIER_QERR_Msk|macro|TC_QIER_QERR_Msk
DECL|TC_QIER_QERR_Pos|macro|TC_QIER_QERR_Pos
DECL|TC_QIER_QERR|macro|TC_QIER_QERR
DECL|TC_QIER_Type|typedef|} TC_QIER_Type;
DECL|TC_QIER|member|__O TC_QIER_Type TC_QIER; /**< Offset: 0xC8 ( /W 32) QDEC Interrupt Enable Register */
DECL|TC_QIER|member|__O uint32_t TC_QIER; /**< (TC Offset: 0xC8) QDEC Interrupt Enable Register */
DECL|TC_QIMR_DIRCHG_Msk|macro|TC_QIMR_DIRCHG_Msk
DECL|TC_QIMR_DIRCHG_Pos|macro|TC_QIMR_DIRCHG_Pos
DECL|TC_QIMR_DIRCHG|macro|TC_QIMR_DIRCHG
DECL|TC_QIMR_IDX_Msk|macro|TC_QIMR_IDX_Msk
DECL|TC_QIMR_IDX_Pos|macro|TC_QIMR_IDX_Pos
DECL|TC_QIMR_IDX|macro|TC_QIMR_IDX
DECL|TC_QIMR_MASK|macro|TC_QIMR_MASK
DECL|TC_QIMR_Msk|macro|TC_QIMR_Msk
DECL|TC_QIMR_OFFSET|macro|TC_QIMR_OFFSET
DECL|TC_QIMR_QERR_Msk|macro|TC_QIMR_QERR_Msk
DECL|TC_QIMR_QERR_Pos|macro|TC_QIMR_QERR_Pos
DECL|TC_QIMR_QERR|macro|TC_QIMR_QERR
DECL|TC_QIMR_Type|typedef|} TC_QIMR_Type;
DECL|TC_QIMR|member|__I TC_QIMR_Type TC_QIMR; /**< Offset: 0xD0 (R/ 32) QDEC Interrupt Mask Register */
DECL|TC_QIMR|member|__I uint32_t TC_QIMR; /**< (TC Offset: 0xD0) QDEC Interrupt Mask Register */
DECL|TC_QISR_DIRCHG_Msk|macro|TC_QISR_DIRCHG_Msk
DECL|TC_QISR_DIRCHG_Pos|macro|TC_QISR_DIRCHG_Pos
DECL|TC_QISR_DIRCHG|macro|TC_QISR_DIRCHG
DECL|TC_QISR_DIR_Msk|macro|TC_QISR_DIR_Msk
DECL|TC_QISR_DIR_Pos|macro|TC_QISR_DIR_Pos
DECL|TC_QISR_DIR|macro|TC_QISR_DIR
DECL|TC_QISR_IDX_Msk|macro|TC_QISR_IDX_Msk
DECL|TC_QISR_IDX_Pos|macro|TC_QISR_IDX_Pos
DECL|TC_QISR_IDX|macro|TC_QISR_IDX
DECL|TC_QISR_MASK|macro|TC_QISR_MASK
DECL|TC_QISR_Msk|macro|TC_QISR_Msk
DECL|TC_QISR_OFFSET|macro|TC_QISR_OFFSET
DECL|TC_QISR_QERR_Msk|macro|TC_QISR_QERR_Msk
DECL|TC_QISR_QERR_Pos|macro|TC_QISR_QERR_Pos
DECL|TC_QISR_QERR|macro|TC_QISR_QERR
DECL|TC_QISR_Type|typedef|} TC_QISR_Type;
DECL|TC_QISR|member|__I TC_QISR_Type TC_QISR; /**< Offset: 0xD4 (R/ 32) QDEC Interrupt Status Register */
DECL|TC_QISR|member|__I uint32_t TC_QISR; /**< (TC Offset: 0xD4) QDEC Interrupt Status Register */
DECL|TC_RAB_MASK|macro|TC_RAB_MASK
DECL|TC_RAB_Msk|macro|TC_RAB_Msk
DECL|TC_RAB_OFFSET|macro|TC_RAB_OFFSET
DECL|TC_RAB_RAB_Msk|macro|TC_RAB_RAB_Msk
DECL|TC_RAB_RAB_Pos|macro|TC_RAB_RAB_Pos
DECL|TC_RAB_RAB|macro|TC_RAB_RAB
DECL|TC_RAB_Type|typedef|} TC_RAB_Type;
DECL|TC_RAB|member|__I TC_RAB_Type TC_RAB; /**< Offset: 0x0C (R/ 32) Register AB (channel = 0) */
DECL|TC_RAB|member|__I uint32_t TC_RAB; /**< (TC_CHANNEL Offset: 0x0C) Register AB (channel = 0) */
DECL|TC_RA_MASK|macro|TC_RA_MASK
DECL|TC_RA_Msk|macro|TC_RA_Msk
DECL|TC_RA_OFFSET|macro|TC_RA_OFFSET
DECL|TC_RA_RA_Msk|macro|TC_RA_RA_Msk
DECL|TC_RA_RA_Pos|macro|TC_RA_RA_Pos
DECL|TC_RA_RA|macro|TC_RA_RA
DECL|TC_RA_Type|typedef|} TC_RA_Type;
DECL|TC_RA|member|__IO TC_RA_Type TC_RA; /**< Offset: 0x14 (R/W 32) Register A (channel = 0) */
DECL|TC_RA|member|__IO uint32_t TC_RA; /**< (TC_CHANNEL Offset: 0x14) Register A (channel = 0) */
DECL|TC_RB_MASK|macro|TC_RB_MASK
DECL|TC_RB_Msk|macro|TC_RB_Msk
DECL|TC_RB_OFFSET|macro|TC_RB_OFFSET
DECL|TC_RB_RB_Msk|macro|TC_RB_RB_Msk
DECL|TC_RB_RB_Pos|macro|TC_RB_RB_Pos
DECL|TC_RB_RB|macro|TC_RB_RB
DECL|TC_RB_Type|typedef|} TC_RB_Type;
DECL|TC_RB|member|__IO TC_RB_Type TC_RB; /**< Offset: 0x18 (R/W 32) Register B (channel = 0) */
DECL|TC_RB|member|__IO uint32_t TC_RB; /**< (TC_CHANNEL Offset: 0x18) Register B (channel = 0) */
DECL|TC_RC_MASK|macro|TC_RC_MASK
DECL|TC_RC_Msk|macro|TC_RC_Msk
DECL|TC_RC_OFFSET|macro|TC_RC_OFFSET
DECL|TC_RC_RC_Msk|macro|TC_RC_RC_Msk
DECL|TC_RC_RC_Pos|macro|TC_RC_RC_Pos
DECL|TC_RC_RC|macro|TC_RC_RC
DECL|TC_RC_Type|typedef|} TC_RC_Type;
DECL|TC_RC|member|__IO TC_RC_Type TC_RC; /**< Offset: 0x1C (R/W 32) Register C (channel = 0) */
DECL|TC_RC|member|__IO uint32_t TC_RC; /**< (TC_CHANNEL Offset: 0x1C) Register C (channel = 0) */
DECL|TC_SMMR_DOWN_Msk|macro|TC_SMMR_DOWN_Msk
DECL|TC_SMMR_DOWN_Pos|macro|TC_SMMR_DOWN_Pos
DECL|TC_SMMR_DOWN|macro|TC_SMMR_DOWN
DECL|TC_SMMR_GCEN_Msk|macro|TC_SMMR_GCEN_Msk
DECL|TC_SMMR_GCEN_Pos|macro|TC_SMMR_GCEN_Pos
DECL|TC_SMMR_GCEN|macro|TC_SMMR_GCEN
DECL|TC_SMMR_MASK|macro|TC_SMMR_MASK
DECL|TC_SMMR_Msk|macro|TC_SMMR_Msk
DECL|TC_SMMR_OFFSET|macro|TC_SMMR_OFFSET
DECL|TC_SMMR_Type|typedef|} TC_SMMR_Type;
DECL|TC_SMMR|member|__IO TC_SMMR_Type TC_SMMR; /**< Offset: 0x08 (R/W 32) Stepper Motor Mode Register (channel = 0) */
DECL|TC_SMMR|member|__IO uint32_t TC_SMMR; /**< (TC_CHANNEL Offset: 0x08) Stepper Motor Mode Register (channel = 0) */
DECL|TC_SR_CLKSTA_Msk|macro|TC_SR_CLKSTA_Msk
DECL|TC_SR_CLKSTA_Pos|macro|TC_SR_CLKSTA_Pos
DECL|TC_SR_CLKSTA|macro|TC_SR_CLKSTA
DECL|TC_SR_COVFS_Msk|macro|TC_SR_COVFS_Msk
DECL|TC_SR_COVFS_Pos|macro|TC_SR_COVFS_Pos
DECL|TC_SR_COVFS|macro|TC_SR_COVFS
DECL|TC_SR_CPAS_Msk|macro|TC_SR_CPAS_Msk
DECL|TC_SR_CPAS_Pos|macro|TC_SR_CPAS_Pos
DECL|TC_SR_CPAS|macro|TC_SR_CPAS
DECL|TC_SR_CPBS_Msk|macro|TC_SR_CPBS_Msk
DECL|TC_SR_CPBS_Pos|macro|TC_SR_CPBS_Pos
DECL|TC_SR_CPBS|macro|TC_SR_CPBS
DECL|TC_SR_CPCS_Msk|macro|TC_SR_CPCS_Msk
DECL|TC_SR_CPCS_Pos|macro|TC_SR_CPCS_Pos
DECL|TC_SR_CPCS|macro|TC_SR_CPCS
DECL|TC_SR_ETRGS_Msk|macro|TC_SR_ETRGS_Msk
DECL|TC_SR_ETRGS_Pos|macro|TC_SR_ETRGS_Pos
DECL|TC_SR_ETRGS|macro|TC_SR_ETRGS
DECL|TC_SR_LDRAS_Msk|macro|TC_SR_LDRAS_Msk
DECL|TC_SR_LDRAS_Pos|macro|TC_SR_LDRAS_Pos
DECL|TC_SR_LDRAS|macro|TC_SR_LDRAS
DECL|TC_SR_LDRBS_Msk|macro|TC_SR_LDRBS_Msk
DECL|TC_SR_LDRBS_Pos|macro|TC_SR_LDRBS_Pos
DECL|TC_SR_LDRBS|macro|TC_SR_LDRBS
DECL|TC_SR_LOVRS_Msk|macro|TC_SR_LOVRS_Msk
DECL|TC_SR_LOVRS_Pos|macro|TC_SR_LOVRS_Pos
DECL|TC_SR_LOVRS|macro|TC_SR_LOVRS
DECL|TC_SR_MASK|macro|TC_SR_MASK
DECL|TC_SR_MTIOA_Msk|macro|TC_SR_MTIOA_Msk
DECL|TC_SR_MTIOA_Pos|macro|TC_SR_MTIOA_Pos
DECL|TC_SR_MTIOA|macro|TC_SR_MTIOA
DECL|TC_SR_MTIOB_Msk|macro|TC_SR_MTIOB_Msk
DECL|TC_SR_MTIOB_Pos|macro|TC_SR_MTIOB_Pos
DECL|TC_SR_MTIOB|macro|TC_SR_MTIOB
DECL|TC_SR_Msk|macro|TC_SR_Msk
DECL|TC_SR_OFFSET|macro|TC_SR_OFFSET
DECL|TC_SR_Type|typedef|} TC_SR_Type;
DECL|TC_SR|member|__I TC_SR_Type TC_SR; /**< Offset: 0x20 (R/ 32) Status Register (channel = 0) */
DECL|TC_SR|member|__I uint32_t TC_SR; /**< (TC_CHANNEL Offset: 0x20) Status Register (channel = 0) */
DECL|TC_WPMR_MASK|macro|TC_WPMR_MASK
DECL|TC_WPMR_Msk|macro|TC_WPMR_Msk
DECL|TC_WPMR_OFFSET|macro|TC_WPMR_OFFSET
DECL|TC_WPMR_Type|typedef|} TC_WPMR_Type;
DECL|TC_WPMR_WPEN_Msk|macro|TC_WPMR_WPEN_Msk
DECL|TC_WPMR_WPEN_Pos|macro|TC_WPMR_WPEN_Pos
DECL|TC_WPMR_WPEN|macro|TC_WPMR_WPEN
DECL|TC_WPMR_WPKEY_Msk|macro|TC_WPMR_WPKEY_Msk
DECL|TC_WPMR_WPKEY_PASSWD_Val|macro|TC_WPMR_WPKEY_PASSWD_Val
DECL|TC_WPMR_WPKEY_PASSWD|macro|TC_WPMR_WPKEY_PASSWD
DECL|TC_WPMR_WPKEY_Pos|macro|TC_WPMR_WPKEY_Pos
DECL|TC_WPMR_WPKEY|macro|TC_WPMR_WPKEY
DECL|TC_WPMR|member|__IO TC_WPMR_Type TC_WPMR; /**< Offset: 0xE4 (R/W 32) Write Protection Mode Register */
DECL|TC_WPMR|member|__IO uint32_t TC_WPMR; /**< (TC Offset: 0xE4) Write Protection Mode Register */
DECL|TRIGSRCA|member|uint32_t TRIGSRCA:2; /**< bit: 0..1 Trigger Source for Input A */
DECL|TRIGSRCB|member|uint32_t TRIGSRCB:2; /**< bit: 4..5 Trigger Source for Input B */
DECL|TcChannel|typedef|} TcChannel;
DECL|TcChannel|typedef|} TcChannel;
DECL|Tc|typedef|} Tc;
DECL|Tc|typedef|} Tc;
DECL|WAVE|member|uint32_t WAVE:1; /**< bit: 15 Waveform Mode */
DECL|WPEN|member|uint32_t WPEN:1; /**< bit: 0 Write Protection Enable */
DECL|WPKEY|member|uint32_t WPKEY:24; /**< bit: 8..31 Write Protection Key */
DECL|_SAME70_TC_COMPONENT_H_|macro|_SAME70_TC_COMPONENT_H_
DECL|_SAME70_TC_COMPONENT_|macro|_SAME70_TC_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :13; /**< bit: 19..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /**< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /**< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /**< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /**< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 18..19 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 2..3 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :30; /**< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :30; /**< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :30; /**< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :31; /**< bit: 1..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 11..13 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 3..7 Reserved */
DECL|uint32_t|member|uint32_t :6; /**< bit: 26..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 8..15 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 23..31 Reserved */
DECL|vec|member|} vec; /**< Structure used for vec access */
