$date
	Sun Aug  4 23:52:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 % cin $end
$var wire 4 & in_1 [3:0] $end
$var wire 4 ' in_2 [3:0] $end
$var wire 1 ( w3 $end
$var wire 1 ) w2 $end
$var wire 1 * w1 $end
$var wire 4 + sum [3:0] $end
$var wire 1 " cout $end
$scope module fa1 $end
$var wire 1 % cin $end
$var wire 1 * cout $end
$var wire 1 , in_1 $end
$var wire 1 - in_2 $end
$var wire 1 . sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 * cin $end
$var wire 1 ) cout $end
$var wire 1 / in_1 $end
$var wire 1 0 in_2 $end
$var wire 1 1 sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 ) cin $end
$var wire 1 ( cout $end
$var wire 1 2 in_1 $end
$var wire 1 3 in_2 $end
$var wire 1 4 sum $end
$upscope $end
$scope module fa4 $end
$var wire 1 ( cin $end
$var wire 1 " cout $end
$var wire 1 5 in_1 $end
$var wire 1 6 in_2 $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
17
16
05
14
03
02
01
10
0/
0.
1-
1,
b1100 +
1*
1)
0(
b1011 '
b1 &
0%
b1011 $
b1 #
0"
b1100 !
$end
#20
04
0)
11
0*
1"
1.
1(
b1011 !
b1011 +
17
0-
13
12
15
b1110 $
b1110 '
b1101 #
b1101 &
#40
1)
17
01
1(
1*
04
b1000 !
b1000 +
0.
1-
00
0,
1/
02
1%
b1101 $
b1101 '
b1010 #
b1010 &
#60
07
0(
0"
11
b110 !
b110 +
14
10
03
06
05
b11 $
b11 '
b10 #
b10 &
#80
