# Introduction to Self-Timed Circuits

## Lectures
 1. Digital Logic and Production Rules ([slides](https://docs.google.com/presentation/d/1FRVrQa0nEyhvQGNShdhy51kqQUQ7c5ABfCozDBB6NFI/edit?usp=sharing))
 2. Introduction to Self Timed Circuits ([slides](https://docs.google.com/presentation/d/11w59jPf3YmbpAyRkBiP9-37KjHjU1f4FMW0M1xEFANQ/edit?usp=sharing))
 3. Weak Condition Half Buffers ([slides](https://docs.google.com/presentation/d/1rhX8NpYjSPOusMYqh9mkT4VHOUP-ZH7LzGWJoKh6vrs/edit?usp=sharing))
 4. Fundamental Concepts ([slides](https://docs.google.com/presentation/d/1HT5QB9E-94wxLR09xclKv-eHCCeo5yGKxiMjLOxaWq4/edit?usp=sharing))
 5. Pre-Charge Half Buffers ([slides](https://docs.google.com/presentation/d/1IfZwFHvdMxfG4m6_01otx2CuJLPcFdncUEoJ1n5sNUk/edit?usp=sharing))
 6. Encoding Data ([slides](https://docs.google.com/presentation/d/11RPcrKQg0__1eZGJA-2yfXEiUvFddsozFcmaF_xOf1w/edit?usp=sharing))
 7. Function Blocks ([slides](https://docs.google.com/presentation/d/120oF23j4JMFCgMtKpVtTTuU0RD6MOejSMFLBBfVDpmQ/edit?usp=sharing))
 8. Conditional Inputs
 9. Conditional Outputs
 10. Internal Memory
 11. Exchange Channels
 12. Synchronization and Non-Deterministic Behavior
 13. Formal Synthesis
 14. Formal Verification
 15. Bundled-Data
 16. Bundled-Data Internal Memory
 17. Bundled-Data Exchange Channel
