<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral__declaration" xml:lang="en-US">
<title>Peripheral_declaration</title>
<indexterm><primary>Peripheral_declaration</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9">TIM3</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5359a088f5d8b20ce74d920e46059304">RTC</link>   ((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga4265e665d56225412e57a61d87417022">RTC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9821fd01757986612ddb8982e2fe27f1">WWDG</link>   ((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad16b79dd94ee85d261d08a8ee94187e7">IWDG</link>   ((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9efe6de71871a01dd38abcb229f30c02">I2S2ext</link>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</link>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gab2339cbf25502bf562b19208b1b257fc">SPI3</link>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga15b3a03302ed53911099c5216da0b1cf">I2S3ext</link>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf114a9eab03ca08a6fb720e511595930">USART2</link>   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gab45d257574da6fe1f091cc45b7eda6cc">I2C1</link>   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</link>   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga1489b37ed2bca9d9c659119590583bda">I2C3</link>   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e">PWR</link>   ((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac691ec23dace8b7a649a25acb110217a">PWR_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga92871691058ff7ccffd7635930cb08da">USART1</link>   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</link>   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga54d148b91f3d356713f7e367a2243bea">ADC</link>   ((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</link>   ((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga8149aa2760fffac16bc75216d5fd9331">SDIO</link>   ((<link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad483be344a28ac800be8f03654a9612f">SPI1</link>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2a2e6edef68cfe1946f39a5033da2301">SPI4</link>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac5cfaedf263cee1e79554665f921c708">SPI4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</link>   ((<link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac">EXTI</link>   ((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e">TIM9</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga92ae902be7902560939223dd765ece08">TIM9_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</link>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac485358099728ddae050db37924dd6b7">GPIOA</link>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</link>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08">GPIOC</link>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</link>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</link>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285">GPIOH</link>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaee4716389f3a1c727495375b76645608">GPIOH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1">CRC</link>   ((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>   ((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</link>   ((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9">DMA1</link>   ((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac95127480470900755953f1cfe68567d">DMA1_Stream6</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d">DMA2</link>   ((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac40f58718761251875b5a897287efd83">DMA2_Stream5</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</link>   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</link>   ((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9ebb053ee138fb47cdfede0e3371123d">USB_OTG_FS</link>   ((<link linkend="_struct_u_s_b___o_t_g___global_type_def">USB_OTG_GlobalTypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</link>)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___peripheral__declaration_1ga54d148b91f3d356713f7e367a2243bea"/><section>
    <title>ADC</title>
<indexterm><primary>ADC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ADC</secondary></indexterm>
<para><computeroutput>#define ADC   ((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00797">797</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga90d2d5c526ce5c0a551f533eccbee71a"/><section>
    <title>ADC1</title>
<indexterm><primary>ADC1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ADC1</secondary></indexterm>
<para><computeroutput>#define ADC1   ((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00798">798</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1"/><section>
    <title>CRC</title>
<indexterm><primary>CRC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>CRC</secondary></indexterm>
<para><computeroutput>#define CRC   ((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00813">813</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga92ec6d9ec2251fda7d4ce09748cd74b4"/><section>
    <title>DBGMCU</title>
<indexterm><primary>DBGMCU</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DBGMCU</secondary></indexterm>
<para><computeroutput>#define DBGMCU   ((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00835">835</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9"/><section>
    <title>DMA1</title>
<indexterm><primary>DMA1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1</secondary></indexterm>
<para><computeroutput>#define DMA1   ((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00816">816</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga61247dd5d594289c404dd8774202dfd8"/><section>
    <title>DMA1_Stream0</title>
<indexterm><primary>DMA1_Stream0</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream0</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream0   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00817">817</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf7d82f110f19982d483eebc465d222b2"/><section>
    <title>DMA1_Stream1</title>
<indexterm><primary>DMA1_Stream1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream1</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream1   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00818">818</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gad0e2140b8eeec3594035f1a7bf2a7250"/><section>
    <title>DMA1_Stream2</title>
<indexterm><primary>DMA1_Stream2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream2</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream2   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00819">819</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga96ac1af7a92469fe86a9fbdec091f25d"/><section>
    <title>DMA1_Stream3</title>
<indexterm><primary>DMA1_Stream3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream3</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream3   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00820">820</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga87df45f4b82e0b3a8c1b17f1a77aecdb"/><section>
    <title>DMA1_Stream4</title>
<indexterm><primary>DMA1_Stream4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream4</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream4   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00821">821</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac3abc20f80e25c19b02104ad34eae652"/><section>
    <title>DMA1_Stream5</title>
<indexterm><primary>DMA1_Stream5</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream5</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream5   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00822">822</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac95127480470900755953f1cfe68567d"/><section>
    <title>DMA1_Stream6</title>
<indexterm><primary>DMA1_Stream6</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream6</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream6   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00823">823</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"/><section>
    <title>DMA1_Stream7</title>
<indexterm><primary>DMA1_Stream7</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream7</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream7   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00824">824</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d"/><section>
    <title>DMA2</title>
<indexterm><primary>DMA2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2</secondary></indexterm>
<para><computeroutput>#define DMA2   ((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00825">825</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga3a2efe5fd7a7a79be3b08a1670bbd016"/><section>
    <title>DMA2_Stream0</title>
<indexterm><primary>DMA2_Stream0</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream0</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream0   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00826">826</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gae96f15d34d3c41c16fce69bc2878151a"/><section>
    <title>DMA2_Stream1</title>
<indexterm><primary>DMA2_Stream1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream1</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream1   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00827">827</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga71bb410664b861ff0520f08976e24ee1"/><section>
    <title>DMA2_Stream2</title>
<indexterm><primary>DMA2_Stream2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream2</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream2   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00828">828</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaa6ead6a5ca6b8df70b5505aaeec6fd2e"/><section>
    <title>DMA2_Stream3</title>
<indexterm><primary>DMA2_Stream3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream3</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream3   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00829">829</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gae32674772021620800275dd3b6d62c2f"/><section>
    <title>DMA2_Stream4</title>
<indexterm><primary>DMA2_Stream4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream4</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream4   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00830">830</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac40f58718761251875b5a897287efd83"/><section>
    <title>DMA2_Stream5</title>
<indexterm><primary>DMA2_Stream5</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream5</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream5   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00831">831</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga11a00b283e0911cd427e277e5a314ccc"/><section>
    <title>DMA2_Stream6</title>
<indexterm><primary>DMA2_Stream6</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream6</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream6   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00832">832</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gacc135dbca0eca67d5aa0abc555f053ce"/><section>
    <title>DMA2_Stream7</title>
<indexterm><primary>DMA2_Stream7</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream7</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream7   ((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00833">833</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac"/><section>
    <title>EXTI</title>
<indexterm><primary>EXTI</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>EXTI</secondary></indexterm>
<para><computeroutput>#define EXTI   ((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00803">803</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b"/><section>
    <title>FLASH</title>
<indexterm><primary>FLASH</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>FLASH</secondary></indexterm>
<para><computeroutput>#define FLASH   ((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00815">815</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac485358099728ddae050db37924dd6b7"/><section>
    <title>GPIOA</title>
<indexterm><primary>GPIOA</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOA</secondary></indexterm>
<para><computeroutput>#define GPIOA   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00807">807</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga68b66ac73be4c836db878a42e1fea3cd"/><section>
    <title>GPIOB</title>
<indexterm><primary>GPIOB</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOB</secondary></indexterm>
<para><computeroutput>#define GPIOB   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00808">808</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08"/><section>
    <title>GPIOC</title>
<indexterm><primary>GPIOC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOC</secondary></indexterm>
<para><computeroutput>#define GPIOC   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00809">809</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac"/><section>
    <title>GPIOD</title>
<indexterm><primary>GPIOD</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOD</secondary></indexterm>
<para><computeroutput>#define GPIOD   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00810">810</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763"/><section>
    <title>GPIOE</title>
<indexterm><primary>GPIOE</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOE</secondary></indexterm>
<para><computeroutput>#define GPIOE   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00811">811</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285"/><section>
    <title>GPIOH</title>
<indexterm><primary>GPIOH</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOH</secondary></indexterm>
<para><computeroutput>#define GPIOH   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaee4716389f3a1c727495375b76645608">GPIOH_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00812">812</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gab45d257574da6fe1f091cc45b7eda6cc"/><section>
    <title>I2C1</title>
<indexterm><primary>I2C1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2C1</secondary></indexterm>
<para><computeroutput>#define I2C1   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00790">790</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gafa60ac20c1921ef1002083bb3e1f5d16"/><section>
    <title>I2C2</title>
<indexterm><primary>I2C2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2C2</secondary></indexterm>
<para><computeroutput>#define I2C2   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00791">791</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga1489b37ed2bca9d9c659119590583bda"/><section>
    <title>I2C3</title>
<indexterm><primary>I2C3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2C3</secondary></indexterm>
<para><computeroutput>#define I2C3   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00792">792</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9efe6de71871a01dd38abcb229f30c02"/><section>
    <title>I2S2ext</title>
<indexterm><primary>I2S2ext</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2S2ext</secondary></indexterm>
<para><computeroutput>#define I2S2ext   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00785">785</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga15b3a03302ed53911099c5216da0b1cf"/><section>
    <title>I2S3ext</title>
<indexterm><primary>I2S3ext</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2S3ext</secondary></indexterm>
<para><computeroutput>#define I2S3ext   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00788">788</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gad16b79dd94ee85d261d08a8ee94187e7"/><section>
    <title>IWDG</title>
<indexterm><primary>IWDG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>IWDG</secondary></indexterm>
<para><computeroutput>#define IWDG   ((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00784">784</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e"/><section>
    <title>PWR</title>
<indexterm><primary>PWR</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>PWR</secondary></indexterm>
<para><computeroutput>#define PWR   ((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac691ec23dace8b7a649a25acb110217a">PWR_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00793">793</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4"/><section>
    <title>RCC</title>
<indexterm><primary>RCC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>RCC</secondary></indexterm>
<para><computeroutput>#define RCC   ((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00814">814</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga5359a088f5d8b20ce74d920e46059304"/><section>
    <title>RTC</title>
<indexterm><primary>RTC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>RTC</secondary></indexterm>
<para><computeroutput>#define RTC   ((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga4265e665d56225412e57a61d87417022">RTC_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00782">782</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga8149aa2760fffac16bc75216d5fd9331"/><section>
    <title>SDIO</title>
<indexterm><primary>SDIO</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SDIO</secondary></indexterm>
<para><computeroutput>#define SDIO   ((<link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00799">799</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gad483be344a28ac800be8f03654a9612f"/><section>
    <title>SPI1</title>
<indexterm><primary>SPI1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SPI1</secondary></indexterm>
<para><computeroutput>#define SPI1   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00800">800</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf2c3d8ce359dcfbb2261e07ed42af72b"/><section>
    <title>SPI2</title>
<indexterm><primary>SPI2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SPI2</secondary></indexterm>
<para><computeroutput>#define SPI2   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00786">786</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gab2339cbf25502bf562b19208b1b257fc"/><section>
    <title>SPI3</title>
<indexterm><primary>SPI3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SPI3</secondary></indexterm>
<para><computeroutput>#define SPI3   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00787">787</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2a2e6edef68cfe1946f39a5033da2301"/><section>
    <title>SPI4</title>
<indexterm><primary>SPI4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SPI4</secondary></indexterm>
<para><computeroutput>#define SPI4   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gac5cfaedf263cee1e79554665f921c708">SPI4_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00801">801</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga3c833fe1c486cb62250ccbca32899cb8"/><section>
    <title>SYSCFG</title>
<indexterm><primary>SYSCFG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SYSCFG</secondary></indexterm>
<para><computeroutput>#define SYSCFG   ((<link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00802">802</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb"/><section>
    <title>TIM1</title>
<indexterm><primary>TIM1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM1</secondary></indexterm>
<para><computeroutput>#define TIM1   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00794">794</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267"/><section>
    <title>TIM10</title>
<indexterm><primary>TIM10</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM10</secondary></indexterm>
<para><computeroutput>#define TIM10   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00805">805</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad"/><section>
    <title>TIM11</title>
<indexterm><primary>TIM11</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM11</secondary></indexterm>
<para><computeroutput>#define TIM11   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00806">806</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b"/><section>
    <title>TIM2</title>
<indexterm><primary>TIM2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM2</secondary></indexterm>
<para><computeroutput>#define TIM2   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00778">778</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9"/><section>
    <title>TIM3</title>
<indexterm><primary>TIM3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM3</secondary></indexterm>
<para><computeroutput>#define TIM3   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00779">779</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec"/><section>
    <title>TIM4</title>
<indexterm><primary>TIM4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM4</secondary></indexterm>
<para><computeroutput>#define TIM4   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00780">780</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14"/><section>
    <title>TIM5</title>
<indexterm><primary>TIM5</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM5</secondary></indexterm>
<para><computeroutput>#define TIM5   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00781">781</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e"/><section>
    <title>TIM9</title>
<indexterm><primary>TIM9</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM9</secondary></indexterm>
<para><computeroutput>#define TIM9   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga92ae902be7902560939223dd765ece08">TIM9_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00804">804</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga92871691058ff7ccffd7635930cb08da"/><section>
    <title>USART1</title>
<indexterm><primary>USART1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USART1</secondary></indexterm>
<para><computeroutput>#define USART1   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00795">795</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf114a9eab03ca08a6fb720e511595930"/><section>
    <title>USART2</title>
<indexterm><primary>USART2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USART2</secondary></indexterm>
<para><computeroutput>#define USART2   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00789">789</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2dab39a19ce3dd05fe360dcbb7b5dc84"/><section>
    <title>USART6</title>
<indexterm><primary>USART6</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USART6</secondary></indexterm>
<para><computeroutput>#define USART6   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00796">796</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9ebb053ee138fb47cdfede0e3371123d"/><section>
    <title>USB_OTG_FS</title>
<indexterm><primary>USB_OTG_FS</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USB_OTG_FS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FS   ((<link linkend="_struct_u_s_b___o_t_g___global_type_def">USB_OTG_GlobalTypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00837">837</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9821fd01757986612ddb8982e2fe27f1"/><section>
    <title>WWDG</title>
<indexterm><primary>WWDG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>WWDG</secondary></indexterm>
<para><computeroutput>#define WWDG   ((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *) <link linkend="_group___peripheral__registers__structures_1ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00783">783</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
</section>
</section>
