Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/yveswong/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 1a48d2ccbcc248b2a15a466c7173360d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L fifo_generator_v13_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ip_fifo_behav xil_defaultlib.tb_ip_fifo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'probe6' [/home/yveswong/Projects/learning-fpga/ip_fifo/ip_fifo.srcs/sources_1/new/ip_fifo.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'probe7' [/home/yveswong/Projects/learning-fpga/ip_fifo/ip_fifo.srcs/sources_1/new/ip_fifo.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'probe8' [/home/yveswong/Projects/learning-fpga/ip_fifo/ip_fifo.srcs/sources_1/new/ip_fifo.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'probe9' [/home/yveswong/Projects/learning-fpga/ip_fifo/ip_fifo.srcs/sources_1/new/ip_fifo.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
