// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C20F256C7 Package FBGA256
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Template")
  (DATE "06/21/2012 14:00:05")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (625:625:625))
        (PORT datac (608:608:608) (608:608:608))
        (PORT datad (599:599:599) (599:599:599))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (608:608:608) (608:608:608))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (5195:5195:5195) (5195:5195:5195))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (322:322:322) (322:322:322))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1434:1434:1434))
        (PORT datab (868:868:868) (868:868:868))
        (PORT datad (543:543:543) (543:543:543))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1584:1584:1584) (1584:1584:1584))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datab (794:794:794) (794:794:794))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdempty_eq_comp1_msb\|data_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (866:866:866) (866:866:866))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2568:2568:2568))
        (PORT datab (627:627:627) (627:627:627))
        (PORT datac (862:862:862) (862:862:862))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (361:361:361))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1277:1277:1277))
        (PORT datab (837:837:837) (837:837:837))
        (PORT datac (302:302:302) (302:302:302))
        (PORT datad (545:545:545) (545:545:545))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (1914:1914:1914) (1914:1914:1914))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (853:853:853) (853:853:853))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdempty_eq_comp_msb\|data_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (600:600:600))
        (PORT datad (621:621:621) (621:621:621))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (498:498:498))
        (PORT datab (298:298:298) (298:298:298))
        (PORT datac (304:304:304) (304:304:304))
        (PORT datad (861:861:861) (861:861:861))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (636:636:636))
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (394:394:394))
        (PORT datab (384:384:384) (384:384:384))
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (840:840:840))
        (PORT datab (825:825:825) (825:825:825))
        (PORT datad (609:609:609) (609:609:609))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (2206:2206:2206) (2206:2206:2206))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (851:851:851) (851:851:851))
        (PORT datad (1090:1090:1090) (1090:1090:1090))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1154:1154:1154))
        (PORT datab (872:872:872) (872:872:872))
        (PORT datac (1528:1528:1528) (1528:1528:1528))
        (PORT datad (1408:1408:1408) (1408:1408:1408))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN72\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (818:818:818))
        (PORT datad (3043:3043:3043) (3043:3043:3043))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1117:1117:1117))
        (PORT datab (1454:1454:1454) (1454:1454:1454))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (873:873:873) (873:873:873))
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1208:1208:1208))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2568:2568:2568))
        (PORT datab (627:627:627) (627:627:627))
        (PORT datac (931:931:931) (931:931:931))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~2_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1250:1250:1250) (1250:1250:1250))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT sdata (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~_Duplicate_2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT sdata (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (905:905:905))
        (PORT datab (1160:1160:1160) (1160:1160:1160))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_E3\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_E1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5198:5198:5198) (5198:5198:5198))
        (PORT datac (400:400:400) (400:400:400))
        (PORT datad (775:775:775) (775:775:775))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (615:615:615) (615:615:615))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datad (777:777:777) (777:777:777))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (368:368:368))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (404:404:404) (404:404:404))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (174:174:174) (174:174:174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (360:360:360))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (610:610:610))
        (PORT datab (590:590:590) (590:590:590))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (859:859:859) (859:859:859))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (450:450:450) (450:450:450))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH cin combout (458:458:458) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1010:1010:1010) (1010:1010:1010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT datab (612:612:612) (612:612:612))
        (PORT datac (529:529:529) (529:529:529))
        (PORT datad (606:606:606) (606:606:606))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (328:328:328) (328:328:328))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4854:4854:4854) (4854:4854:4854))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (5192:5192:5192) (5192:5192:5192))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ifclk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (996:996:996) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\inst1\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2492:2492:2492) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst1\|altpll_component\|_clk0\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (929:929:929) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst1\|altpll_component\|_clk0\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdaclr\|dffe20a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1600:1600:1600))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|p0addr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (886:886:886))
        (PORT datab (1321:1321:1321) (1321:1321:1321))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (887:887:887))
        (PORT datab (1317:1317:1317) (1317:1317:1317))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (593:593:593))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (843:843:843))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (638:638:638))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (320:320:320) (320:320:320))
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (553:553:553) (553:553:553))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datab (1962:1962:1962) (1962:1962:1962))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (912:912:912) (912:912:912))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (634:634:634))
        (PORT datab (1965:1965:1965) (1965:1965:1965))
        (PORT datac (310:310:310) (310:310:310))
        (PORT datad (912:912:912) (912:912:912))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (365:365:365))
        (PORT datad (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (944:944:944))
        (PORT datac (933:933:933) (933:933:933))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (357:357:357))
        (PORT datac (888:888:888) (888:888:888))
        (PORT datad (595:595:595) (595:595:595))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1575:1575:1575) (1575:1575:1575))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (944:944:944))
        (PORT datac (933:933:933) (933:933:933))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (904:904:904))
        (PORT datab (955:955:955) (955:955:955))
        (PORT datac (624:624:624) (624:624:624))
        (PORT datad (629:629:629) (629:629:629))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (627:627:627))
        (PORT datab (957:957:957) (957:957:957))
        (PORT datac (621:621:621) (621:621:621))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1171:1171:1171) (1171:1171:1171))
        (PORT datac (886:886:886) (886:886:886))
        (PORT datad (806:806:806) (806:806:806))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3067:3067:3067) (3067:3067:3067))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (899:899:899))
        (PORT datab (879:879:879) (879:879:879))
        (PORT datac (895:895:895) (895:895:895))
        (PORT datad (1179:1179:1179) (1179:1179:1179))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (294:294:294))
        (PORT datad (875:875:875) (875:875:875))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (908:908:908))
        (PORT datab (824:824:824) (824:824:824))
        (PORT datac (3069:3069:3069) (3069:3069:3069))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1563:1563:1563) (1563:1563:1563))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datad (549:549:549) (549:549:549))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1605:1605:1605))
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (PORT datac (1281:1281:1281) (1281:1281:1281))
        (PORT datad (1630:1630:1630) (1630:1630:1630))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (2206:2206:2206) (2206:2206:2206))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (605:605:605) (605:605:605))
        (PORT datad (1136:1136:1136) (1136:1136:1136))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1687:1687:1687))
        (PORT datab (1612:1612:1612) (1612:1612:1612))
        (PORT datac (958:958:958) (958:958:958))
        (PORT datad (1325:1325:1325) (1325:1325:1325))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (2206:2206:2206) (2206:2206:2206))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (935:935:935))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (935:935:935) (935:935:935))
        (PORT datad (916:916:916) (916:916:916))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1563:1563:1563) (1563:1563:1563))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1563:1563:1563) (1563:1563:1563))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (640:640:640))
        (PORT datab (377:377:377) (377:377:377))
        (PORT datac (319:319:319) (319:319:319))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (487:487:487))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1191:1191:1191) (1191:1191:1191))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ren\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|valid_rdreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1174:1174:1174))
        (PORT datab (7393:7393:7393) (7393:7393:7393))
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1322:1322:1322) (1322:1322:1322))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1369:1369:1369) (1369:1369:1369))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1220:1220:1220))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1967:1967:1967) (1967:1967:1967))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1640:1640:1640))
        (PORT datab (644:644:644) (644:644:644))
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (2389:2389:2389) (2389:2389:2389))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (980:980:980))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datad (624:624:624) (624:624:624))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (312:312:312))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (293:293:293) (293:293:293))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datad (911:911:911) (911:911:911))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6_RESYN100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (628:628:628))
        (PORT datab (829:829:829) (829:829:829))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6_RESYN102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (627:627:627))
        (PORT datad (622:622:622) (622:622:622))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1899:1899:1899) (1899:1899:1899))
        (PORT datab (876:876:876) (876:876:876))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (300:300:300) (300:300:300))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (820:820:820))
        (PORT datab (301:301:301) (301:301:301))
        (PORT datac (531:531:531) (531:531:531))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|int_wrfull\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (376:376:376))
        (PORT datad (910:910:910) (910:910:910))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (1290:1290:1290) (1290:1290:1290))
        (PORT datac (1215:1215:1215) (1215:1215:1215))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (932:932:932))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (539:539:539) (539:539:539))
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1521:1521:1521))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datad (306:306:306) (306:306:306))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (962:962:962))
        (PORT datab (925:925:925) (925:925:925))
        (PORT datac (1489:1489:1489) (1489:1489:1489))
        (PORT datad (931:931:931) (931:931:931))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (909:909:909))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (1490:1490:1490) (1490:1490:1490))
        (PORT datad (305:305:305) (305:305:305))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (858:858:858) (858:858:858))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (605:605:605))
        (PORT datad (304:304:304) (304:304:304))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datab (605:605:605) (605:605:605))
        (PORT datad (602:602:602) (602:602:602))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (864:864:864))
        (PORT datad (885:885:885) (885:885:885))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (354:354:354) (354:354:354))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1426:1426:1426))
        (PORT datab (1218:1218:1218) (1218:1218:1218))
        (PORT datad (904:904:904) (904:904:904))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1229:1229:1229))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (904:904:904) (904:904:904))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (934:934:934))
        (PORT datab (809:809:809) (809:809:809))
        (PORT datad (1211:1211:1211) (1211:1211:1211))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datab (906:906:906) (906:906:906))
        (PORT datac (1221:1221:1221) (1221:1221:1221))
        (PORT datad (908:908:908) (908:908:908))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (971:971:971) (971:971:971))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (913:913:913) (913:913:913))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1516:1516:1516))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (908:908:908))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (1490:1490:1490) (1490:1490:1490))
        (PORT datad (305:305:305) (305:305:305))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (597:597:597))
        (PORT datad (392:392:392) (392:392:392))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datab (890:890:890) (890:890:890))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (608:608:608) (608:608:608))
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (627:627:627))
        (PORT datab (957:957:957) (957:957:957))
        (PORT datac (621:621:621) (621:621:621))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (PORT datab (305:305:305) (305:305:305))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1114:1114:1114) (1114:1114:1114))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (906:906:906))
        (PORT datab (306:306:306) (306:306:306))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (361:361:361))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (930:930:930))
        (PORT datab (307:307:307) (307:307:307))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datab (310:310:310) (310:310:310))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (583:583:583) (583:583:583))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1639:1639:1639))
        (PORT datab (886:886:886) (886:886:886))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1214:1214:1214))
        (PORT datab (632:632:632) (632:632:632))
        (PORT datac (1278:1278:1278) (1278:1278:1278))
        (PORT datad (816:816:816) (816:816:816))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (900:900:900) (900:900:900))
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (857:857:857) (857:857:857))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1235:1235:1235) (1235:1235:1235))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1452:1452:1452))
        (PORT datab (626:626:626) (626:626:626))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1165:1165:1165) (1165:1165:1165))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1600:1600:1600))
        (PORT sdata (1573:1573:1573) (1573:1573:1573))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1182:1182:1182) (1182:1182:1182))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~5_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT sdata (1271:1271:1271) (1271:1271:1271))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[10\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (910:910:910) (910:910:910))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (882:882:882))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (838:838:838) (838:838:838))
        (PORT datad (613:613:613) (613:613:613))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (313:313:313))
        (PORT datab (1515:1515:1515) (1515:1515:1515))
        (PORT datac (819:819:819) (819:819:819))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (598:598:598) (598:598:598))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1245:1245:1245) (1245:1245:1245))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1790:1790:1790))
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1594:1594:1594) (1594:1594:1594))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (320:320:320))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (816:816:816) (816:816:816))
        (PORT datad (613:613:613) (613:613:613))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1767:1767:1767))
        (PORT datab (304:304:304) (304:304:304))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (312:312:312))
        (PORT datab (521:521:521) (521:521:521))
        (PORT datac (309:309:309) (309:309:309))
        (PORT datad (293:293:293) (293:293:293))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|int_wrfull\~_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (882:882:882))
        (PORT datac (876:876:876) (876:876:876))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (417:417:417) (417:417:417))
        (PORT datad (324:324:324) (324:324:324))
        (IOPATH dataa combout (505:505:505) (505:505:505))
        (IOPATH datab combout (483:483:483) (483:483:483))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (295:295:295))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (388:388:388) (388:388:388))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (851:851:851) (851:851:851))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1215:1215:1215))
        (PORT datab (1277:1277:1277) (1277:1277:1277))
        (PORT datad (818:818:818) (818:818:818))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1271:1271:1271))
        (PORT datad (817:817:817) (817:817:817))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~2_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (919:919:919) (919:919:919))
        (PORT datad (323:323:323) (323:323:323))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1267:1267:1267))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datac (1218:1218:1218) (1218:1218:1218))
        (PORT datad (862:862:862) (862:862:862))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datac (909:909:909) (909:909:909))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0_OTERM59_OTERM63feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (852:852:852) (852:852:852))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0_OTERM59_NEW_REG62\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0_OTERM59_NEW_REG60\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT sdata (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (366:366:366))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[11\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datad (300:300:300) (300:300:300))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datad (304:304:304) (304:304:304))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datad (304:304:304) (304:304:304))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|ram_address_a\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1808:1808:1808) (1808:1808:1808))
        (PORT datad (1928:1928:1928) (1928:1928:1928))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1279:1279:1279))
        (PORT datab (884:884:884) (884:884:884))
        (PORT datac (918:918:918) (918:918:918))
        (PORT datad (914:914:914) (914:914:914))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|parity11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1688:1688:1688) (1688:1688:1688))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (PORT datab (2120:2120:2120) (2120:2120:2120))
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1024:1024:1024) (1024:1024:1024))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1027:1027:1027) (1027:1027:1027))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1185:1185:1185))
        (PORT datab (1210:1210:1210) (1210:1210:1210))
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (965:965:965))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1680:1680:1680) (1680:1680:1680))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (2300:2300:2300))
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (1620:1620:1620) (1620:1620:1620))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (821:821:821))
        (PORT datab (304:304:304) (304:304:304))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT sdata (1626:1626:1626) (1626:1626:1626))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (900:900:900))
        (PORT datab (2205:2205:2205) (2205:2205:2205))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1690:1690:1690) (1690:1690:1690))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (896:896:896))
        (PORT datab (881:881:881) (881:881:881))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (367:367:367) (367:367:367))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (320:320:320))
        (PORT datab (815:815:815) (815:815:815))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (284:284:284) (284:284:284))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1559:1559:1559))
        (PORT datab (1422:1422:1422) (1422:1422:1422))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdcnt_addr_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (599:599:599) (599:599:599))
        (PORT datac (1163:1163:1163) (1163:1163:1163))
        (PORT datad (6519:6519:6519) (6519:6519:6519))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1204:1204:1204))
        (PORT datab (895:895:895) (895:895:895))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (308:308:308) (308:308:308))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\ifclk\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\ifclk\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (404:404:404) (404:404:404))
        (PORT datad (774:774:774) (774:774:774))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (302:302:302))
        (PORT datac (398:398:398) (398:398:398))
        (PORT datad (288:288:288) (288:288:288))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst\|Mux3\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1248:1248:1248) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst\|Mux3\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2772:2772:2772))
        (PORT d[1] (2285:2285:2285) (2285:2285:2285))
        (PORT d[2] (3010:3010:3010) (3010:3010:3010))
        (PORT d[3] (2652:2652:2652) (2652:2652:2652))
        (PORT d[4] (2282:2282:2282) (2282:2282:2282))
        (PORT d[5] (2671:2671:2671) (2671:2671:2671))
        (PORT d[6] (2581:2581:2581) (2581:2581:2581))
        (PORT d[7] (1937:1937:1937) (1937:1937:1937))
        (PORT d[8] (2212:2212:2212) (2212:2212:2212))
        (PORT d[9] (3827:3827:3827) (3827:3827:3827))
        (PORT d[10] (2528:2528:2528) (2528:2528:2528))
        (PORT d[11] (3470:3470:3470) (3470:3470:3470))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (2229:2229:2229) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (4482:4482:4482) (4482:4482:4482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (4459:4459:4459) (4459:4459:4459))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2784:2784:2784))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2826:2826:2826) (2826:2826:2826))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2583:2583:2583))
        (PORT d[1] (2613:2613:2613) (2613:2613:2613))
        (PORT d[2] (2846:2846:2846) (2846:2846:2846))
        (PORT d[3] (2468:2468:2468) (2468:2468:2468))
        (PORT d[4] (2490:2490:2490) (2490:2490:2490))
        (PORT d[5] (2226:2226:2226) (2226:2226:2226))
        (PORT d[6] (2628:2628:2628) (2628:2628:2628))
        (PORT d[7] (2537:2537:2537) (2537:2537:2537))
        (PORT d[8] (2459:2459:2459) (2459:2459:2459))
        (PORT d[9] (2774:2774:2774) (2774:2774:2774))
        (PORT d[10] (2693:2693:2693) (2693:2693:2693))
        (PORT d[11] (2506:2506:2506) (2506:2506:2506))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2844:2844:2844) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2452:2452:2452))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2844:2844:2844) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2844:2844:2844) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|ram_address_b\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (877:877:877) (877:877:877))
        (PORT datad (867:867:867) (867:867:867))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|addr_store_a\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (287:287:287))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|addr_store_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (927:927:927) (927:927:927))
        (PORT datad (300:300:300) (300:300:300))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (3014:3014:3014) (3014:3014:3014))
        (PORT ena (5323:5323:5323) (5323:5323:5323))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1205:1205:1205))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datac (311:311:311) (311:311:311))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2388:2388:2388))
        (PORT d[1] (2287:2287:2287) (2287:2287:2287))
        (PORT d[2] (3006:3006:3006) (3006:3006:3006))
        (PORT d[3] (3518:3518:3518) (3518:3518:3518))
        (PORT d[4] (2265:2265:2265) (2265:2265:2265))
        (PORT d[5] (2330:2330:2330) (2330:2330:2330))
        (PORT d[6] (2567:2567:2567) (2567:2567:2567))
        (PORT d[7] (2566:2566:2566) (2566:2566:2566))
        (PORT d[8] (1855:1855:1855) (1855:1855:1855))
        (PORT d[9] (3786:3786:3786) (3786:3786:3786))
        (PORT d[10] (2514:2514:2514) (2514:2514:2514))
        (PORT d[11] (3116:3116:3116) (3116:3116:3116))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (1874:1874:1874) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (4453:4453:4453) (4453:4453:4453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (4430:4430:4430) (4430:4430:4430))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2435:2435:2435))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2229:2229:2229))
        (PORT d[1] (2585:2585:2585) (2585:2585:2585))
        (PORT d[2] (3179:3179:3179) (3179:3179:3179))
        (PORT d[3] (3132:3132:3132) (3132:3132:3132))
        (PORT d[4] (2493:2493:2493) (2493:2493:2493))
        (PORT d[5] (2480:2480:2480) (2480:2480:2480))
        (PORT d[6] (2612:2612:2612) (2612:2612:2612))
        (PORT d[7] (3259:3259:3259) (3259:3259:3259))
        (PORT d[8] (2425:2425:2425) (2425:2425:2425))
        (PORT d[9] (2213:2213:2213) (2213:2213:2213))
        (PORT d[10] (2345:2345:2345) (2345:2345:2345))
        (PORT d[11] (2254:2254:2254) (2254:2254:2254))
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT ena (2575:2575:2575) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2183:2183:2183))
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT ena (2575:2575:2575) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT d[0] (2575:2575:2575) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2540:2540:2540) (2540:2540:2540))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (2286:2286:2286) (2286:2286:2286))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2759:2759:2759))
        (PORT d[1] (2293:2293:2293) (2293:2293:2293))
        (PORT d[2] (3011:3011:3011) (3011:3011:3011))
        (PORT d[3] (3217:3217:3217) (3217:3217:3217))
        (PORT d[4] (2580:2580:2580) (2580:2580:2580))
        (PORT d[5] (2322:2322:2322) (2322:2322:2322))
        (PORT d[6] (2592:2592:2592) (2592:2592:2592))
        (PORT d[7] (1902:1902:1902) (1902:1902:1902))
        (PORT d[8] (2200:2200:2200) (2200:2200:2200))
        (PORT d[9] (3799:3799:3799) (3799:3799:3799))
        (PORT d[10] (2514:2514:2514) (2514:2514:2514))
        (PORT d[11] (3802:3802:3802) (3802:3802:3802))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (2227:2227:2227) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (4468:4468:4468) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (4445:4445:4445) (4445:4445:4445))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3136:3136:3136))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2851:2851:2851) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2235:2235:2235))
        (PORT d[1] (2618:2618:2618) (2618:2618:2618))
        (PORT d[2] (2858:2858:2858) (2858:2858:2858))
        (PORT d[3] (2827:2827:2827) (2827:2827:2827))
        (PORT d[4] (2500:2500:2500) (2500:2500:2500))
        (PORT d[5] (2233:2233:2233) (2233:2233:2233))
        (PORT d[6] (2872:2872:2872) (2872:2872:2872))
        (PORT d[7] (2887:2887:2887) (2887:2887:2887))
        (PORT d[8] (2156:2156:2156) (2156:2156:2156))
        (PORT d[9] (2428:2428:2428) (2428:2428:2428))
        (PORT d[10] (2437:2437:2437) (2437:2437:2437))
        (PORT d[11] (2253:2253:2253) (2253:2253:2253))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2869:2869:2869) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2477:2477:2477))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2869:2869:2869) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT d[0] (2869:2869:2869) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3704:3704:3704))
        (PORT d[1] (3993:3993:3993) (3993:3993:3993))
        (PORT d[2] (3788:3788:3788) (3788:3788:3788))
        (PORT d[3] (4530:4530:4530) (4530:4530:4530))
        (PORT d[4] (2792:2792:2792) (2792:2792:2792))
        (PORT d[5] (3624:3624:3624) (3624:3624:3624))
        (PORT d[6] (3188:3188:3188) (3188:3188:3188))
        (PORT d[7] (3012:3012:3012) (3012:3012:3012))
        (PORT d[8] (3850:3850:3850) (3850:3850:3850))
        (PORT d[9] (3040:3040:3040) (3040:3040:3040))
        (PORT d[10] (3018:3018:3018) (3018:3018:3018))
        (PORT d[11] (2893:2893:2893) (2893:2893:2893))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (3344:3344:3344) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (5083:5083:5083) (5083:5083:5083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (5060:5060:5060) (5060:5060:5060))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3876:3876:3876))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (3015:3015:3015) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (2995:2995:2995))
        (PORT d[1] (3243:3243:3243) (3243:3243:3243))
        (PORT d[2] (2797:2797:2797) (2797:2797:2797))
        (PORT d[3] (3524:3524:3524) (3524:3524:3524))
        (PORT d[4] (3447:3447:3447) (3447:3447:3447))
        (PORT d[5] (3516:3516:3516) (3516:3516:3516))
        (PORT d[6] (3675:3675:3675) (3675:3675:3675))
        (PORT d[7] (3717:3717:3717) (3717:3717:3717))
        (PORT d[8] (2714:2714:2714) (2714:2714:2714))
        (PORT d[9] (2479:2479:2479) (2479:2479:2479))
        (PORT d[10] (2459:2459:2459) (2459:2459:2459))
        (PORT d[11] (2462:2462:2462) (2462:2462:2462))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (3033:3033:3033) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2641:2641:2641))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (3033:3033:3033) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT d[0] (3033:3033:3033) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2571:2571:2571) (2571:2571:2571))
        (PORT datab (1178:1178:1178) (1178:1178:1178))
        (PORT datac (464:464:464) (464:464:464))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3710:3710:3710))
        (PORT d[1] (4495:4495:4495) (4495:4495:4495))
        (PORT d[2] (4279:4279:4279) (4279:4279:4279))
        (PORT d[3] (3928:3928:3928) (3928:3928:3928))
        (PORT d[4] (3454:3454:3454) (3454:3454:3454))
        (PORT d[5] (3165:3165:3165) (3165:3165:3165))
        (PORT d[6] (4386:4386:4386) (4386:4386:4386))
        (PORT d[7] (2995:2995:2995) (2995:2995:2995))
        (PORT d[8] (3633:3633:3633) (3633:3633:3633))
        (PORT d[9] (4732:4732:4732) (4732:4732:4732))
        (PORT d[10] (3493:3493:3493) (3493:3493:3493))
        (PORT d[11] (2457:2457:2457) (2457:2457:2457))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (4499:4499:4499) (4499:4499:4499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (3584:3584:3584) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (3561:3561:3561) (3561:3561:3561))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3746:3746:3746))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2995:2995:2995) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2811:2811:2811))
        (PORT d[1] (3029:3029:3029) (3029:3029:3029))
        (PORT d[2] (3153:3153:3153) (3153:3153:3153))
        (PORT d[3] (2941:2941:2941) (2941:2941:2941))
        (PORT d[4] (2504:2504:2504) (2504:2504:2504))
        (PORT d[5] (2784:2784:2784) (2784:2784:2784))
        (PORT d[6] (2816:2816:2816) (2816:2816:2816))
        (PORT d[7] (3080:3080:3080) (3080:3080:3080))
        (PORT d[8] (2805:2805:2805) (2805:2805:2805))
        (PORT d[9] (2598:2598:2598) (2598:2598:2598))
        (PORT d[10] (2472:2472:2472) (2472:2472:2472))
        (PORT d[11] (2667:2667:2667) (2667:2667:2667))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (3013:3013:3013) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2621:2621:2621))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (3013:3013:3013) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT d[0] (3013:3013:3013) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3762:3762:3762))
        (PORT d[1] (3679:3679:3679) (3679:3679:3679))
        (PORT d[2] (4177:4177:4177) (4177:4177:4177))
        (PORT d[3] (4451:4451:4451) (4451:4451:4451))
        (PORT d[4] (3191:3191:3191) (3191:3191:3191))
        (PORT d[5] (4282:4282:4282) (4282:4282:4282))
        (PORT d[6] (3906:3906:3906) (3906:3906:3906))
        (PORT d[7] (2942:2942:2942) (2942:2942:2942))
        (PORT d[8] (4103:4103:4103) (4103:4103:4103))
        (PORT d[9] (4088:4088:4088) (4088:4088:4088))
        (PORT d[10] (2743:2743:2743) (2743:2743:2743))
        (PORT d[11] (3664:3664:3664) (3664:3664:3664))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT stall (3732:3732:3732) (3732:3732:3732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT d[0] (4434:4434:4434) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (4411:4411:4411) (4411:4411:4411))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3537:3537:3537))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2751:2751:2751) (2751:2751:2751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3374:3374:3374))
        (PORT d[1] (3581:3581:3581) (3581:3581:3581))
        (PORT d[2] (2468:2468:2468) (2468:2468:2468))
        (PORT d[3] (3937:3937:3937) (3937:3937:3937))
        (PORT d[4] (3111:3111:3111) (3111:3111:3111))
        (PORT d[5] (3147:3147:3147) (3147:3147:3147))
        (PORT d[6] (4028:4028:4028) (4028:4028:4028))
        (PORT d[7] (4105:4105:4105) (4105:4105:4105))
        (PORT d[8] (2794:2794:2794) (2794:2794:2794))
        (PORT d[9] (2486:2486:2486) (2486:2486:2486))
        (PORT d[10] (2845:2845:2845) (2845:2845:2845))
        (PORT d[11] (2173:2173:2173) (2173:2173:2173))
        (PORT clk (1711:1711:1711) (1711:1711:1711))
        (PORT ena (2769:2769:2769) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2377:2377:2377))
        (PORT clk (1711:1711:1711) (1711:1711:1711))
        (PORT ena (2769:2769:2769) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1711:1711:1711))
        (PORT d[0] (2769:2769:2769) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2052:2052:2052) (2052:2052:2052))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3711:3711:3711))
        (PORT d[1] (3647:3647:3647) (3647:3647:3647))
        (PORT d[2] (3805:3805:3805) (3805:3805:3805))
        (PORT d[3] (4505:4505:4505) (4505:4505:4505))
        (PORT d[4] (3151:3151:3151) (3151:3151:3151))
        (PORT d[5] (3606:3606:3606) (3606:3606:3606))
        (PORT d[6] (3194:3194:3194) (3194:3194:3194))
        (PORT d[7] (3298:3298:3298) (3298:3298:3298))
        (PORT d[8] (4138:4138:4138) (4138:4138:4138))
        (PORT d[9] (3659:3659:3659) (3659:3659:3659))
        (PORT d[10] (2993:2993:2993) (2993:2993:2993))
        (PORT d[11] (3293:3293:3293) (3293:3293:3293))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT stall (3673:3673:3673) (3673:3673:3673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT d[0] (5417:5417:5417) (5417:5417:5417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (5394:5394:5394) (5394:5394:5394))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (3879:3879:3879))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (2766:2766:2766) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3324:3324:3324))
        (PORT d[1] (3578:3578:3578) (3578:3578:3578))
        (PORT d[2] (2795:2795:2795) (2795:2795:2795))
        (PORT d[3] (3548:3548:3548) (3548:3548:3548))
        (PORT d[4] (3105:3105:3105) (3105:3105:3105))
        (PORT d[5] (3178:3178:3178) (3178:3178:3178))
        (PORT d[6] (4020:4020:4020) (4020:4020:4020))
        (PORT d[7] (4054:4054:4054) (4054:4054:4054))
        (PORT d[8] (2703:2703:2703) (2703:2703:2703))
        (PORT d[9] (2455:2455:2455) (2455:2455:2455))
        (PORT d[10] (2456:2456:2456) (2456:2456:2456))
        (PORT d[11] (2441:2441:2441) (2441:2441:2441))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2784:2784:2784) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2392:2392:2392))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2784:2784:2784) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT d[0] (2784:2784:2784) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1995:1995:1995))
        (PORT d[1] (1932:1932:1932) (1932:1932:1932))
        (PORT d[2] (1569:1569:1569) (1569:1569:1569))
        (PORT d[3] (2857:2857:2857) (2857:2857:2857))
        (PORT d[4] (2198:2198:2198) (2198:2198:2198))
        (PORT d[5] (1641:1641:1641) (1641:1641:1641))
        (PORT d[6] (1912:1912:1912) (1912:1912:1912))
        (PORT d[7] (1553:1553:1553) (1553:1553:1553))
        (PORT d[8] (1528:1528:1528) (1528:1528:1528))
        (PORT d[9] (3428:3428:3428) (3428:3428:3428))
        (PORT d[10] (2138:2138:2138) (2138:2138:2138))
        (PORT d[11] (1521:1521:1521) (1521:1521:1521))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (1521:1521:1521) (1521:1521:1521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (4101:4101:4101) (4101:4101:4101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (4078:4078:4078) (4078:4078:4078))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2401:2401:2401))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2355:2355:2355) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1850:1850:1850))
        (PORT d[1] (2182:2182:2182) (2182:2182:2182))
        (PORT d[2] (3209:3209:3209) (3209:3209:3209))
        (PORT d[3] (3190:3190:3190) (3190:3190:3190))
        (PORT d[4] (2138:2138:2138) (2138:2138:2138))
        (PORT d[5] (1847:1847:1847) (1847:1847:1847))
        (PORT d[6] (2477:2477:2477) (2477:2477:2477))
        (PORT d[7] (2133:2133:2133) (2133:2133:2133))
        (PORT d[8] (1779:1779:1779) (1779:1779:1779))
        (PORT d[9] (1982:1982:1982) (1982:1982:1982))
        (PORT d[10] (2311:2311:2311) (2311:2311:2311))
        (PORT d[11] (2650:2650:2650) (2650:2650:2650))
        (PORT clk (1716:1716:1716) (1716:1716:1716))
        (PORT ena (2373:2373:2373) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1970:1970:1970))
        (PORT clk (1716:1716:1716) (1716:1716:1716))
        (PORT ena (2373:2373:2373) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1716:1716:1716))
        (PORT d[0] (2373:2373:2373) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1169:1169:1169))
        (PORT datab (2607:2607:2607) (2607:2607:2607))
        (PORT datac (463:463:463) (463:463:463))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6232:6232:6232) (6232:6232:6232))
        (PORT datac (310:310:310) (310:310:310))
        (PORT datad (1352:1352:1352) (1352:1352:1352))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1932:1932:1932))
        (PORT d[1] (1217:1217:1217) (1217:1217:1217))
        (PORT d[2] (2277:2277:2277) (2277:2277:2277))
        (PORT d[3] (1254:1254:1254) (1254:1254:1254))
        (PORT d[4] (1224:1224:1224) (1224:1224:1224))
        (PORT d[5] (1216:1216:1216) (1216:1216:1216))
        (PORT d[6] (1548:1548:1548) (1548:1548:1548))
        (PORT d[7] (2574:2574:2574) (2574:2574:2574))
        (PORT d[8] (1815:1815:1815) (1815:1815:1815))
        (PORT d[9] (3012:3012:3012) (3012:3012:3012))
        (PORT d[10] (2143:2143:2143) (2143:2143:2143))
        (PORT d[11] (1130:1130:1130) (1130:1130:1130))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (1142:1142:1142) (1142:1142:1142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (3683:3683:3683) (3683:3683:3683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (3660:3660:3660) (3660:3660:3660))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2394:2394:2394))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2030:2030:2030) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2183:2183:2183))
        (PORT d[1] (1734:1734:1734) (1734:1734:1734))
        (PORT d[2] (3253:3253:3253) (3253:3253:3253))
        (PORT d[3] (2519:2519:2519) (2519:2519:2519))
        (PORT d[4] (2489:2489:2489) (2489:2489:2489))
        (PORT d[5] (2830:2830:2830) (2830:2830:2830))
        (PORT d[6] (1840:1840:1840) (1840:1840:1840))
        (PORT d[7] (2016:2016:2016) (2016:2016:2016))
        (PORT d[8] (1443:1443:1443) (1443:1443:1443))
        (PORT d[9] (2254:2254:2254) (2254:2254:2254))
        (PORT d[10] (1429:1429:1429) (1429:1429:1429))
        (PORT d[11] (1381:1381:1381) (1381:1381:1381))
        (PORT clk (1712:1712:1712) (1712:1712:1712))
        (PORT ena (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1656:1656:1656))
        (PORT clk (1712:1712:1712) (1712:1712:1712))
        (PORT ena (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1712:1712:1712))
        (PORT d[0] (2048:2048:2048) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1577:1577:1577))
        (PORT d[1] (1569:1569:1569) (1569:1569:1569))
        (PORT d[2] (3301:3301:3301) (3301:3301:3301))
        (PORT d[3] (2837:2837:2837) (2837:2837:2837))
        (PORT d[4] (1565:1565:1565) (1565:1565:1565))
        (PORT d[5] (3114:3114:3114) (3114:3114:3114))
        (PORT d[6] (2172:2172:2172) (2172:2172:2172))
        (PORT d[7] (2229:2229:2229) (2229:2229:2229))
        (PORT d[8] (1488:1488:1488) (1488:1488:1488))
        (PORT d[9] (2492:2492:2492) (2492:2492:2492))
        (PORT d[10] (2146:2146:2146) (2146:2146:2146))
        (PORT d[11] (1489:1489:1489) (1489:1489:1489))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (1819:1819:1819) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (3986:3986:3986) (3986:3986:3986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (3963:3963:3963) (3963:3963:3963))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2024:2024:2024))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2214:2214:2214))
        (PORT d[1] (2989:2989:2989) (2989:2989:2989))
        (PORT d[2] (3246:3246:3246) (3246:3246:3246))
        (PORT d[3] (2497:2497:2497) (2497:2497:2497))
        (PORT d[4] (2495:2495:2495) (2495:2495:2495))
        (PORT d[5] (1861:1861:1861) (1861:1861:1861))
        (PORT d[6] (2197:2197:2197) (2197:2197:2197))
        (PORT d[7] (2559:2559:2559) (2559:2559:2559))
        (PORT d[8] (2134:2134:2134) (2134:2134:2134))
        (PORT d[9] (1736:1736:1736) (1736:1736:1736))
        (PORT d[10] (1743:1743:1743) (1743:1743:1743))
        (PORT d[11] (1747:1747:1747) (1747:1747:1747))
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1712:1712:1712))
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT d[0] (2104:2104:2104) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datac (2367:2367:2367) (2367:2367:2367))
        (PORT datad (2885:2885:2885) (2885:2885:2885))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (6371:6371:6371) (6371:6371:6371))
        (PORT datac (1372:1372:1372) (1372:1372:1372))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3358:3358:3358))
        (PORT d[1] (3297:3297:3297) (3297:3297:3297))
        (PORT d[2] (3838:3838:3838) (3838:3838:3838))
        (PORT d[3] (4504:4504:4504) (4504:4504:4504))
        (PORT d[4] (3170:3170:3170) (3170:3170:3170))
        (PORT d[5] (3977:3977:3977) (3977:3977:3977))
        (PORT d[6] (3215:3215:3215) (3215:3215:3215))
        (PORT d[7] (2658:2658:2658) (2658:2658:2658))
        (PORT d[8] (4136:4136:4136) (4136:4136:4136))
        (PORT d[9] (3710:3710:3710) (3710:3710:3710))
        (PORT d[10] (2677:2677:2677) (2677:2677:2677))
        (PORT d[11] (3306:3306:3306) (3306:3306:3306))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT stall (3712:3712:3712) (3712:3712:3712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT d[0] (5420:5420:5420) (5420:5420:5420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (5397:5397:5397) (5397:5397:5397))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1139:1139:1139))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (2993:2993:2993) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3634:3634:3634))
        (PORT d[1] (3601:3601:3601) (3601:3601:3601))
        (PORT d[2] (2802:2802:2802) (2802:2802:2802))
        (PORT d[3] (3554:3554:3554) (3554:3554:3554))
        (PORT d[4] (3466:3466:3466) (3466:3466:3466))
        (PORT d[5] (3145:3145:3145) (3145:3145:3145))
        (PORT d[6] (3675:3675:3675) (3675:3675:3675))
        (PORT d[7] (3761:3761:3761) (3761:3761:3761))
        (PORT d[8] (2686:2686:2686) (2686:2686:2686))
        (PORT d[9] (2433:2433:2433) (2433:2433:2433))
        (PORT d[10] (2429:2429:2429) (2429:2429:2429))
        (PORT d[11] (2161:2161:2161) (2161:2161:2161))
        (PORT clk (1707:1707:1707) (1707:1707:1707))
        (PORT ena (3011:3011:3011) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2619:2619:2619))
        (PORT clk (1707:1707:1707) (1707:1707:1707))
        (PORT ena (3011:3011:3011) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1707:1707:1707))
        (PORT d[0] (3011:3011:3011) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1941:1941:1941))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1941:1941:1941))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1941:1941:1941))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3797:3797:3797))
        (PORT d[1] (3705:3705:3705) (3705:3705:3705))
        (PORT d[2] (4216:4216:4216) (4216:4216:4216))
        (PORT d[3] (4460:4460:4460) (4460:4460:4460))
        (PORT d[4] (3354:3354:3354) (3354:3354:3354))
        (PORT d[5] (4353:4353:4353) (4353:4353:4353))
        (PORT d[6] (3622:3622:3622) (3622:3622:3622))
        (PORT d[7] (2562:2562:2562) (2562:2562:2562))
        (PORT d[8] (3755:3755:3755) (3755:3755:3755))
        (PORT d[9] (3759:3759:3759) (3759:3759:3759))
        (PORT d[10] (3064:3064:3064) (3064:3064:3064))
        (PORT d[11] (3685:3685:3685) (3685:3685:3685))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT stall (4105:4105:4105) (4105:4105:4105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT d[0] (4300:4300:4300) (4300:4300:4300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (4277:4277:4277) (4277:4277:4277))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (769:769:769))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2717:2717:2717) (2717:2717:2717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3532:3532:3532))
        (PORT d[1] (3551:3551:3551) (3551:3551:3551))
        (PORT d[2] (2835:2835:2835) (2835:2835:2835))
        (PORT d[3] (3353:3353:3353) (3353:3353:3353))
        (PORT d[4] (3065:3065:3065) (3065:3065:3065))
        (PORT d[5] (2774:2774:2774) (2774:2774:2774))
        (PORT d[6] (3492:3492:3492) (3492:3492:3492))
        (PORT d[7] (3209:3209:3209) (3209:3209:3209))
        (PORT d[8] (2448:2448:2448) (2448:2448:2448))
        (PORT d[9] (2497:2497:2497) (2497:2497:2497))
        (PORT d[10] (2457:2457:2457) (2457:2457:2457))
        (PORT d[11] (2464:2464:2464) (2464:2464:2464))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2735:2735:2735) (2735:2735:2735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2343:2343:2343))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2735:2735:2735) (2735:2735:2735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT d[0] (2735:2735:2735) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (1140:1140:1140) (1140:1140:1140))
        (PORT datac (1151:1151:1151) (1151:1151:1151))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5799:5799:5799) (5799:5799:5799))
        (PORT datac (1370:1370:1370) (1370:1370:1370))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4171:4171:4171))
        (PORT d[1] (4082:4082:4082) (4082:4082:4082))
        (PORT d[2] (4567:4567:4567) (4567:4567:4567))
        (PORT d[3] (4779:4779:4779) (4779:4779:4779))
        (PORT d[4] (3346:3346:3346) (3346:3346:3346))
        (PORT d[5] (4348:4348:4348) (4348:4348:4348))
        (PORT d[6] (3967:3967:3967) (3967:3967:3967))
        (PORT d[7] (2629:2629:2629) (2629:2629:2629))
        (PORT d[8] (3371:3371:3371) (3371:3371:3371))
        (PORT d[9] (4022:4022:4022) (4022:4022:4022))
        (PORT d[10] (3131:3131:3131) (3131:3131:3131))
        (PORT d[11] (2060:2060:2060) (2060:2060:2060))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT stall (4114:4114:4114) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT d[0] (4034:4034:4034) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (4011:4011:4011) (4011:4011:4011))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1061:1061:1061))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3529:3529:3529))
        (PORT d[1] (3463:3463:3463) (3463:3463:3463))
        (PORT d[2] (2824:2824:2824) (2824:2824:2824))
        (PORT d[3] (3347:3347:3347) (3347:3347:3347))
        (PORT d[4] (2522:2522:2522) (2522:2522:2522))
        (PORT d[5] (2742:2742:2742) (2742:2742:2742))
        (PORT d[6] (3465:3465:3465) (3465:3465:3465))
        (PORT d[7] (3173:3173:3173) (3173:3173:3173))
        (PORT d[8] (2429:2429:2429) (2429:2429:2429))
        (PORT d[9] (2004:2004:2004) (2004:2004:2004))
        (PORT d[10] (2465:2465:2465) (2465:2465:2465))
        (PORT d[11] (2689:2689:2689) (2689:2689:2689))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2634:2634:2634) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2242:2242:2242))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2634:2634:2634) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT d[0] (2634:2634:2634) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (4166:4166:4166))
        (PORT d[1] (4063:4063:4063) (4063:4063:4063))
        (PORT d[2] (4234:4234:4234) (4234:4234:4234))
        (PORT d[3] (4448:4448:4448) (4448:4448:4448))
        (PORT d[4] (3369:3369:3369) (3369:3369:3369))
        (PORT d[5] (3702:3702:3702) (3702:3702:3702))
        (PORT d[6] (5101:5101:5101) (5101:5101:5101))
        (PORT d[7] (2611:2611:2611) (2611:2611:2611))
        (PORT d[8] (3724:3724:3724) (3724:3724:3724))
        (PORT d[9] (4107:4107:4107) (4107:4107:4107))
        (PORT d[10] (3120:3120:3120) (3120:3120:3120))
        (PORT d[11] (3673:3673:3673) (3673:3673:3673))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT stall (4117:4117:4117) (4117:4117:4117))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT d[0] (4346:4346:4346) (4346:4346:4346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1647:1647:1647))
        (PORT ena (4323:4323:4323) (4323:4323:4323))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (769:769:769))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2558:2558:2558) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3527:3527:3527))
        (PORT d[1] (3564:3564:3564) (3564:3564:3564))
        (PORT d[2] (2024:2024:2024) (2024:2024:2024))
        (PORT d[3] (3353:3353:3353) (3353:3353:3353))
        (PORT d[4] (3479:3479:3479) (3479:3479:3479))
        (PORT d[5] (2769:2769:2769) (2769:2769:2769))
        (PORT d[6] (3461:3461:3461) (3461:3461:3461))
        (PORT d[7] (3503:3503:3503) (3503:3503:3503))
        (PORT d[8] (2433:2433:2433) (2433:2433:2433))
        (PORT d[9] (2320:2320:2320) (2320:2320:2320))
        (PORT d[10] (2463:2463:2463) (2463:2463:2463))
        (PORT d[11] (2188:2188:2188) (2188:2188:2188))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2576:2576:2576) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2184:2184:2184))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2576:2576:2576) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT d[0] (2576:2576:2576) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1545:1545:1545))
        (PORT datab (1163:1163:1163) (1163:1163:1163))
        (PORT datac (458:458:458) (458:458:458))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (6256:6256:6256) (6256:6256:6256))
        (PORT datad (1378:1378:1378) (1378:1378:1378))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2370:2370:2370))
        (PORT d[1] (1940:1940:1940) (1940:1940:1940))
        (PORT d[2] (2635:2635:2635) (2635:2635:2635))
        (PORT d[3] (2863:2863:2863) (2863:2863:2863))
        (PORT d[4] (1906:1906:1906) (1906:1906:1906))
        (PORT d[5] (2279:2279:2279) (2279:2279:2279))
        (PORT d[6] (2568:2568:2568) (2568:2568:2568))
        (PORT d[7] (1560:1560:1560) (1560:1560:1560))
        (PORT d[8] (1533:1533:1533) (1533:1533:1533))
        (PORT d[9] (3441:3441:3441) (3441:3441:3441))
        (PORT d[10] (2159:2159:2159) (2159:2159:2159))
        (PORT d[11] (3842:3842:3842) (3842:3842:3842))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (1533:1533:1533) (1533:1533:1533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (4118:4118:4118) (4118:4118:4118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (4095:4095:4095) (4095:4095:4095))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1714:1714:1714))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2501:2501:2501))
        (PORT d[1] (2189:2189:2189) (2189:2189:2189))
        (PORT d[2] (3204:3204:3204) (3204:3204:3204))
        (PORT d[3] (3144:3144:3144) (3144:3144:3144))
        (PORT d[4] (2124:2124:2124) (2124:2124:2124))
        (PORT d[5] (1855:1855:1855) (1855:1855:1855))
        (PORT d[6] (2554:2554:2554) (2554:2554:2554))
        (PORT d[7] (3252:3252:3252) (3252:3252:3252))
        (PORT d[8] (2431:2431:2431) (2431:2431:2431))
        (PORT d[9] (2179:2179:2179) (2179:2179:2179))
        (PORT d[10] (2326:2326:2326) (2326:2326:2326))
        (PORT d[11] (2599:2599:2599) (2599:2599:2599))
        (PORT clk (1714:1714:1714) (1714:1714:1714))
        (PORT ena (2118:2118:2118) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1726:1726:1726))
        (PORT clk (1714:1714:1714) (1714:1714:1714))
        (PORT ena (2118:2118:2118) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1714:1714:1714))
        (PORT d[0] (2118:2118:2118) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1955:1955:1955))
        (PORT d[1] (1874:1874:1874) (1874:1874:1874))
        (PORT d[2] (2257:2257:2257) (2257:2257:2257))
        (PORT d[3] (1905:1905:1905) (1905:1905:1905))
        (PORT d[4] (2160:2160:2160) (2160:2160:2160))
        (PORT d[5] (3068:3068:3068) (3068:3068:3068))
        (PORT d[6] (2595:2595:2595) (2595:2595:2595))
        (PORT d[7] (2199:2199:2199) (2199:2199:2199))
        (PORT d[8] (1493:1493:1493) (1493:1493:1493))
        (PORT d[9] (3021:3021:3021) (3021:3021:3021))
        (PORT d[10] (2127:2127:2127) (2127:2127:2127))
        (PORT d[11] (1492:1492:1492) (1492:1492:1492))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (1486:1486:1486) (1486:1486:1486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (3692:3692:3692) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (3669:3669:3669) (3669:3669:3669))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1351:1351:1351))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (1682:1682:1682) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2167:2167:2167))
        (PORT d[1] (2548:2548:2548) (2548:2548:2548))
        (PORT d[2] (3251:3251:3251) (3251:3251:3251))
        (PORT d[3] (3216:3216:3216) (3216:3216:3216))
        (PORT d[4] (2066:2066:2066) (2066:2066:2066))
        (PORT d[5] (2514:2514:2514) (2514:2514:2514))
        (PORT d[6] (2190:2190:2190) (2190:2190:2190))
        (PORT d[7] (3600:3600:3600) (3600:3600:3600))
        (PORT d[8] (2081:2081:2081) (2081:2081:2081))
        (PORT d[9] (1813:1813:1813) (1813:1813:1813))
        (PORT d[10] (1809:1809:1809) (1809:1809:1809))
        (PORT d[11] (1842:1842:1842) (1842:1842:1842))
        (PORT clk (1714:1714:1714) (1714:1714:1714))
        (PORT ena (1700:1700:1700) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1308:1308:1308))
        (PORT clk (1714:1714:1714) (1714:1714:1714))
        (PORT ena (1700:1700:1700) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1714:1714:1714))
        (PORT d[0] (1700:1700:1700) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datac (1661:1661:1661) (1661:1661:1661))
        (PORT datad (2572:2572:2572) (2572:2572:2572))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (6108:6108:6108) (6108:6108:6108))
        (PORT datad (1378:1378:1378) (1378:1378:1378))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3787:3787:3787))
        (PORT d[1] (3698:3698:3698) (3698:3698:3698))
        (PORT d[2] (4222:4222:4222) (4222:4222:4222))
        (PORT d[3] (4465:4465:4465) (4465:4465:4465))
        (PORT d[4] (3532:3532:3532) (3532:3532:3532))
        (PORT d[5] (4332:4332:4332) (4332:4332:4332))
        (PORT d[6] (3606:3606:3606) (3606:3606:3606))
        (PORT d[7] (3000:3000:3000) (3000:3000:3000))
        (PORT d[8] (3760:3760:3760) (3760:3760:3760))
        (PORT d[9] (3760:3760:3760) (3760:3760:3760))
        (PORT d[10] (2753:2753:2753) (2753:2753:2753))
        (PORT d[11] (3658:3658:3658) (3658:3658:3658))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT stall (4082:4082:4082) (4082:4082:4082))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT d[0] (4403:4403:4403) (4403:4403:4403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (4380:4380:4380) (4380:4380:4380))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1422:1422:1422))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2635:2635:2635) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3525:3525:3525))
        (PORT d[1] (3214:3214:3214) (3214:3214:3214))
        (PORT d[2] (2402:2402:2402) (2402:2402:2402))
        (PORT d[3] (3927:3927:3927) (3927:3927:3927))
        (PORT d[4] (3198:3198:3198) (3198:3198:3198))
        (PORT d[5] (2781:2781:2781) (2781:2781:2781))
        (PORT d[6] (3489:3489:3489) (3489:3489:3489))
        (PORT d[7] (4139:4139:4139) (4139:4139:4139))
        (PORT d[8] (2466:2466:2466) (2466:2466:2466))
        (PORT d[9] (2816:2816:2816) (2816:2816:2816))
        (PORT d[10] (2824:2824:2824) (2824:2824:2824))
        (PORT d[11] (2194:2194:2194) (2194:2194:2194))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2653:2653:2653) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2261:2261:2261))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2653:2653:2653) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT d[0] (2653:2653:2653) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3742:3742:3742))
        (PORT d[1] (3677:3677:3677) (3677:3677:3677))
        (PORT d[2] (3836:3836:3836) (3836:3836:3836))
        (PORT d[3] (4489:4489:4489) (4489:4489:4489))
        (PORT d[4] (3183:3183:3183) (3183:3183:3183))
        (PORT d[5] (4298:4298:4298) (4298:4298:4298))
        (PORT d[6] (3570:3570:3570) (3570:3570:3570))
        (PORT d[7] (2642:2642:2642) (2642:2642:2642))
        (PORT d[8] (4109:4109:4109) (4109:4109:4109))
        (PORT d[9] (3718:3718:3718) (3718:3718:3718))
        (PORT d[10] (2986:2986:2986) (2986:2986:2986))
        (PORT d[11] (3313:3313:3313) (3313:3313:3313))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (3705:3705:3705) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (5439:5439:5439) (5439:5439:5439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (5416:5416:5416) (5416:5416:5416))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1775:1775:1775))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2749:2749:2749) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3357:3357:3357))
        (PORT d[1] (3289:3289:3289) (3289:3289:3289))
        (PORT d[2] (2442:2442:2442) (2442:2442:2442))
        (PORT d[3] (3905:3905:3905) (3905:3905:3905))
        (PORT d[4] (3428:3428:3428) (3428:3428:3428))
        (PORT d[5] (3161:3161:3161) (3161:3161:3161))
        (PORT d[6] (4033:4033:4033) (4033:4033:4033))
        (PORT d[7] (3767:3767:3767) (3767:3767:3767))
        (PORT d[8] (2895:2895:2895) (2895:2895:2895))
        (PORT d[9] (2467:2467:2467) (2467:2467:2467))
        (PORT d[10] (2643:2643:2643) (2643:2643:2643))
        (PORT d[11] (2102:2102:2102) (2102:2102:2102))
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT ena (2767:2767:2767) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2375:2375:2375))
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT ena (2767:2767:2767) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1709:1709:1709))
        (PORT d[0] (2767:2767:2767) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1453:1453:1453))
        (PORT datab (803:803:803) (803:803:803))
        (PORT datac (455:455:455) (455:455:455))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (6187:6187:6187) (6187:6187:6187))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4564:4564:4564))
        (PORT d[1] (4466:4466:4466) (4466:4466:4466))
        (PORT d[2] (4610:4610:4610) (4610:4610:4610))
        (PORT d[3] (4482:4482:4482) (4482:4482:4482))
        (PORT d[4] (3441:3441:3441) (3441:3441:3441))
        (PORT d[5] (3135:3135:3135) (3135:3135:3135))
        (PORT d[6] (4738:4738:4738) (4738:4738:4738))
        (PORT d[7] (2989:2989:2989) (2989:2989:2989))
        (PORT d[8] (3325:3325:3325) (3325:3325:3325))
        (PORT d[9] (4104:4104:4104) (4104:4104:4104))
        (PORT d[10] (3470:3470:3470) (3470:3470:3470))
        (PORT d[11] (2106:2106:2106) (2106:2106:2106))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT stall (4193:4193:4193) (4193:4193:4193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d[0] (3675:3675:3675) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (3652:3652:3652) (3652:3652:3652))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1402:1402:1402))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT ena (2649:2649:2649) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2390:2390:2390))
        (PORT d[1] (2699:2699:2699) (2699:2699:2699))
        (PORT d[2] (2429:2429:2429) (2429:2429:2429))
        (PORT d[3] (2982:2982:2982) (2982:2982:2982))
        (PORT d[4] (3171:3171:3171) (3171:3171:3171))
        (PORT d[5] (2766:2766:2766) (2766:2766:2766))
        (PORT d[6] (3145:3145:3145) (3145:3145:3145))
        (PORT d[7] (2816:2816:2816) (2816:2816:2816))
        (PORT d[8] (2519:2519:2519) (2519:2519:2519))
        (PORT d[9] (2348:2348:2348) (2348:2348:2348))
        (PORT d[10] (2445:2445:2445) (2445:2445:2445))
        (PORT d[11] (2656:2656:2656) (2656:2656:2656))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2667:2667:2667) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2275:2275:2275))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2667:2667:2667) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT d[0] (2667:2667:2667) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4188:4188:4188))
        (PORT d[1] (4113:4113:4113) (4113:4113:4113))
        (PORT d[2] (4604:4604:4604) (4604:4604:4604))
        (PORT d[3] (4456:4456:4456) (4456:4456:4456))
        (PORT d[4] (3449:3449:3449) (3449:3449:3449))
        (PORT d[5] (3106:3106:3106) (3106:3106:3106))
        (PORT d[6] (3983:3983:3983) (3983:3983:3983))
        (PORT d[7] (2641:2641:2641) (2641:2641:2641))
        (PORT d[8] (3309:3309:3309) (3309:3309:3309))
        (PORT d[9] (4091:4091:4091) (4091:4091:4091))
        (PORT d[10] (3127:3127:3127) (3127:3127:3127))
        (PORT d[11] (2090:2090:2090) (2090:2090:2090))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT stall (4511:4511:4511) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT d[0] (3682:3682:3682) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (3659:3659:3659) (3659:3659:3659))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1418:1418:1418))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (2898:2898:2898) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3157:3157:3157))
        (PORT d[1] (3440:3440:3440) (3440:3440:3440))
        (PORT d[2] (2457:2457:2457) (2457:2457:2457))
        (PORT d[3] (2990:2990:2990) (2990:2990:2990))
        (PORT d[4] (3180:3180:3180) (3180:3180:3180))
        (PORT d[5] (3056:3056:3056) (3056:3056:3056))
        (PORT d[6] (3098:3098:3098) (3098:3098:3098))
        (PORT d[7] (2812:2812:2812) (2812:2812:2812))
        (PORT d[8] (2411:2411:2411) (2411:2411:2411))
        (PORT d[9] (2337:2337:2337) (2337:2337:2337))
        (PORT d[10] (2439:2439:2439) (2439:2439:2439))
        (PORT d[11] (2342:2342:2342) (2342:2342:2342))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2916:2916:2916) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2535:2535:2535))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2916:2916:2916) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (2916:2916:2916) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1562:1562:1562))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (1866:1866:1866) (1866:1866:1866))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (6220:6220:6220) (6220:6220:6220))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1374:1374:1374) (1374:1374:1374))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4525:4525:4525))
        (PORT d[1] (4095:4095:4095) (4095:4095:4095))
        (PORT d[2] (4593:4593:4593) (4593:4593:4593))
        (PORT d[3] (4284:4284:4284) (4284:4284:4284))
        (PORT d[4] (3442:3442:3442) (3442:3442:3442))
        (PORT d[5] (2762:2762:2762) (2762:2762:2762))
        (PORT d[6] (3978:3978:3978) (3978:3978:3978))
        (PORT d[7] (2623:2623:2623) (2623:2623:2623))
        (PORT d[8] (3643:3643:3643) (3643:3643:3643))
        (PORT d[9] (4127:4127:4127) (4127:4127:4127))
        (PORT d[10] (3122:3122:3122) (3122:3122:3122))
        (PORT d[11] (2088:2088:2088) (2088:2088:2088))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (4499:4499:4499) (4499:4499:4499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (3940:3940:3940) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (3917:3917:3917) (3917:3917:3917))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2285:2285:2285))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2745:2745:2745) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3170:3170:3170))
        (PORT d[1] (3455:3455:3455) (3455:3455:3455))
        (PORT d[2] (2815:2815:2815) (2815:2815:2815))
        (PORT d[3] (3346:3346:3346) (3346:3346:3346))
        (PORT d[4] (2831:2831:2831) (2831:2831:2831))
        (PORT d[5] (2677:2677:2677) (2677:2677:2677))
        (PORT d[6] (3105:3105:3105) (3105:3105:3105))
        (PORT d[7] (3177:3177:3177) (3177:3177:3177))
        (PORT d[8] (2090:2090:2090) (2090:2090:2090))
        (PORT d[9] (2322:2322:2322) (2322:2322:2322))
        (PORT d[10] (2438:2438:2438) (2438:2438:2438))
        (PORT d[11] (2667:2667:2667) (2667:2667:2667))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2371:2371:2371))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2763:2763:2763) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3707:3707:3707))
        (PORT d[1] (3659:3659:3659) (3659:3659:3659))
        (PORT d[2] (3433:3433:3433) (3433:3433:3433))
        (PORT d[3] (4448:4448:4448) (4448:4448:4448))
        (PORT d[4] (2834:2834:2834) (2834:2834:2834))
        (PORT d[5] (3656:3656:3656) (3656:3656:3656))
        (PORT d[6] (3381:3381:3381) (3381:3381:3381))
        (PORT d[7] (3011:3011:3011) (3011:3011:3011))
        (PORT d[8] (4194:4194:4194) (4194:4194:4194))
        (PORT d[9] (3370:3370:3370) (3370:3370:3370))
        (PORT d[10] (3028:3028:3028) (3028:3028:3028))
        (PORT d[11] (2904:2904:2904) (2904:2904:2904))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (3670:3670:3670) (3670:3670:3670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (5093:5093:5093) (5093:5093:5093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (5070:5070:5070) (5070:5070:5070))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2509:2509:2509))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (3011:3011:3011) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3317:3317:3317))
        (PORT d[1] (3608:3608:3608) (3608:3608:3608))
        (PORT d[2] (2803:2803:2803) (2803:2803:2803))
        (PORT d[3] (3517:3517:3517) (3517:3517:3517))
        (PORT d[4] (3116:3116:3116) (3116:3116:3116))
        (PORT d[5] (3535:3535:3535) (3535:3535:3535))
        (PORT d[6] (3674:3674:3674) (3674:3674:3674))
        (PORT d[7] (3369:3369:3369) (3369:3369:3369))
        (PORT d[8] (2719:2719:2719) (2719:2719:2719))
        (PORT d[9] (2489:2489:2489) (2489:2489:2489))
        (PORT d[10] (2464:2464:2464) (2464:2464:2464))
        (PORT d[11] (2802:2802:2802) (2802:2802:2802))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (3029:3029:3029) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2637:2637:2637))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (3029:3029:3029) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT d[0] (3029:3029:3029) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (1681:1681:1681) (1681:1681:1681))
        (PORT datac (1445:1445:1445) (1445:1445:1445))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5530:5530:5530) (5530:5530:5530))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1376:1376:1376) (1376:1376:1376))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3374:3374:3374))
        (PORT d[1] (4472:4472:4472) (4472:4472:4472))
        (PORT d[2] (4278:4278:4278) (4278:4278:4278))
        (PORT d[3] (4488:4488:4488) (4488:4488:4488))
        (PORT d[4] (3447:3447:3447) (3447:3447:3447))
        (PORT d[5] (3068:3068:3068) (3068:3068:3068))
        (PORT d[6] (3767:3767:3767) (3767:3767:3767))
        (PORT d[7] (2976:2976:2976) (2976:2976:2976))
        (PORT d[8] (2984:2984:2984) (2984:2984:2984))
        (PORT d[9] (4110:4110:4110) (4110:4110:4110))
        (PORT d[10] (3486:3486:3486) (3486:3486:3486))
        (PORT d[11] (2444:2444:2444) (2444:2444:2444))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (4883:4883:4883) (4883:4883:4883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (3663:3663:3663) (3663:3663:3663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (3640:3640:3640) (3640:3640:3640))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2269:2269:2269))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (2959:2959:2959) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2763:2763:2763))
        (PORT d[1] (3072:3072:3072) (3072:3072:3072))
        (PORT d[2] (3170:3170:3170) (3170:3170:3170))
        (PORT d[3] (2969:2969:2969) (2969:2969:2969))
        (PORT d[4] (2465:2465:2465) (2465:2465:2465))
        (PORT d[5] (2778:2778:2778) (2778:2778:2778))
        (PORT d[6] (3068:3068:3068) (3068:3068:3068))
        (PORT d[7] (3079:3079:3079) (3079:3079:3079))
        (PORT d[8] (2477:2477:2477) (2477:2477:2477))
        (PORT d[9] (2358:2358:2358) (2358:2358:2358))
        (PORT d[10] (2461:2461:2461) (2461:2461:2461))
        (PORT d[11] (2666:2666:2666) (2666:2666:2666))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2977:2977:2977) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2585:2585:2585))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2977:2977:2977) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT d[0] (2977:2977:2977) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3733:3733:3733))
        (PORT d[1] (4490:4490:4490) (4490:4490:4490))
        (PORT d[2] (4627:4627:4627) (4627:4627:4627))
        (PORT d[3] (3906:3906:3906) (3906:3906:3906))
        (PORT d[4] (3435:3435:3435) (3435:3435:3435))
        (PORT d[5] (3703:3703:3703) (3703:3703:3703))
        (PORT d[6] (4394:4394:4394) (4394:4394:4394))
        (PORT d[7] (3010:3010:3010) (3010:3010:3010))
        (PORT d[8] (3375:3375:3375) (3375:3375:3375))
        (PORT d[9] (5009:5009:5009) (5009:5009:5009))
        (PORT d[10] (4176:4176:4176) (4176:4176:4176))
        (PORT d[11] (3124:3124:3124) (3124:3124:3124))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT stall (4183:4183:4183) (4183:4183:4183))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT d[0] (3311:3311:3311) (3311:3311:3311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (3288:3288:3288) (3288:3288:3288))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1929:1929:1929))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (3010:3010:3010) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2827:2827:2827))
        (PORT d[1] (3087:3087:3087) (3087:3087:3087))
        (PORT d[2] (2823:2823:2823) (2823:2823:2823))
        (PORT d[3] (2602:2602:2602) (2602:2602:2602))
        (PORT d[4] (2835:2835:2835) (2835:2835:2835))
        (PORT d[5] (3132:3132:3132) (3132:3132:3132))
        (PORT d[6] (3456:3456:3456) (3456:3456:3456))
        (PORT d[7] (2747:2747:2747) (2747:2747:2747))
        (PORT d[8] (2828:2828:2828) (2828:2828:2828))
        (PORT d[9] (2708:2708:2708) (2708:2708:2708))
        (PORT d[10] (2467:2467:2467) (2467:2467:2467))
        (PORT d[11] (2683:2683:2683) (2683:2683:2683))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (3028:3028:3028) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2636:2636:2636))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (3028:3028:3028) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT d[0] (3028:3028:3028) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2208:2208:2208) (2208:2208:2208))
        (PORT datab (1932:1932:1932) (1932:1932:1932))
        (PORT datac (451:451:451) (451:451:451))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (5992:5992:5992) (5992:5992:5992))
        (PORT datad (1371:1371:1371) (1371:1371:1371))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2379:2379:2379))
        (PORT d[1] (2286:2286:2286) (2286:2286:2286))
        (PORT d[2] (2643:2643:2643) (2643:2643:2643))
        (PORT d[3] (2293:2293:2293) (2293:2293:2293))
        (PORT d[4] (2564:2564:2564) (2564:2564:2564))
        (PORT d[5] (2679:2679:2679) (2679:2679:2679))
        (PORT d[6] (2238:2238:2238) (2238:2238:2238))
        (PORT d[7] (2559:2559:2559) (2559:2559:2559))
        (PORT d[8] (1848:1848:1848) (1848:1848:1848))
        (PORT d[9] (3441:3441:3441) (3441:3441:3441))
        (PORT d[10] (2171:2171:2171) (2171:2171:2171))
        (PORT d[11] (3826:3826:3826) (3826:3826:3826))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (1858:1858:1858) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (4453:4453:4453) (4453:4453:4453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (4430:4430:4430) (4430:4430:4430))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1796:1796:1796))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2791:2791:2791) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2228:2228:2228))
        (PORT d[1] (2575:2575:2575) (2575:2575:2575))
        (PORT d[2] (2492:2492:2492) (2492:2492:2492))
        (PORT d[3] (2858:2858:2858) (2858:2858:2858))
        (PORT d[4] (2450:2450:2450) (2450:2450:2450))
        (PORT d[5] (2852:2852:2852) (2852:2852:2852))
        (PORT d[6] (2595:2595:2595) (2595:2595:2595))
        (PORT d[7] (3220:3220:3220) (3220:3220:3220))
        (PORT d[8] (2129:2129:2129) (2129:2129:2129))
        (PORT d[9] (2184:2184:2184) (2184:2184:2184))
        (PORT d[10] (2415:2415:2415) (2415:2415:2415))
        (PORT d[11] (2630:2630:2630) (2630:2630:2630))
        (PORT clk (1712:1712:1712) (1712:1712:1712))
        (PORT ena (2809:2809:2809) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2417:2417:2417))
        (PORT clk (1712:1712:1712) (1712:1712:1712))
        (PORT ena (2809:2809:2809) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1712:1712:1712))
        (PORT d[0] (2809:2809:2809) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1972:1972:1972))
        (PORT d[1] (1847:1847:1847) (1847:1847:1847))
        (PORT d[2] (2616:2616:2616) (2616:2616:2616))
        (PORT d[3] (2247:2247:2247) (2247:2247:2247))
        (PORT d[4] (1890:1890:1890) (1890:1890:1890))
        (PORT d[5] (1608:1608:1608) (1608:1608:1608))
        (PORT d[6] (2610:2610:2610) (2610:2610:2610))
        (PORT d[7] (1514:1514:1514) (1514:1514:1514))
        (PORT d[8] (1512:1512:1512) (1512:1512:1512))
        (PORT d[9] (3387:3387:3387) (3387:3387:3387))
        (PORT d[10] (1762:1762:1762) (1762:1762:1762))
        (PORT d[11] (1498:1498:1498) (1498:1498:1498))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (1820:1820:1820) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (4077:4077:4077) (4077:4077:4077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (4054:4054:4054) (4054:4054:4054))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1420:1420:1420))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1830:1830:1830))
        (PORT d[1] (2548:2548:2548) (2548:2548:2548))
        (PORT d[2] (2099:2099:2099) (2099:2099:2099))
        (PORT d[3] (2543:2543:2543) (2543:2543:2543))
        (PORT d[4] (2475:2475:2475) (2475:2475:2475))
        (PORT d[5] (2846:2846:2846) (2846:2846:2846))
        (PORT d[6] (2231:2231:2231) (2231:2231:2231))
        (PORT d[7] (2517:2517:2517) (2517:2517:2517))
        (PORT d[8] (2062:2062:2062) (2062:2062:2062))
        (PORT d[9] (1975:1975:1975) (1975:1975:1975))
        (PORT d[10] (2427:2427:2427) (2427:2427:2427))
        (PORT d[11] (1815:1815:1815) (1815:1815:1815))
        (PORT clk (1716:1716:1716) (1716:1716:1716))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1801:1801:1801))
        (PORT clk (1716:1716:1716) (1716:1716:1716))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1716:1716:1716))
        (PORT d[0] (2193:2193:2193) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datac (2506:2506:2506) (2506:2506:2506))
        (PORT datad (2502:2502:2502) (2502:2502:2502))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (833:833:833) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5543:5543:5543) (5543:5543:5543))
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1654:1654:1654) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1572:1572:1572))
        (PORT d[1] (1608:1608:1608) (1608:1608:1608))
        (PORT d[2] (3283:3283:3283) (3283:3283:3283))
        (PORT d[3] (2878:2878:2878) (2878:2878:2878))
        (PORT d[4] (1602:1602:1602) (1602:1602:1602))
        (PORT d[5] (3785:3785:3785) (3785:3785:3785))
        (PORT d[6] (1972:1972:1972) (1972:1972:1972))
        (PORT d[7] (2263:2263:2263) (2263:2263:2263))
        (PORT d[8] (1843:1843:1843) (1843:1843:1843))
        (PORT d[9] (2612:2612:2612) (2612:2612:2612))
        (PORT d[10] (3157:3157:3157) (3157:3157:3157))
        (PORT d[11] (1865:1865:1865) (1865:1865:1865))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT stall (2217:2217:2217) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT d[0] (3633:3633:3633) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (3610:3610:3610) (3610:3610:3610))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1432:1432:1432))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2189:2189:2189))
        (PORT d[1] (2602:2602:2602) (2602:2602:2602))
        (PORT d[2] (2880:2880:2880) (2880:2880:2880))
        (PORT d[3] (2808:2808:2808) (2808:2808:2808))
        (PORT d[4] (3511:3511:3511) (3511:3511:3511))
        (PORT d[5] (2863:2863:2863) (2863:2863:2863))
        (PORT d[6] (2229:2229:2229) (2229:2229:2229))
        (PORT d[7] (2828:2828:2828) (2828:2828:2828))
        (PORT d[8] (1846:1846:1846) (1846:1846:1846))
        (PORT d[9] (1977:1977:1977) (1977:1977:1977))
        (PORT d[10] (1794:1794:1794) (1794:1794:1794))
        (PORT d[11] (2601:2601:2601) (2601:2601:2601))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1704:1704:1704))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT d[0] (2096:2096:2096) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1951:1951:1951))
        (PORT d[1] (1961:1961:1961) (1961:1961:1961))
        (PORT d[2] (3312:3312:3312) (3312:3312:3312))
        (PORT d[3] (3258:3258:3258) (3258:3258:3258))
        (PORT d[4] (1961:1961:1961) (1961:1961:1961))
        (PORT d[5] (3823:3823:3823) (3823:3823:3823))
        (PORT d[6] (2341:2341:2341) (2341:2341:2341))
        (PORT d[7] (1867:1867:1867) (1867:1867:1867))
        (PORT d[8] (2157:2157:2157) (2157:2157:2157))
        (PORT d[9] (2586:2586:2586) (2586:2586:2586))
        (PORT d[10] (2527:2527:2527) (2527:2527:2527))
        (PORT d[11] (1888:1888:1888) (1888:1888:1888))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (1863:1863:1863) (1863:1863:1863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (3275:3275:3275) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (3252:3252:3252) (3252:3252:3252))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1406:1406:1406))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2702:2702:2702) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2224:2224:2224))
        (PORT d[1] (2564:2564:2564) (2564:2564:2564))
        (PORT d[2] (2840:2840:2840) (2840:2840:2840))
        (PORT d[3] (2831:2831:2831) (2831:2831:2831))
        (PORT d[4] (2842:2842:2842) (2842:2842:2842))
        (PORT d[5] (2553:2553:2553) (2553:2553:2553))
        (PORT d[6] (3157:3157:3157) (3157:3157:3157))
        (PORT d[7] (2822:2822:2822) (2822:2822:2822))
        (PORT d[8] (2221:2221:2221) (2221:2221:2221))
        (PORT d[9] (2307:2307:2307) (2307:2307:2307))
        (PORT d[10] (2123:2123:2123) (2123:2123:2123))
        (PORT d[11] (2239:2239:2239) (2239:2239:2239))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2720:2720:2720) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2328:2328:2328))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2720:2720:2720) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT d[0] (2720:2720:2720) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (803:803:803))
        (PORT datac (3028:3028:3028) (3028:3028:3028))
        (PORT datad (849:849:849) (849:849:849))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (6084:6084:6084) (6084:6084:6084))
        (PORT datad (1371:1371:1371) (1371:1371:1371))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1954:1954:1954))
        (PORT d[1] (1936:1936:1936) (1936:1936:1936))
        (PORT d[2] (3300:3300:3300) (3300:3300:3300))
        (PORT d[3] (3227:3227:3227) (3227:3227:3227))
        (PORT d[4] (1950:1950:1950) (1950:1950:1950))
        (PORT d[5] (3475:3475:3475) (3475:3475:3475))
        (PORT d[6] (2614:2614:2614) (2614:2614:2614))
        (PORT d[7] (2148:2148:2148) (2148:2148:2148))
        (PORT d[8] (1858:1858:1858) (1858:1858:1858))
        (PORT d[9] (2111:2111:2111) (2111:2111:2111))
        (PORT d[10] (2512:2512:2512) (2512:2512:2512))
        (PORT d[11] (1858:1858:1858) (1858:1858:1858))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (1873:1873:1873) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (3313:3313:3313) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (3290:3290:3290) (3290:3290:3290))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1115:1115:1115))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2427:2427:2427) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2207:2207:2207))
        (PORT d[1] (2606:2606:2606) (2606:2606:2606))
        (PORT d[2] (2886:2886:2886) (2886:2886:2886))
        (PORT d[3] (2515:2515:2515) (2515:2515:2515))
        (PORT d[4] (2853:2853:2853) (2853:2853:2853))
        (PORT d[5] (2242:2242:2242) (2242:2242:2242))
        (PORT d[6] (2582:2582:2582) (2582:2582:2582))
        (PORT d[7] (2829:2829:2829) (2829:2829:2829))
        (PORT d[8] (2239:2239:2239) (2239:2239:2239))
        (PORT d[9] (1984:1984:1984) (1984:1984:1984))
        (PORT d[10] (2420:2420:2420) (2420:2420:2420))
        (PORT d[11] (2582:2582:2582) (2582:2582:2582))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2053:2053:2053))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT d[0] (2445:2445:2445) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1987:1987:1987))
        (PORT d[1] (1971:1971:1971) (1971:1971:1971))
        (PORT d[2] (3329:3329:3329) (3329:3329:3329))
        (PORT d[3] (3267:3267:3267) (3267:3267:3267))
        (PORT d[4] (1976:1976:1976) (1976:1976:1976))
        (PORT d[5] (3857:3857:3857) (3857:3857:3857))
        (PORT d[6] (2334:2334:2334) (2334:2334:2334))
        (PORT d[7] (1899:1899:1899) (1899:1899:1899))
        (PORT d[8] (2190:2190:2190) (2190:2190:2190))
        (PORT d[9] (2219:2219:2219) (2219:2219:2219))
        (PORT d[10] (3184:3184:3184) (3184:3184:3184))
        (PORT d[11] (2201:2201:2201) (2201:2201:2201))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT stall (1857:1857:1857) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT d[0] (2940:2940:2940) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (2917:2917:2917) (2917:2917:2917))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (759:759:759) (759:759:759))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2702:2702:2702) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2220:2220:2220))
        (PORT d[1] (2216:2216:2216) (2216:2216:2216))
        (PORT d[2] (2522:2522:2522) (2522:2522:2522))
        (PORT d[3] (2588:2588:2588) (2588:2588:2588))
        (PORT d[4] (2501:2501:2501) (2501:2501:2501))
        (PORT d[5] (2871:2871:2871) (2871:2871:2871))
        (PORT d[6] (2610:2610:2610) (2610:2610:2610))
        (PORT d[7] (2445:2445:2445) (2445:2445:2445))
        (PORT d[8] (2554:2554:2554) (2554:2554:2554))
        (PORT d[9] (2776:2776:2776) (2776:2776:2776))
        (PORT d[10] (2442:2442:2442) (2442:2442:2442))
        (PORT d[11] (2530:2530:2530) (2530:2530:2530))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2720:2720:2720) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2328:2328:2328))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2720:2720:2720) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT d[0] (2720:2720:2720) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3212:3212:3212) (3212:3212:3212))
        (PORT datad (3414:3414:3414) (3414:3414:3414))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (844:844:844) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5580:5580:5580) (5580:5580:5580))
        (PORT datac (1373:1373:1373) (1373:1373:1373))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1578:1578:1578))
        (PORT d[1] (1596:1596:1596) (1596:1596:1596))
        (PORT d[2] (3284:3284:3284) (3284:3284:3284))
        (PORT d[3] (2874:2874:2874) (2874:2874:2874))
        (PORT d[4] (1603:1603:1603) (1603:1603:1603))
        (PORT d[5] (3122:3122:3122) (3122:3122:3122))
        (PORT d[6] (1947:1947:1947) (1947:1947:1947))
        (PORT d[7] (1528:1528:1528) (1528:1528:1528))
        (PORT d[8] (1819:1819:1819) (1819:1819:1819))
        (PORT d[9] (2486:2486:2486) (2486:2486:2486))
        (PORT d[10] (2466:2466:2466) (2466:2466:2466))
        (PORT d[11] (1507:1507:1507) (1507:1507:1507))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (1491:1491:1491) (1491:1491:1491))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (3657:3657:3657) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (3634:3634:3634) (3634:3634:3634))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1427:1427:1427))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2340:2340:2340) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2205:2205:2205))
        (PORT d[1] (2960:2960:2960) (2960:2960:2960))
        (PORT d[2] (3233:3233:3233) (3233:3233:3233))
        (PORT d[3] (2159:2159:2159) (2159:2159:2159))
        (PORT d[4] (3258:3258:3258) (3258:3258:3258))
        (PORT d[5] (2864:2864:2864) (2864:2864:2864))
        (PORT d[6] (2772:2772:2772) (2772:2772:2772))
        (PORT d[7] (3156:3156:3156) (3156:3156:3156))
        (PORT d[8] (2483:2483:2483) (2483:2483:2483))
        (PORT d[9] (1935:1935:1935) (1935:1935:1935))
        (PORT d[10] (2305:2305:2305) (2305:2305:2305))
        (PORT d[11] (2621:2621:2621) (2621:2621:2621))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2358:2358:2358) (2358:2358:2358))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1966:1966:1966))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2358:2358:2358) (2358:2358:2358))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT d[0] (2358:2358:2358) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1608:1608:1608))
        (PORT d[1] (1600:1600:1600) (1600:1600:1600))
        (PORT d[2] (2943:2943:2943) (2943:2943:2943))
        (PORT d[3] (2877:2877:2877) (2877:2877:2877))
        (PORT d[4] (1595:1595:1595) (1595:1595:1595))
        (PORT d[5] (3483:3483:3483) (3483:3483:3483))
        (PORT d[6] (1963:1963:1963) (1963:1963:1963))
        (PORT d[7] (1518:1518:1518) (1518:1518:1518))
        (PORT d[8] (1814:1814:1814) (1814:1814:1814))
        (PORT d[9] (2610:2610:2610) (2610:2610:2610))
        (PORT d[10] (3162:3162:3162) (3162:3162:3162))
        (PORT d[11] (1528:1528:1528) (1528:1528:1528))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (2216:2216:2216) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (3645:3645:3645) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (3622:3622:3622) (3622:3622:3622))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1412:1412:1412))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1844:1844:1844))
        (PORT d[1] (2612:2612:2612) (2612:2612:2612))
        (PORT d[2] (2888:2888:2888) (2888:2888:2888))
        (PORT d[3] (2498:2498:2498) (2498:2498:2498))
        (PORT d[4] (3231:3231:3231) (3231:3231:3231))
        (PORT d[5] (2831:2831:2831) (2831:2831:2831))
        (PORT d[6] (2230:2230:2230) (2230:2230:2230))
        (PORT d[7] (2846:2846:2846) (2846:2846:2846))
        (PORT d[8] (2068:2068:2068) (2068:2068:2068))
        (PORT d[9] (1973:1973:1973) (1973:1973:1973))
        (PORT d[10] (1886:1886:1886) (1886:1886:1886))
        (PORT d[11] (2176:2176:2176) (2176:2176:2176))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2092:2092:2092) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1711:1711:1711))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2092:2092:2092) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2092:2092:2092) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3042:3042:3042) (3042:3042:3042))
        (PORT datac (775:775:775) (775:775:775))
        (PORT datad (1126:1126:1126) (1126:1126:1126))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_D2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (881:881:881) (881:881:881))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_C1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1235:1235:1235) (1235:1235:1235))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\pa4\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1420:1420:1420) (1420:1420:1420))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2665:2665:2665) (2665:2665:2665))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2628:2628:2628) (2628:2628:2628))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2309:2309:2309) (2309:2309:2309))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2284:2284:2284) (2284:2284:2284))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2630:2630:2630) (2630:2630:2630))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2282:2282:2282) (2282:2282:2282))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2293:2293:2293) (2293:2293:2293))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2614:2614:2614) (2614:2614:2614))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2562:2562:2562) (2562:2562:2562))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2026:2026:2026) (2026:2026:2026))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2310:2310:2310) (2310:2310:2310))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2313:2313:2313) (2313:2313:2313))
        (IOPATH datain padio (2996:2996:2996) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2585:2585:2585) (2585:2585:2585))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2435:2435:2435) (2435:2435:2435))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3153:3153:3153) (3153:3153:3153))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2000:2000:2000) (2000:2000:2000))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
)
