# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project i2c_copy
project open D:/Questamsim_project/controller/controller
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project controller
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.tb -voptargs=+acc
# vsim work.tb -voptargs="+acc" 
# Start time: 09:46:49 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 11, found 10.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'fifo_rx_enable'.
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 09:48:30 on Mar 11,2024, Elapsed time: 0:01:41
# Errors: 0, Warnings: 2
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:48:35 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 09:56:55 on Mar 11,2024, Elapsed time: 0:08:20
# Errors: 0, Warnings: 1
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:57:00 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
add wave -position insertpoint sim:/tb/uut/*
quit -sim
# End time: 10:01:01 on Mar 11,2024, Elapsed time: 0:04:01
# Errors: 0, Warnings: 0
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:01:07 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 11, found 10.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'fifo_rx_enable'.
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:01:59 on Mar 11,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:03:05 on Mar 11,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:04:07 on Mar 11,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:04:35 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 11, found 10.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'fifo_rx_enable'.
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:09:27 on Mar 11,2024, Elapsed time: 0:04:52
# Errors: 0, Warnings: 2
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:09:48 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 11, found 10.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'fifo_rx_enable'.
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:15:59 on Mar 11,2024, Elapsed time: 0:06:11
# Errors: 0, Warnings: 2
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:16:03 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 5080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:22:05 on Mar 11,2024, Elapsed time: 0:06:02
# Errors: 0, Warnings: 0
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:22:10 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 11, found 10.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'fifo_rx_enable'.
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 1080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:22:29 on Mar 11,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:22:39 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 11, found 10.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'fifo_rx_enable'.
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 4080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:25:23 on Mar 11,2024, Elapsed time: 0:02:44
# Errors: 0, Warnings: 2
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:25:27 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 4080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:28:37 on Mar 11,2024, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:28:45 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 4080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:30:15 on Mar 11,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# Compile of controller.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 10:30:20 on Mar 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.tb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/tb/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v(52)
#    Time: 4080 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/PC/Documents/Chung_training/code/I2C/i2c_controller/tb.v line 52
quit -sim
# End time: 10:32:09 on Mar 11,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
