0.7
2020.2
Nov 18 2020
09:47:47
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v,1653116557,verilog,,,,Top,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/ALU.v,1651912970,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/CondChecker.v,,ALU,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/CondChecker.v,1653133841,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v,,conditionChecker,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v,1651812827,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Controler.v,,Control_Stall,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Controler.v,1653140620,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v,,Controler,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v,1651812827,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Forwarding.v,,Data_Stall,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Forwarding.v,1651820409,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v,,ForwardingUnit,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v,1651812827,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Hazard_Detection.v,,Get_rw_regs,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Hazard_Detection.v,1653122529,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v,,HazardDetection,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v,1653034112,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v,,ID_Zero_Generator,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v,1651812827,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v,,LUI_or_AUIPC,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v,1653034910,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v,,Mux3to1b32,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v,1653036137,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v,,Mux4to1b32,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v,1653141761,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v,,REG32,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v,1653055091,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v,,REG_EXE_MEM,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v,1653134069,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v,,REG_ID_EXE,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v,1653141122,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v,,REG_IF_ID,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v,1653118325,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v,,REG_MEM_WB,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v,1653134107,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v,,RV32iPCPU,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v,1651812827,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/SignExt.v,,Regs,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/SignExt.v,1653027693,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/add_32.v,,SignExt,,,,,,,,
P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/add_32.v,1651812827,verilog,,P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v,,add_32,,,,,,,,
