ARM GAS  /tmp/ccPVd4ih.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCCEx_PeriphCLKConfig
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCCEx_PeriphCLKConfig:
  27              	.LFB313:
  28              		.file 1 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"
   1:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
   2:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @file    stm32l4xx_hal_rcc_ex.c
   4:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  12:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  13:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @attention
  14:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  15:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  16:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  17:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  18:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  19:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  20:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  21:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  22:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  23:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  24:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  25:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  26:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  27:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #include "stm32l4xx_hal.h"
  28:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  29:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  30:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
ARM GAS  /tmp/ccPVd4ih.s 			page 2


  31:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  32:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  33:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  34:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  35:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  36:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  37:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  38:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  39:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  40:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  41:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  42:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  43:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  44:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  45:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  46:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI2_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  47:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE         2U    /* 2 ms (minimum Tick + 1) */
  48:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  49:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  50:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  51:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  52:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  53:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()
  54:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT            GPIOA
  55:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_PIN                  GPIO_PIN_2
  56:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  57:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  58:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  59:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  60:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  61:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  62:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  63:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  64:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  65:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  66:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
  67:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  68:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider);
  69:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  70:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
  71:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  72:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
  73:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  74:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider);
  75:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  76:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
  77:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  78:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
  79:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  80:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency);
  81:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  82:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
  83:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  84:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  85:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  86:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  87:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
ARM GAS  /tmp/ccPVd4ih.s 			page 3


  88:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  89:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  90:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  91:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  92:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  93:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  94:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  95:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
  96:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
  97:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
  98:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  99:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     frequencies.
 103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
 108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
 110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
ARM GAS  /tmp/ccPVd4ih.s 			page 4


 145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
 156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
 185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
 186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
 187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
 188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
 189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
 195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
  29              		.loc 1 197 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccPVd4ih.s 			page 5


  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 86B0     		sub	sp, sp, #24
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 32
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister, tickstart;     /* no init needed */
 199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  45              		.loc 1 199 21
  46 0008 0023     		movs	r3, #0
  47 000a FB74     		strb	r3, [r7, #19]
 200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  48              		.loc 1 200 21
  49 000c 0023     		movs	r3, #0
  50 000e BB74     		strb	r3, [r7, #18]
 201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
 206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
  51              		.loc 1 208 22
  52 0010 7B68     		ldr	r3, [r7, #4]
  53 0012 1B68     		ldr	r3, [r3]
  54              		.loc 1 208 46
  55 0014 03F40063 		and	r3, r3, #2048
  56              		.loc 1 208 5
  57 0018 002B     		cmp	r3, #0
  58 001a 41D0     		beq	.L2
 209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
  59              		.loc 1 213 25
  60 001c 7B68     		ldr	r3, [r7, #4]
  61 001e 5B6E     		ldr	r3, [r3, #100]
  62              		.loc 1 213 5
  63 0020 B3F5400F 		cmp	r3, #12582912
  64 0024 2AD0     		beq	.L54
  65 0026 B3F5400F 		cmp	r3, #12582912
  66 002a 24D8     		bhi	.L4
  67 002c B3F5000F 		cmp	r3, #8388608
  68 0030 08D0     		beq	.L5
  69 0032 B3F5000F 		cmp	r3, #8388608
  70 0036 1ED8     		bhi	.L4
  71 0038 002B     		cmp	r3, #0
  72 003a 0AD0     		beq	.L6
  73 003c B3F5800F 		cmp	r3, #4194304
ARM GAS  /tmp/ccPVd4ih.s 			page 6


  74 0040 10D0     		beq	.L7
  75 0042 18E0     		b	.L4
  76              	.L5:
 214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
  77              		.loc 1 218 7
  78 0044 864B     		ldr	r3, .L56
  79 0046 DB68     		ldr	r3, [r3, #12]
  80 0048 854A     		ldr	r2, .L56
  81 004a 43F48033 		orr	r3, r3, #65536
  82 004e D360     		str	r3, [r2, #12]
 219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  83              		.loc 1 223 7
  84 0050 15E0     		b	.L8
  85              	.L6:
 224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
 226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
  86              		.loc 1 227 13
  87 0052 7B68     		ldr	r3, [r7, #4]
  88 0054 0433     		adds	r3, r3, #4
  89 0056 0021     		movs	r1, #0
  90 0058 1846     		mov	r0, r3
  91 005a FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
  92 005e 0346     		mov	r3, r0
  93 0060 FB74     		strb	r3, [r7, #19]
 228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  94              		.loc 1 229 7
  95 0062 0CE0     		b	.L8
  96              	.L7:
 230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
 235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
  97              		.loc 1 235 13
  98 0064 7B68     		ldr	r3, [r7, #4]
  99 0066 2033     		adds	r3, r3, #32
 100 0068 0021     		movs	r1, #0
 101 006a 1846     		mov	r0, r3
 102 006c FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 103 0070 0346     		mov	r3, r0
 104 0072 FB74     		strb	r3, [r7, #19]
 236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 105              		.loc 1 237 7
 106 0074 03E0     		b	.L8
ARM GAS  /tmp/ccPVd4ih.s 			page 7


 107              	.L4:
 238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
 242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
 244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 108              		.loc 1 249 11
 109 0076 0123     		movs	r3, #1
 110 0078 FB74     		strb	r3, [r7, #19]
 250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 111              		.loc 1 250 7
 112 007a 00E0     		b	.L8
 113              	.L54:
 246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 114              		.loc 1 246 7
 115 007c 00BF     		nop
 116              	.L8:
 251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 117              		.loc 1 253 7
 118 007e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 119 0080 002B     		cmp	r3, #0
 120 0082 0BD1     		bne	.L9
 254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 121              		.loc 1 256 7
 122 0084 764B     		ldr	r3, .L56
 123 0086 D3F88830 		ldr	r3, [r3, #136]
 124 008a 23F44002 		bic	r2, r3, #12582912
 125 008e 7B68     		ldr	r3, [r7, #4]
 126 0090 5B6E     		ldr	r3, [r3, #100]
 127 0092 7349     		ldr	r1, .L56
 128 0094 1343     		orrs	r3, r3, r2
 129 0096 C1F88830 		str	r3, [r1, #136]
 130 009a 01E0     		b	.L2
 131              	.L9:
 257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 132              		.loc 1 261 14
 133 009c FB7C     		ldrb	r3, [r7, #19]
 134 009e BB74     		strb	r3, [r7, #18]
 135              	.L2:
 262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 8


 265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
 266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI2 clock source configuration ---------------------*/
 270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 136              		.loc 1 270 22
 137 00a0 7B68     		ldr	r3, [r7, #4]
 138 00a2 1B68     		ldr	r3, [r3]
 139              		.loc 1 270 46
 140 00a4 03F48053 		and	r3, r3, #4096
 141              		.loc 1 270 5
 142 00a8 002B     		cmp	r3, #0
 143 00aa 41D0     		beq	.L10
 271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2ClockSelection)
 144              		.loc 1 275 25
 145 00ac 7B68     		ldr	r3, [r7, #4]
 146 00ae 9B6E     		ldr	r3, [r3, #104]
 147              		.loc 1 275 5
 148 00b0 B3F1407F 		cmp	r3, #50331648
 149 00b4 2AD0     		beq	.L55
 150 00b6 B3F1407F 		cmp	r3, #50331648
 151 00ba 24D8     		bhi	.L12
 152 00bc B3F1007F 		cmp	r3, #33554432
 153 00c0 08D0     		beq	.L13
 154 00c2 B3F1007F 		cmp	r3, #33554432
 155 00c6 1ED8     		bhi	.L12
 156 00c8 002B     		cmp	r3, #0
 157 00ca 0AD0     		beq	.L14
 158 00cc B3F1807F 		cmp	r3, #16777216
 159 00d0 10D0     		beq	.L15
 160 00d2 18E0     		b	.L12
 161              	.L13:
 276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 162              		.loc 1 279 7
 163 00d4 624B     		ldr	r3, .L56
 164 00d6 DB68     		ldr	r3, [r3, #12]
 165 00d8 614A     		ldr	r2, .L56
 166 00da 43F48033 		orr	r3, r3, #65536
 167 00de D360     		str	r3, [r2, #12]
 280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 168              		.loc 1 281 7
 169 00e0 15E0     		b	.L16
 170              	.L14:
 282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
 284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 171              		.loc 1 285 13
ARM GAS  /tmp/ccPVd4ih.s 			page 9


 172 00e2 7B68     		ldr	r3, [r7, #4]
 173 00e4 0433     		adds	r3, r3, #4
 174 00e6 0021     		movs	r1, #0
 175 00e8 1846     		mov	r0, r3
 176 00ea FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 177 00ee 0346     		mov	r3, r0
 178 00f0 FB74     		strb	r3, [r7, #19]
 286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 179              		.loc 1 287 7
 180 00f2 0CE0     		b	.L16
 181              	.L15:
 288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) 
 291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 182              		.loc 1 291 13
 183 00f4 7B68     		ldr	r3, [r7, #4]
 184 00f6 2033     		adds	r3, r3, #32
 185 00f8 0021     		movs	r1, #0
 186 00fa 1846     		mov	r0, r3
 187 00fc FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 188 0100 0346     		mov	r3, r0
 189 0102 FB74     		strb	r3, [r7, #19]
 292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 190              		.loc 1 293 7
 191 0104 03E0     		b	.L16
 192              	.L12:
 294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
 296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
 298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 193              		.loc 1 303 11
 194 0106 0123     		movs	r3, #1
 195 0108 FB74     		strb	r3, [r7, #19]
 304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 196              		.loc 1 304 7
 197 010a 00E0     		b	.L16
 198              	.L55:
 300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 199              		.loc 1 300 7
 200 010c 00BF     		nop
 201              	.L16:
 305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 202              		.loc 1 307 7
 203 010e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 204 0110 002B     		cmp	r3, #0
 205 0112 0BD1     		bne	.L17
ARM GAS  /tmp/ccPVd4ih.s 			page 10


 308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 206              		.loc 1 310 7
 207 0114 524B     		ldr	r3, .L56
 208 0116 D3F88830 		ldr	r3, [r3, #136]
 209 011a 23F04072 		bic	r2, r3, #50331648
 210 011e 7B68     		ldr	r3, [r7, #4]
 211 0120 9B6E     		ldr	r3, [r3, #104]
 212 0122 4F49     		ldr	r1, .L56
 213 0124 1343     		orrs	r3, r3, r2
 214 0126 C1F88830 		str	r3, [r1, #136]
 215 012a 01E0     		b	.L10
 216              	.L17:
 311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 217              		.loc 1 315 14
 218 012c FB7C     		ldrb	r3, [r7, #19]
 219 012e BB74     		strb	r3, [r7, #18]
 220              	.L10:
 316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 221              		.loc 1 321 20
 222 0130 7B68     		ldr	r3, [r7, #4]
 223 0132 1B68     		ldr	r3, [r3]
 224              		.loc 1 321 43
 225 0134 03F40033 		and	r3, r3, #131072
 226              		.loc 1 321 5
 227 0138 002B     		cmp	r3, #0
 228 013a 00F0A080 		beq	.L18
 229              	.LBB2:
 322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 230              		.loc 1 323 22
 231 013e 0023     		movs	r3, #0
 232 0140 7B74     		strb	r3, [r7, #17]
 324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 233              		.loc 1 329 8
 234 0142 474B     		ldr	r3, .L56
 235 0144 9B6D     		ldr	r3, [r3, #88]
 236 0146 03F08053 		and	r3, r3, #268435456
 237              		.loc 1 329 40
 238 014a 002B     		cmp	r3, #0
 239 014c 01D1     		bne	.L19
 240              		.loc 1 329 40 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccPVd4ih.s 			page 11


 241 014e 0123     		movs	r3, #1
 242 0150 00E0     		b	.L20
 243              	.L19:
 244              		.loc 1 329 40 discriminator 2
 245 0152 0023     		movs	r3, #0
 246              	.L20:
 247              		.loc 1 329 7 is_stmt 1 discriminator 4
 248 0154 002B     		cmp	r3, #0
 249 0156 0DD0     		beq	.L21
 250              	.LBB3:
 330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 251              		.loc 1 331 7
 252 0158 414B     		ldr	r3, .L56
 253 015a 9B6D     		ldr	r3, [r3, #88]
 254 015c 404A     		ldr	r2, .L56
 255 015e 43F08053 		orr	r3, r3, #268435456
 256 0162 9365     		str	r3, [r2, #88]
 257 0164 3E4B     		ldr	r3, .L56
 258 0166 9B6D     		ldr	r3, [r3, #88]
 259 0168 03F08053 		and	r3, r3, #268435456
 260 016c BB60     		str	r3, [r7, #8]
 261 016e BB68     		ldr	r3, [r7, #8]
 262              	.LBE3:
 332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 263              		.loc 1 332 21
 264 0170 0123     		movs	r3, #1
 265 0172 7B74     		strb	r3, [r7, #17]
 266              	.L21:
 333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 267              		.loc 1 336 5
 268 0174 3B4B     		ldr	r3, .L56+4
 269 0176 1B68     		ldr	r3, [r3]
 270 0178 3A4A     		ldr	r2, .L56+4
 271 017a 43F48073 		orr	r3, r3, #256
 272 017e 1360     		str	r3, [r2]
 337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 273              		.loc 1 339 17
 274 0180 FFF7FEFF 		bl	HAL_GetTick
 275 0184 F860     		str	r0, [r7, #12]
 340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 276              		.loc 1 341 10
 277 0186 09E0     		b	.L22
 278              	.L24:
 342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 279              		.loc 1 343 11
 280 0188 FFF7FEFF 		bl	HAL_GetTick
 281 018c 0246     		mov	r2, r0
 282              		.loc 1 343 25
 283 018e FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccPVd4ih.s 			page 12


 284 0190 D31A     		subs	r3, r2, r3
 285              		.loc 1 343 9
 286 0192 022B     		cmp	r3, #2
 287 0194 02D9     		bls	.L22
 344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 288              		.loc 1 345 13
 289 0196 0323     		movs	r3, #3
 290 0198 FB74     		strb	r3, [r7, #19]
 346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 291              		.loc 1 346 9
 292 019a 05E0     		b	.L23
 293              	.L22:
 341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 294              		.loc 1 341 11
 295 019c 314B     		ldr	r3, .L56+4
 296 019e 1B68     		ldr	r3, [r3]
 297 01a0 03F48073 		and	r3, r3, #256
 341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 298              		.loc 1 341 10
 299 01a4 002B     		cmp	r3, #0
 300 01a6 EFD0     		beq	.L24
 301              	.L23:
 347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 302              		.loc 1 350 7
 303 01a8 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 304 01aa 002B     		cmp	r3, #0
 305 01ac 5CD1     		bne	.L25
 351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 306              		.loc 1 353 21
 307 01ae 2C4B     		ldr	r3, .L56
 308 01b0 D3F89030 		ldr	r3, [r3, #144]
 309              		.loc 1 353 19
 310 01b4 03F44073 		and	r3, r3, #768
 311 01b8 7B61     		str	r3, [r7, #20]
 354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection
 312              		.loc 1 355 9
 313 01ba 7B69     		ldr	r3, [r7, #20]
 314 01bc 002B     		cmp	r3, #0
 315 01be 1FD0     		beq	.L26
 316              		.loc 1 355 81 discriminator 1
 317 01c0 7B68     		ldr	r3, [r7, #4]
 318 01c2 D3F88430 		ldr	r3, [r3, #132]
 319              		.loc 1 355 49 discriminator 1
 320 01c6 7A69     		ldr	r2, [r7, #20]
 321 01c8 9A42     		cmp	r2, r3
 322 01ca 19D0     		beq	.L26
 356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 323              		.loc 1 358 23
ARM GAS  /tmp/ccPVd4ih.s 			page 13


 324 01cc 244B     		ldr	r3, .L56
 325 01ce D3F89030 		ldr	r3, [r3, #144]
 326              		.loc 1 358 21
 327 01d2 23F44073 		bic	r3, r3, #768
 328 01d6 7B61     		str	r3, [r7, #20]
 359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 329              		.loc 1 360 9
 330 01d8 214B     		ldr	r3, .L56
 331 01da D3F89030 		ldr	r3, [r3, #144]
 332 01de 204A     		ldr	r2, .L56
 333 01e0 43F48033 		orr	r3, r3, #65536
 334 01e4 C2F89030 		str	r3, [r2, #144]
 361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 335              		.loc 1 361 9
 336 01e8 1D4B     		ldr	r3, .L56
 337 01ea D3F89030 		ldr	r3, [r3, #144]
 338 01ee 1C4A     		ldr	r2, .L56
 339 01f0 23F48033 		bic	r3, r3, #65536
 340 01f4 C2F89030 		str	r3, [r2, #144]
 362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 341              		.loc 1 363 12
 342 01f8 194A     		ldr	r2, .L56
 343              		.loc 1 363 19
 344 01fa 7B69     		ldr	r3, [r7, #20]
 345 01fc C2F89030 		str	r3, [r2, #144]
 346              	.L26:
 364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 347              		.loc 1 367 11
 348 0200 7B69     		ldr	r3, [r7, #20]
 349 0202 03F00103 		and	r3, r3, #1
 350              		.loc 1 367 10
 351 0206 002B     		cmp	r3, #0
 352 0208 16D0     		beq	.L27
 368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 353              		.loc 1 370 21
 354 020a FFF7FEFF 		bl	HAL_GetTick
 355 020e F860     		str	r0, [r7, #12]
 371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 356              		.loc 1 373 14
 357 0210 0BE0     		b	.L28
 358              	.L29:
 374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 359              		.loc 1 375 15
 360 0212 FFF7FEFF 		bl	HAL_GetTick
 361 0216 0246     		mov	r2, r0
 362              		.loc 1 375 29
 363 0218 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccPVd4ih.s 			page 14


 364 021a D31A     		subs	r3, r2, r3
 365              		.loc 1 375 13
 366 021c 41F28832 		movw	r2, #5000
 367 0220 9342     		cmp	r3, r2
 368 0222 02D9     		bls	.L28
 376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 369              		.loc 1 377 17
 370 0224 0323     		movs	r3, #3
 371 0226 FB74     		strb	r3, [r7, #19]
 378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 372              		.loc 1 378 13
 373 0228 06E0     		b	.L27
 374              	.L28:
 373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 375              		.loc 1 373 15
 376 022a 0D4B     		ldr	r3, .L56
 377 022c D3F89030 		ldr	r3, [r3, #144]
 378 0230 03F00203 		and	r3, r3, #2
 373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 379              		.loc 1 373 14
 380 0234 002B     		cmp	r3, #0
 381 0236 ECD0     		beq	.L29
 382              	.L27:
 379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 383              		.loc 1 383 9
 384 0238 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 385 023a 002B     		cmp	r3, #0
 386 023c 0CD1     		bne	.L30
 384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 387              		.loc 1 386 9
 388 023e 084B     		ldr	r3, .L56
 389 0240 D3F89030 		ldr	r3, [r3, #144]
 390 0244 23F44072 		bic	r2, r3, #768
 391 0248 7B68     		ldr	r3, [r7, #4]
 392 024a D3F88430 		ldr	r3, [r3, #132]
 393 024e 0449     		ldr	r1, .L56
 394 0250 1343     		orrs	r3, r3, r2
 395 0252 C1F89030 		str	r3, [r1, #144]
 396 0256 09E0     		b	.L31
 397              	.L30:
 387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 398              		.loc 1 391 16
 399 0258 FB7C     		ldrb	r3, [r7, #19]
 400 025a BB74     		strb	r3, [r7, #18]
 401 025c 06E0     		b	.L31
 402              	.L57:
ARM GAS  /tmp/ccPVd4ih.s 			page 15


 403 025e 00BF     		.align	2
 404              	.L56:
 405 0260 00100240 		.word	1073876992
 406 0264 00700040 		.word	1073770496
 407              	.L25:
 392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 408              		.loc 1 397 14
 409 0268 FB7C     		ldrb	r3, [r7, #19]
 410 026a BB74     		strb	r3, [r7, #18]
 411              	.L31:
 398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 412              		.loc 1 401 7
 413 026c 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 414 026e 012B     		cmp	r3, #1
 415 0270 05D1     		bne	.L18
 402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 416              		.loc 1 403 7
 417 0272 9E4B     		ldr	r3, .L58
 418 0274 9B6D     		ldr	r3, [r3, #88]
 419 0276 9D4A     		ldr	r2, .L58
 420 0278 23F08053 		bic	r3, r3, #268435456
 421 027c 9365     		str	r3, [r2, #88]
 422              	.L18:
 423              	.LBE2:
 404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 424              		.loc 1 408 21
 425 027e 7B68     		ldr	r3, [r7, #4]
 426 0280 1B68     		ldr	r3, [r3]
 427              		.loc 1 408 45
 428 0282 03F00103 		and	r3, r3, #1
 429              		.loc 1 408 5
 430 0286 002B     		cmp	r3, #0
 431 0288 0AD0     		beq	.L32
 409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 432              		.loc 1 414 5
 433 028a 984B     		ldr	r3, .L58
 434 028c D3F88830 		ldr	r3, [r3, #136]
 435 0290 23F00302 		bic	r2, r3, #3
 436 0294 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccPVd4ih.s 			page 16


 437 0296 9B6B     		ldr	r3, [r3, #56]
 438 0298 9449     		ldr	r1, .L58
 439 029a 1343     		orrs	r3, r3, r2
 440 029c C1F88830 		str	r3, [r1, #136]
 441              	.L32:
 415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 442              		.loc 1 418 21
 443 02a0 7B68     		ldr	r3, [r7, #4]
 444 02a2 1B68     		ldr	r3, [r3]
 445              		.loc 1 418 45
 446 02a4 03F00203 		and	r3, r3, #2
 447              		.loc 1 418 5
 448 02a8 002B     		cmp	r3, #0
 449 02aa 0AD0     		beq	.L33
 419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 450              		.loc 1 424 5
 451 02ac 8F4B     		ldr	r3, .L58
 452 02ae D3F88830 		ldr	r3, [r3, #136]
 453 02b2 23F00C02 		bic	r2, r3, #12
 454 02b6 7B68     		ldr	r3, [r7, #4]
 455 02b8 DB6B     		ldr	r3, [r3, #60]
 456 02ba 8C49     		ldr	r1, .L58
 457 02bc 1343     		orrs	r3, r3, r2
 458 02be C1F88830 		str	r3, [r1, #136]
 459              	.L33:
 425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 460              		.loc 1 430 21
 461 02c2 7B68     		ldr	r3, [r7, #4]
 462 02c4 1B68     		ldr	r3, [r3]
 463              		.loc 1 430 45
 464 02c6 03F00403 		and	r3, r3, #4
 465              		.loc 1 430 5
 466 02ca 002B     		cmp	r3, #0
 467 02cc 0AD0     		beq	.L34
 431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 468              		.loc 1 436 5
 469 02ce 874B     		ldr	r3, .L58
 470 02d0 D3F88830 		ldr	r3, [r3, #136]
 471 02d4 23F03002 		bic	r2, r3, #48
ARM GAS  /tmp/ccPVd4ih.s 			page 17


 472 02d8 7B68     		ldr	r3, [r7, #4]
 473 02da 1B6C     		ldr	r3, [r3, #64]
 474 02dc 8349     		ldr	r1, .L58
 475 02de 1343     		orrs	r3, r3, r2
 476 02e0 C1F88830 		str	r3, [r1, #136]
 477              	.L34:
 437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 478              		.loc 1 444 21
 479 02e4 7B68     		ldr	r3, [r7, #4]
 480 02e6 1B68     		ldr	r3, [r3]
 481              		.loc 1 444 45
 482 02e8 03F00803 		and	r3, r3, #8
 483              		.loc 1 444 5
 484 02ec 002B     		cmp	r3, #0
 485 02ee 0AD0     		beq	.L35
 445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 486              		.loc 1 450 5
 487 02f0 7E4B     		ldr	r3, .L58
 488 02f2 D3F88830 		ldr	r3, [r3, #136]
 489 02f6 23F0C002 		bic	r2, r3, #192
 490 02fa 7B68     		ldr	r3, [r7, #4]
 491 02fc 5B6C     		ldr	r3, [r3, #68]
 492 02fe 7B49     		ldr	r1, .L58
 493 0300 1343     		orrs	r3, r3, r2
 494 0302 C1F88830 		str	r3, [r1, #136]
 495              	.L35:
 451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 496              		.loc 1 458 21
 497 0306 7B68     		ldr	r3, [r7, #4]
 498 0308 1B68     		ldr	r3, [r3]
 499              		.loc 1 458 45
 500 030a 03F01003 		and	r3, r3, #16
 501              		.loc 1 458 5
 502 030e 002B     		cmp	r3, #0
 503 0310 0AD0     		beq	.L36
 459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
ARM GAS  /tmp/ccPVd4ih.s 			page 18


 462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 504              		.loc 1 464 5
 505 0312 764B     		ldr	r3, .L58
 506 0314 D3F88830 		ldr	r3, [r3, #136]
 507 0318 23F44072 		bic	r2, r3, #768
 508 031c 7B68     		ldr	r3, [r7, #4]
 509 031e 9B6C     		ldr	r3, [r3, #72]
 510 0320 7249     		ldr	r1, .L58
 511 0322 1343     		orrs	r3, r3, r2
 512 0324 C1F88830 		str	r3, [r1, #136]
 513              	.L36:
 465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 514              		.loc 1 470 21
 515 0328 7B68     		ldr	r3, [r7, #4]
 516 032a 1B68     		ldr	r3, [r3]
 517              		.loc 1 470 45
 518 032c 03F02003 		and	r3, r3, #32
 519              		.loc 1 470 5
 520 0330 002B     		cmp	r3, #0
 521 0332 0AD0     		beq	.L37
 471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 522              		.loc 1 476 5
 523 0334 6D4B     		ldr	r3, .L58
 524 0336 D3F88830 		ldr	r3, [r3, #136]
 525 033a 23F44062 		bic	r2, r3, #3072
 526 033e 7B68     		ldr	r3, [r7, #4]
 527 0340 DB6C     		ldr	r3, [r3, #76]
 528 0342 6A49     		ldr	r1, .L58
 529 0344 1343     		orrs	r3, r3, r2
 530 0346 C1F88830 		str	r3, [r1, #136]
 531              	.L37:
 477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 532              		.loc 1 480 21
 533 034a 7B68     		ldr	r3, [r7, #4]
 534 034c 1B68     		ldr	r3, [r3]
 535              		.loc 1 480 45
 536 034e 03F40073 		and	r3, r3, #512
 537              		.loc 1 480 5
 538 0352 002B     		cmp	r3, #0
 539 0354 0AD0     		beq	.L38
 481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
ARM GAS  /tmp/ccPVd4ih.s 			page 19


 483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 540              		.loc 1 483 5
 541 0356 654B     		ldr	r3, .L58
 542 0358 D3F88830 		ldr	r3, [r3, #136]
 543 035c 23F44022 		bic	r2, r3, #786432
 544 0360 7B68     		ldr	r3, [r7, #4]
 545 0362 DB6D     		ldr	r3, [r3, #92]
 546 0364 6149     		ldr	r1, .L58
 547 0366 1343     		orrs	r3, r3, r2
 548 0368 C1F88830 		str	r3, [r1, #136]
 549              	.L38:
 484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 550              		.loc 1 487 21
 551 036c 7B68     		ldr	r3, [r7, #4]
 552 036e 1B68     		ldr	r3, [r3]
 553              		.loc 1 487 45
 554 0370 03F48063 		and	r3, r3, #1024
 555              		.loc 1 487 5
 556 0374 002B     		cmp	r3, #0
 557 0376 0AD0     		beq	.L39
 488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 558              		.loc 1 490 5
 559 0378 5C4B     		ldr	r3, .L58
 560 037a D3F88830 		ldr	r3, [r3, #136]
 561 037e 23F44012 		bic	r2, r3, #3145728
 562 0382 7B68     		ldr	r3, [r7, #4]
 563 0384 1B6E     		ldr	r3, [r3, #96]
 564 0386 5949     		ldr	r1, .L58
 565 0388 1343     		orrs	r3, r3, r2
 566 038a C1F88830 		str	r3, [r1, #136]
 567              	.L39:
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 568              		.loc 1 494 21
 569 038e 7B68     		ldr	r3, [r7, #4]
 570 0390 1B68     		ldr	r3, [r3]
 571              		.loc 1 494 45
 572 0392 03F04003 		and	r3, r3, #64
 573              		.loc 1 494 5
 574 0396 002B     		cmp	r3, #0
 575 0398 0AD0     		beq	.L40
 495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 500:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 576              		.loc 1 500 5
 577 039a 544B     		ldr	r3, .L58
 578 039c D3F88830 		ldr	r3, [r3, #136]
ARM GAS  /tmp/ccPVd4ih.s 			page 20


 579 03a0 23F44052 		bic	r2, r3, #12288
 580 03a4 7B68     		ldr	r3, [r7, #4]
 581 03a6 1B6D     		ldr	r3, [r3, #80]
 582 03a8 5049     		ldr	r1, .L58
 583 03aa 1343     		orrs	r3, r3, r2
 584 03ac C1F88830 		str	r3, [r1, #136]
 585              	.L40:
 501:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 504:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 586              		.loc 1 506 21
 587 03b0 7B68     		ldr	r3, [r7, #4]
 588 03b2 1B68     		ldr	r3, [r3]
 589              		.loc 1 506 45
 590 03b4 03F08003 		and	r3, r3, #128
 591              		.loc 1 506 5
 592 03b8 002B     		cmp	r3, #0
 593 03ba 0AD0     		beq	.L41
 507:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 509:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 511:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 594              		.loc 1 512 5
 595 03bc 4B4B     		ldr	r3, .L58
 596 03be D3F88830 		ldr	r3, [r3, #136]
 597 03c2 23F44042 		bic	r2, r3, #49152
 598 03c6 7B68     		ldr	r3, [r7, #4]
 599 03c8 5B6D     		ldr	r3, [r3, #84]
 600 03ca 4849     		ldr	r1, .L58
 601 03cc 1343     		orrs	r3, r3, r2
 602 03ce C1F88830 		str	r3, [r1, #136]
 603              	.L41:
 513:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 517:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 604              		.loc 1 518 21
 605 03d2 7B68     		ldr	r3, [r7, #4]
 606 03d4 1B68     		ldr	r3, [r3]
 607              		.loc 1 518 45
 608 03d6 03F48073 		and	r3, r3, #256
 609              		.loc 1 518 5
 610 03da 002B     		cmp	r3, #0
 611 03dc 0AD0     		beq	.L42
 519:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 520:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 522:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 523:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 524:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
ARM GAS  /tmp/ccPVd4ih.s 			page 21


 612              		.loc 1 524 5
 613 03de 434B     		ldr	r3, .L58
 614 03e0 D3F88830 		ldr	r3, [r3, #136]
 615 03e4 23F44032 		bic	r2, r3, #196608
 616 03e8 7B68     		ldr	r3, [r7, #4]
 617 03ea 9B6D     		ldr	r3, [r3, #88]
 618 03ec 3F49     		ldr	r1, .L58
 619 03ee 1343     		orrs	r3, r3, r2
 620 03f0 C1F88830 		str	r3, [r1, #136]
 621              	.L42:
 525:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 526:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 527:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
 528:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 529:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C4 clock source configuration ---------------------*/
 530:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 531:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 532:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 533:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 535:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C4 clock source */
 536:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 537:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 538:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 539:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 540:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 541:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
 542:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 543:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 544:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 622              		.loc 1 544 21
 623 03f4 7B68     		ldr	r3, [r7, #4]
 624 03f6 1B68     		ldr	r3, [r3]
 625              		.loc 1 544 45
 626 03f8 03F40053 		and	r3, r3, #8192
 627              		.loc 1 544 5
 628 03fc 002B     		cmp	r3, #0
 629 03fe 28D0     		beq	.L43
 545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 546:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 547:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 630              		.loc 1 547 5
 631 0400 3A4B     		ldr	r3, .L58
 632 0402 D3F88830 		ldr	r3, [r3, #136]
 633 0406 23F04062 		bic	r2, r3, #201326592
 634 040a 7B68     		ldr	r3, [r7, #4]
 635 040c DB6E     		ldr	r3, [r3, #108]
 636 040e 3749     		ldr	r1, .L58
 637 0410 1343     		orrs	r3, r3, r2
 638 0412 C1F88830 		str	r3, [r1, #136]
 548:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 639              		.loc 1 549 21
 640 0416 7B68     		ldr	r3, [r7, #4]
 641 0418 DB6E     		ldr	r3, [r3, #108]
 642              		.loc 1 549 7
 643 041a B3F1006F 		cmp	r3, #134217728
ARM GAS  /tmp/ccPVd4ih.s 			page 22


 644 041e 06D1     		bne	.L44
 550:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 645              		.loc 1 552 7
 646 0420 324B     		ldr	r3, .L58
 647 0422 DB68     		ldr	r3, [r3, #12]
 648 0424 314A     		ldr	r2, .L58
 649 0426 43F48013 		orr	r3, r3, #1048576
 650 042a D360     		str	r3, [r2, #12]
 651 042c 11E0     		b	.L43
 652              	.L44:
 553:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 554:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 556:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 557:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 653              		.loc 1 557 23
 654 042e 7B68     		ldr	r3, [r7, #4]
 655 0430 DB6E     		ldr	r3, [r3, #108]
 656              		.loc 1 557 9
 657 0432 B3F1806F 		cmp	r3, #67108864
 658 0436 0CD1     		bne	.L43
 558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 559:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut
 560:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 659              		.loc 1 560 15
 660 0438 7B68     		ldr	r3, [r7, #4]
 661 043a 0433     		adds	r3, r3, #4
 662 043c 0121     		movs	r1, #1
 663 043e 1846     		mov	r0, r3
 664 0440 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 665 0444 0346     		mov	r3, r0
 666 0446 FB74     		strb	r3, [r7, #19]
 561:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 562:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(ret != HAL_OK)
 667              		.loc 1 562 11
 668 0448 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 669 044a 002B     		cmp	r3, #0
 670 044c 01D0     		beq	.L43
 563:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 564:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* set overall return value */
 565:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = ret;
 671              		.loc 1 565 18
 672 044e FB7C     		ldrb	r3, [r7, #19]
 673 0450 BB74     		strb	r3, [r7, #18]
 674              	.L43:
 566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 567:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 568:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 569:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 570:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 572:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 573:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 574:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
 575:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 23


 576:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SDMMC1 clock source configuration -------------------*/
 577:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 675              		.loc 1 577 21
 676 0452 7B68     		ldr	r3, [r7, #4]
 677 0454 1B68     		ldr	r3, [r3]
 678              		.loc 1 577 45
 679 0456 03F40023 		and	r3, r3, #524288
 680              		.loc 1 577 5
 681 045a 002B     		cmp	r3, #0
 682 045c 28D0     		beq	.L45
 578:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 579:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 580:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 683              		.loc 1 580 5
 684 045e 234B     		ldr	r3, .L58
 685 0460 D3F88830 		ldr	r3, [r3, #136]
 686 0464 23F04062 		bic	r2, r3, #201326592
 687 0468 7B68     		ldr	r3, [r7, #4]
 688 046a 1B6F     		ldr	r3, [r3, #112]
 689 046c 1F49     		ldr	r1, .L58
 690 046e 1343     		orrs	r3, r3, r2
 691 0470 C1F88830 		str	r3, [r1, #136]
 581:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 692              		.loc 1 582 21
 693 0474 7B68     		ldr	r3, [r7, #4]
 694 0476 1B6F     		ldr	r3, [r3, #112]
 695              		.loc 1 582 7
 696 0478 B3F1006F 		cmp	r3, #134217728
 697 047c 06D1     		bne	.L46
 583:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 584:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 585:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 698              		.loc 1 585 7
 699 047e 1B4B     		ldr	r3, .L58
 700 0480 DB68     		ldr	r3, [r3, #12]
 701 0482 1A4A     		ldr	r2, .L58
 702 0484 43F48013 		orr	r3, r3, #1048576
 703 0488 D360     		str	r3, [r2, #12]
 704 048a 11E0     		b	.L45
 705              	.L46:
 586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 587:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_SDMMCSEL)
 588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 589:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 590:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLLSAI3CLK output */
 591:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 593:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 594:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 706              		.loc 1 594 26
 707 048c 7B68     		ldr	r3, [r7, #4]
 708 048e 1B6F     		ldr	r3, [r3, #112]
 709              		.loc 1 594 12
 710 0490 B3F1806F 		cmp	r3, #67108864
 711 0494 0CD1     		bne	.L45
 595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccPVd4ih.s 			page 24


 596:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 597:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 712              		.loc 1 597 13
 713 0496 7B68     		ldr	r3, [r7, #4]
 714 0498 0433     		adds	r3, r3, #4
 715 049a 0121     		movs	r1, #1
 716 049c 1846     		mov	r0, r3
 717 049e FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 718 04a2 0346     		mov	r3, r0
 719 04a4 FB74     		strb	r3, [r7, #19]
 598:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 599:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 720              		.loc 1 599 9
 721 04a6 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 722 04a8 002B     		cmp	r3, #0
 723 04aa 01D0     		beq	.L45
 600:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 601:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 602:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 724              		.loc 1 602 16
 725 04ac FB7C     		ldrb	r3, [r7, #19]
 726 04ae BB74     		strb	r3, [r7, #18]
 727              	.L45:
 603:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 604:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 605:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 607:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 608:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 609:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 610:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 612:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 613:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 614:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 728              		.loc 1 614 21
 729 04b0 7B68     		ldr	r3, [r7, #4]
 730 04b2 1B68     		ldr	r3, [r3]
 731              		.loc 1 614 45
 732 04b4 03F48023 		and	r3, r3, #262144
 733              		.loc 1 614 5
 734 04b8 002B     		cmp	r3, #0
 735 04ba 2BD0     		beq	.L47
 615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 616:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 736              		.loc 1 617 5
 737 04bc 0B4B     		ldr	r3, .L58
 738 04be D3F88830 		ldr	r3, [r3, #136]
 739 04c2 23F04062 		bic	r2, r3, #201326592
 740 04c6 7B68     		ldr	r3, [r7, #4]
 741 04c8 5B6F     		ldr	r3, [r3, #116]
 742 04ca 0849     		ldr	r1, .L58
 743 04cc 1343     		orrs	r3, r3, r2
 744 04ce C1F88830 		str	r3, [r1, #136]
 618:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 619:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
ARM GAS  /tmp/ccPVd4ih.s 			page 25


 745              		.loc 1 619 21
 746 04d2 7B68     		ldr	r3, [r7, #4]
 747 04d4 5B6F     		ldr	r3, [r3, #116]
 748              		.loc 1 619 7
 749 04d6 B3F1006F 		cmp	r3, #134217728
 750 04da 09D1     		bne	.L48
 620:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 622:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 751              		.loc 1 622 7
 752 04dc 034B     		ldr	r3, .L58
 753 04de DB68     		ldr	r3, [r3, #12]
 754 04e0 024A     		ldr	r2, .L58
 755 04e2 43F48013 		orr	r3, r3, #1048576
 756 04e6 D360     		str	r3, [r2, #12]
 757 04e8 14E0     		b	.L47
 758              	.L59:
 759 04ea 00BF     		.align	2
 760              	.L58:
 761 04ec 00100240 		.word	1073876992
 762              	.L48:
 623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 624:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 625:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 763              		.loc 1 625 26
 764 04f0 7B68     		ldr	r3, [r7, #4]
 765 04f2 5B6F     		ldr	r3, [r3, #116]
 766              		.loc 1 625 12
 767 04f4 B3F1806F 		cmp	r3, #67108864
 768 04f8 0CD1     		bne	.L47
 626:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 628:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 769              		.loc 1 628 13
 770 04fa 7B68     		ldr	r3, [r7, #4]
 771 04fc 0433     		adds	r3, r3, #4
 772 04fe 0121     		movs	r1, #1
 773 0500 1846     		mov	r0, r3
 774 0502 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 775 0506 0346     		mov	r3, r0
 776 0508 FB74     		strb	r3, [r7, #19]
 629:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 777              		.loc 1 630 9
 778 050a FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 779 050c 002B     		cmp	r3, #0
 780 050e 01D0     		beq	.L47
 631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 632:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 633:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 781              		.loc 1 633 16
 782 0510 FB7C     		ldrb	r3, [r7, #19]
 783 0512 BB74     		strb	r3, [r7, #18]
 784              	.L47:
 634:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 635:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 636:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
ARM GAS  /tmp/ccPVd4ih.s 			page 26


 637:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 639:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 640:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 641:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 642:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 643:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 644:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
 645:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 785              		.loc 1 645 21
 786 0514 7B68     		ldr	r3, [r7, #4]
 787 0516 1B68     		ldr	r3, [r3]
 788              		.loc 1 645 45
 789 0518 03F48043 		and	r3, r3, #16384
 790              		.loc 1 645 5
 791 051c 002B     		cmp	r3, #0
 792 051e 2FD0     		beq	.L49
 646:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 648:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 650:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 651:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 793              		.loc 1 651 5
 794 0520 2B4B     		ldr	r3, .L60
 795 0522 D3F88830 		ldr	r3, [r3, #136]
 796 0526 23F04052 		bic	r2, r3, #805306368
 797 052a 7B68     		ldr	r3, [r7, #4]
 798 052c 9B6F     		ldr	r3, [r3, #120]
 799 052e 2849     		ldr	r1, .L60
 800 0530 1343     		orrs	r3, r3, r2
 801 0532 C1F88830 		str	r3, [r1, #136]
 652:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 653:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 654:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 802              		.loc 1 654 21
 803 0536 7B68     		ldr	r3, [r7, #4]
 804 0538 9B6F     		ldr	r3, [r3, #120]
 805              		.loc 1 654 7
 806 053a B3F1805F 		cmp	r3, #268435456
 807 053e 0DD1     		bne	.L50
 655:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) 
 657:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 808              		.loc 1 657 13
 809 0540 7B68     		ldr	r3, [r7, #4]
 810 0542 0433     		adds	r3, r3, #4
 811 0544 0221     		movs	r1, #2
 812 0546 1846     		mov	r0, r3
 813 0548 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 814 054c 0346     		mov	r3, r0
 815 054e FB74     		strb	r3, [r7, #19]
 658:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 816              		.loc 1 659 9
 817 0550 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 818 0552 002B     		cmp	r3, #0
ARM GAS  /tmp/ccPVd4ih.s 			page 27


 819 0554 14D0     		beq	.L49
 660:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 662:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 820              		.loc 1 662 16
 821 0556 FB7C     		ldrb	r3, [r7, #19]
 822 0558 BB74     		strb	r3, [r7, #18]
 823 055a 11E0     		b	.L49
 824              	.L50:
 663:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 664:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 666:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 668:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 669:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 825              		.loc 1 669 26
 826 055c 7B68     		ldr	r3, [r7, #4]
 827 055e 9B6F     		ldr	r3, [r3, #120]
 828              		.loc 1 669 12
 829 0560 B3F1005F 		cmp	r3, #536870912
 830 0564 0CD1     		bne	.L49
 670:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 671:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 672:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 831              		.loc 1 672 13
 832 0566 7B68     		ldr	r3, [r7, #4]
 833 0568 2033     		adds	r3, r3, #32
 834 056a 0221     		movs	r1, #2
 835 056c 1846     		mov	r0, r3
 836 056e FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 837 0572 0346     		mov	r3, r0
 838 0574 FB74     		strb	r3, [r7, #19]
 673:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 839              		.loc 1 674 9
 840 0576 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 841 0578 002B     		cmp	r3, #0
 842 057a 01D0     		beq	.L49
 675:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 676:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 843              		.loc 1 677 16
 844 057c FB7C     		ldrb	r3, [r7, #19]
 845 057e BB74     		strb	r3, [r7, #18]
 846              	.L49:
 678:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 680:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 681:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 682:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 684:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
 685:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 686:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
 687:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 688:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SWPMI1 clock source configuration -------------------*/
ARM GAS  /tmp/ccPVd4ih.s 			page 28


 689:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 847              		.loc 1 689 21
 848 0580 7B68     		ldr	r3, [r7, #4]
 849 0582 1B68     		ldr	r3, [r3]
 850              		.loc 1 689 45
 851 0584 03F40043 		and	r3, r3, #32768
 852              		.loc 1 689 5
 853 0588 002B     		cmp	r3, #0
 854 058a 0AD0     		beq	.L51
 690:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 691:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 692:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 693:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 clock source */
 695:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 855              		.loc 1 695 5
 856 058c 104B     		ldr	r3, .L60
 857 058e D3F88830 		ldr	r3, [r3, #136]
 858 0592 23F08042 		bic	r2, r3, #1073741824
 859 0596 7B68     		ldr	r3, [r7, #4]
 860 0598 DB6F     		ldr	r3, [r3, #124]
 861 059a 0D49     		ldr	r1, .L60
 862 059c 1343     		orrs	r3, r3, r2
 863 059e C1F88830 		str	r3, [r1, #136]
 864              	.L51:
 696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 697:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 698:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 699:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 700:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
 701:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 702:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 clock source configuration -------------------*/
 703:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 865              		.loc 1 703 21
 866 05a2 7B68     		ldr	r3, [r7, #4]
 867 05a4 1B68     		ldr	r3, [r3]
 868              		.loc 1 703 45
 869 05a6 03F48033 		and	r3, r3, #65536
 870              		.loc 1 703 5
 871 05aa 002B     		cmp	r3, #0
 872 05ac 0BD0     		beq	.L52
 704:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 706:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 707:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 708:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
 709:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 873              		.loc 1 709 5
 874 05ae 084B     		ldr	r3, .L60
 875 05b0 D3F88830 		ldr	r3, [r3, #136]
 876 05b4 23F00042 		bic	r2, r3, #-2147483648
 877 05b8 7B68     		ldr	r3, [r7, #4]
 878 05ba D3F88030 		ldr	r3, [r3, #128]
 879 05be 0449     		ldr	r1, .L60
 880 05c0 1343     		orrs	r3, r3, r2
 881 05c2 C1F88830 		str	r3, [r1, #136]
 882              	.L52:
ARM GAS  /tmp/ccPVd4ih.s 			page 29


 710:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 711:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 712:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 audio clock source configuration -------------*/
 714:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUD
 715:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 716:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 717:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 718:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 719:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface audio clock source */
 720:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 721:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 722:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 723:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 724:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 725:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
 726:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 727:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
 728:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 729:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LTDC clock source configuration --------------------*/
 730:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 731:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 732:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 733:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
 734:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 735:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
 736:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 737:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 738:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 739:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 740:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 741:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
 742:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 743:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 744:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 745:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 747:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 749:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 750:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 751:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 752:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 753:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the LTDC clock source */
 754:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 755:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 756:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 757:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 758:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 760:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret != HAL_OK)
 761:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 762:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 764:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 765:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 30


 767:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
 768:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 769:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
 770:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 771:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DSI clock source configuration ---------------------*/
 772:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 773:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 774:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 775:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));
 776:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DSI clock source */
 778:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 779:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 780:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 781:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 782:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) 
 783:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 784:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 785:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 786:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 787:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 789:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 791:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 793:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
 794:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 796:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 797:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- OctoSPIx clock source configuration ----------------*/
 798:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 799:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 800:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 801:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));
 802:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 803:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the OctoSPI clock source */
 804:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 805:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 806:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 807:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 808:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 809:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 810:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 811:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 812:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 813:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
 814:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 815:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 883              		.loc 1 815 10
 884 05c6 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 816:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 885              		.loc 1 816 1
 886 05c8 1846     		mov	r0, r3
 887 05ca 1837     		adds	r7, r7, #24
 888              	.LCFI3:
 889              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccPVd4ih.s 			page 31


 890 05cc BD46     		mov	sp, r7
 891              	.LCFI4:
 892              		.cfi_def_cfa_register 13
 893              		@ sp needed
 894 05ce 80BD     		pop	{r7, pc}
 895              	.L61:
 896              		.align	2
 897              	.L60:
 898 05d0 00100240 		.word	1073876992
 899              		.cfi_endproc
 900              	.LFE313:
 902              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 903              		.align	1
 904              		.global	HAL_RCCEx_GetPeriphCLKConfig
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	HAL_RCCEx_GetPeriphCLKConfig:
 911              	.LFB314:
 817:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 818:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 819:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 820:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 821:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 822:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART,
 823:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
 824:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
 825:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 826:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 827:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 912              		.loc 1 827 1
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 8
 915              		@ frame_needed = 1, uses_anonymous_args = 0
 916              		@ link register save eliminated.
 917 0000 80B4     		push	{r7}
 918              	.LCFI5:
 919              		.cfi_def_cfa_offset 4
 920              		.cfi_offset 7, -4
 921 0002 83B0     		sub	sp, sp, #12
 922              	.LCFI6:
 923              		.cfi_def_cfa_offset 16
 924 0004 00AF     		add	r7, sp, #0
 925              	.LCFI7:
 926              		.cfi_def_cfa_register 7
 927 0006 7860     		str	r0, [r7, #4]
 828:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 829:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 830:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L412xx) || defined(STM32L422xx)
 831:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 832:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 833:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 834:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 |             
 835:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    |             
 836:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 837:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 32


 838:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L431xx)
 839:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 840:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 841:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 842:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 843:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 844:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 845:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 846:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L432xx) || defined(STM32L442xx)
 847:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 848:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 |             
 849:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   |             
 850:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 851:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 852:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 853:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 854:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L433xx) || defined(STM32L443xx)
 855:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 856:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 857:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 858:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 859:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 860:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 861:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 862:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L451xx)
 863:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 864:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 865:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 866:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 867:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 868:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 869:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 870:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L452xx) || defined(STM32L462xx)
 871:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 872:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 873:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 874:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 875:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 876:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 877:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 878:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L471xx)
 879:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 880:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 881:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 882:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 883:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 884:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 885:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 886:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 887:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 888:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 928              		.loc 1 888 39
 929 0008 7B68     		ldr	r3, [r7, #4]
 930 000a 734A     		ldr	r2, .L63
 931 000c 1A60     		str	r2, [r3]
 889:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 890:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
ARM GAS  /tmp/ccPVd4ih.s 			page 33


 891:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 892:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 893:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 894:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L496xx) || defined(STM32L4A6xx)
 895:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 896:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 897:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 898:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 899:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 900:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 901:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 902:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R5xx) || defined(STM32L4S5xx)
 903:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 904:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 905:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 906:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 907:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 908:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 909:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 910:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R7xx) || defined(STM32L4S7xx)
 911:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 912:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 913:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 914:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 915:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 916:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 917:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 918:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R9xx) || defined(STM32L4S9xx)
 919:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 920:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 921:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 922:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 923:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 924:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 925:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 926:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L431xx */
 927:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 928:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 929:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 930:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 931:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_
 932              		.loc 1 932 42
 933 000e 734B     		ldr	r3, .L63+4
 934 0010 DB68     		ldr	r3, [r3, #12]
 935              		.loc 1 932 85
 936 0012 03F00302 		and	r2, r3, #3
 937              		.loc 1 932 40
 938 0016 7B68     		ldr	r3, [r7, #4]
 939 0018 5A60     		str	r2, [r3, #4]
 933:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 934:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PL
 935:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 936:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_P
 940              		.loc 1 936 38
 941 001a 704B     		ldr	r3, .L63+4
 942 001c DB68     		ldr	r3, [r3, #12]
ARM GAS  /tmp/ccPVd4ih.s 			page 34


 943              		.loc 1 936 79
 944 001e 1B09     		lsrs	r3, r3, #4
 945 0020 03F00703 		and	r3, r3, #7
 946              		.loc 1 936 104
 947 0024 5A1C     		adds	r2, r3, #1
 948              		.loc 1 936 35
 949 0026 7B68     		ldr	r3, [r7, #4]
 950 0028 9A60     		str	r2, [r3, #8]
 937:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 938:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLL
 951              		.loc 1 938 37
 952 002a 6C4B     		ldr	r3, .L63+4
 953 002c 1B69     		ldr	r3, [r3, #16]
 954              		.loc 1 938 90
 955 002e 1B0A     		lsrs	r3, r3, #8
 956 0030 03F07F02 		and	r2, r3, #127
 957              		.loc 1 938 35
 958 0034 7B68     		ldr	r3, [r7, #4]
 959 0036 DA60     		str	r2, [r3, #12]
 939:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_P
 960              		.loc 1 939 39
 961 0038 684B     		ldr	r3, .L63+4
 962 003a 1B69     		ldr	r3, [r3, #16]
 963              		.loc 1 939 92
 964 003c 5B0C     		lsrs	r3, r3, #17
 965              		.loc 1 939 125
 966 003e 1B01     		lsls	r3, r3, #4
 967 0040 03F01003 		and	r3, r3, #16
 968              		.loc 1 939 132
 969 0044 DA1D     		adds	r2, r3, #7
 970              		.loc 1 939 35
 971 0046 7B68     		ldr	r3, [r7, #4]
 972 0048 1A61     		str	r2, [r3, #16]
 940:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_P
 973              		.loc 1 940 39
 974 004a 644B     		ldr	r3, .L63+4
 975 004c 1B69     		ldr	r3, [r3, #16]
 976              		.loc 1 940 92
 977 004e 5B0D     		lsrs	r3, r3, #21
 978 0050 03F00303 		and	r3, r3, #3
 979              		.loc 1 940 125
 980 0054 0133     		adds	r3, r3, #1
 981              		.loc 1 940 131
 982 0056 5A00     		lsls	r2, r3, #1
 983              		.loc 1 940 35
 984 0058 7B68     		ldr	r3, [r7, #4]
 985 005a 5A61     		str	r2, [r3, #20]
 941:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_P
 986              		.loc 1 941 39
 987 005c 5F4B     		ldr	r3, .L63+4
 988 005e 1B69     		ldr	r3, [r3, #16]
 989              		.loc 1 941 92
 990 0060 5B0E     		lsrs	r3, r3, #25
 991 0062 03F00303 		and	r3, r3, #3
 992              		.loc 1 941 125
 993 0066 0133     		adds	r3, r3, #1
 994              		.loc 1 941 131
ARM GAS  /tmp/ccPVd4ih.s 			page 35


 995 0068 5A00     		lsls	r2, r3, #1
 996              		.loc 1 941 35
 997 006a 7B68     		ldr	r3, [r7, #4]
 998 006c 9A61     		str	r2, [r3, #24]
 942:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 943:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 944:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 945:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 946:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 947:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/
 948:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 949:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 999              		.loc 1 949 64
 1000 006e 7B68     		ldr	r3, [r7, #4]
 1001 0070 5A68     		ldr	r2, [r3, #4]
 1002              		.loc 1 949 40
 1003 0072 7B68     		ldr	r3, [r7, #4]
 1004 0074 1A62     		str	r2, [r3, #32]
 950:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 951:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PL
 952:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 953:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 1005              		.loc 1 953 59
 1006 0076 7B68     		ldr	r3, [r7, #4]
 1007 0078 9A68     		ldr	r2, [r3, #8]
 1008              		.loc 1 953 35
 1009 007a 7B68     		ldr	r3, [r7, #4]
 1010 007c 5A62     		str	r2, [r3, #36]
 954:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
 955:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLL
 1011              		.loc 1 955 37
 1012 007e 574B     		ldr	r3, .L63+4
 1013 0080 5B69     		ldr	r3, [r3, #20]
 1014              		.loc 1 955 90
 1015 0082 1B0A     		lsrs	r3, r3, #8
 1016 0084 03F07F02 		and	r2, r3, #127
 1017              		.loc 1 955 35
 1018 0088 7B68     		ldr	r3, [r7, #4]
 1019 008a 9A62     		str	r2, [r3, #40]
 956:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_P
 1020              		.loc 1 956 39
 1021 008c 534B     		ldr	r3, .L63+4
 1022 008e 5B69     		ldr	r3, [r3, #20]
 1023              		.loc 1 956 92
 1024 0090 5B0C     		lsrs	r3, r3, #17
 1025              		.loc 1 956 125
 1026 0092 1B01     		lsls	r3, r3, #4
 1027 0094 03F01003 		and	r3, r3, #16
 1028              		.loc 1 956 132
 1029 0098 DA1D     		adds	r2, r3, #7
 1030              		.loc 1 956 35
 1031 009a 7B68     		ldr	r3, [r7, #4]
 1032 009c DA62     		str	r2, [r3, #44]
 957:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
 958:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_P
 959:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
 960:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PL
ARM GAS  /tmp/ccPVd4ih.s 			page 36


 1033              		.loc 1 960 39
 1034 009e 4F4B     		ldr	r3, .L63+4
 1035 00a0 5B69     		ldr	r3, [r3, #20]
 1036              		.loc 1 960 91
 1037 00a2 5B0E     		lsrs	r3, r3, #25
 1038 00a4 03F00303 		and	r3, r3, #3
 1039              		.loc 1 960 124
 1040 00a8 0133     		adds	r3, r3, #1
 1041              		.loc 1 960 130
 1042 00aa 5A00     		lsls	r2, r3, #1
 1043              		.loc 1 960 35
 1044 00ac 7B68     		ldr	r3, [r7, #4]
 1045 00ae 1A63     		str	r2, [r3, #48]
 961:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 962:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 963:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 965:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 1046              		.loc 1 965 42
 1047 00b0 4A4B     		ldr	r3, .L63+4
 1048 00b2 D3F88830 		ldr	r3, [r3, #136]
 1049 00b6 03F00302 		and	r2, r3, #3
 1050              		.loc 1 965 40
 1051 00ba 7B68     		ldr	r3, [r7, #4]
 1052 00bc 9A63     		str	r2, [r3, #56]
 966:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 967:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 1053              		.loc 1 967 42
 1054 00be 474B     		ldr	r3, .L63+4
 1055 00c0 D3F88830 		ldr	r3, [r3, #136]
 1056 00c4 03F00C02 		and	r2, r3, #12
 1057              		.loc 1 967 40
 1058 00c8 7B68     		ldr	r3, [r7, #4]
 1059 00ca DA63     		str	r2, [r3, #60]
 968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 969:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 970:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 971:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 1060              		.loc 1 971 42
 1061 00cc 434B     		ldr	r3, .L63+4
 1062 00ce D3F88830 		ldr	r3, [r3, #136]
 1063 00d2 03F03002 		and	r2, r3, #48
 1064              		.loc 1 971 40
 1065 00d6 7B68     		ldr	r3, [r7, #4]
 1066 00d8 1A64     		str	r2, [r3, #64]
 972:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 973:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 974:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 975:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 976:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 1067              		.loc 1 976 42
 1068 00da 404B     		ldr	r3, .L63+4
 1069 00dc D3F88830 		ldr	r3, [r3, #136]
 1070 00e0 03F0C002 		and	r2, r3, #192
 1071              		.loc 1 976 40
 1072 00e4 7B68     		ldr	r3, [r7, #4]
 1073 00e6 5A64     		str	r2, [r3, #68]
ARM GAS  /tmp/ccPVd4ih.s 			page 37


 977:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 978:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 979:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 980:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 981:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 1074              		.loc 1 981 42
 1075 00e8 3C4B     		ldr	r3, .L63+4
 1076 00ea D3F88830 		ldr	r3, [r3, #136]
 1077 00ee 03F44072 		and	r2, r3, #768
 1078              		.loc 1 981 40
 1079 00f2 7B68     		ldr	r3, [r7, #4]
 1080 00f4 9A64     		str	r2, [r3, #72]
 982:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 983:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 984:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 985:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 1081              		.loc 1 985 42
 1082 00f6 394B     		ldr	r3, .L63+4
 1083 00f8 D3F88830 		ldr	r3, [r3, #136]
 1084 00fc 03F44062 		and	r2, r3, #3072
 1085              		.loc 1 985 40
 1086 0100 7B68     		ldr	r3, [r7, #4]
 1087 0102 DA64     		str	r2, [r3, #76]
 986:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 987:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 988:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 1088              		.loc 1 988 42
 1089 0104 354B     		ldr	r3, .L63+4
 1090 0106 D3F88830 		ldr	r3, [r3, #136]
 1091 010a 03F44052 		and	r2, r3, #12288
 1092              		.loc 1 988 40
 1093 010e 7B68     		ldr	r3, [r7, #4]
 1094 0110 1A65     		str	r2, [r3, #80]
 989:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 990:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 991:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the I2C2 clock source ----------------------------------------------*/
 992:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 1095              		.loc 1 992 42
 1096 0112 324B     		ldr	r3, .L63+4
 1097 0114 D3F88830 		ldr	r3, [r3, #136]
 1098 0118 03F44042 		and	r2, r3, #49152
 1099              		.loc 1 992 40
 1100 011c 7B68     		ldr	r3, [r7, #4]
 1101 011e 5A65     		str	r2, [r3, #84]
 993:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 994:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 995:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
 996:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 1102              		.loc 1 996 42
 1103 0120 2E4B     		ldr	r3, .L63+4
 1104 0122 D3F88830 		ldr	r3, [r3, #136]
 1105 0126 03F44032 		and	r2, r3, #196608
 1106              		.loc 1 996 40
 1107 012a 7B68     		ldr	r3, [r7, #4]
 1108 012c 9A65     		str	r2, [r3, #88]
 997:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 998:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
ARM GAS  /tmp/ccPVd4ih.s 			page 38


 999:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C4 clock source -----------------------------------------------*/
1000:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
1001:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1002:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1003:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1004:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 1109              		.loc 1 1004 42
 1110 012e 2B4B     		ldr	r3, .L63+4
 1111 0130 D3F88830 		ldr	r3, [r3, #136]
 1112 0134 03F44022 		and	r2, r3, #786432
 1113              		.loc 1 1004 40
 1114 0138 7B68     		ldr	r3, [r7, #4]
 1115 013a DA65     		str	r2, [r3, #92]
1005:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1006:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1007:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 1116              		.loc 1 1007 42
 1117 013c 274B     		ldr	r3, .L63+4
 1118 013e D3F88830 		ldr	r3, [r3, #136]
 1119 0142 03F44012 		and	r2, r3, #3145728
 1120              		.loc 1 1007 40
 1121 0146 7B68     		ldr	r3, [r7, #4]
 1122 0148 1A66     		str	r2, [r3, #96]
1008:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1009:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1010:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1011:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 1123              		.loc 1 1011 42
 1124 014a 244B     		ldr	r3, .L63+4
 1125 014c D3F88830 		ldr	r3, [r3, #136]
 1126 0150 03F44002 		and	r2, r3, #12582912
 1127              		.loc 1 1011 40
 1128 0154 7B68     		ldr	r3, [r7, #4]
 1129 0156 5A66     		str	r2, [r3, #100]
1012:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
1013:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1014:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1015:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI2 clock source -----------------------------------------------*/
1016:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 1130              		.loc 1 1016 42
 1131 0158 204B     		ldr	r3, .L63+4
 1132 015a D3F88830 		ldr	r3, [r3, #136]
 1133 015e 03F04072 		and	r2, r3, #50331648
 1134              		.loc 1 1016 40
 1135 0162 7B68     		ldr	r3, [r7, #4]
 1136 0164 9A66     		str	r2, [r3, #104]
1017:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
1018:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1019:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1020:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 1137              		.loc 1 1020 42
 1138 0166 1D4B     		ldr	r3, .L63+4
 1139 0168 D3F89030 		ldr	r3, [r3, #144]
 1140 016c 03F44072 		and	r2, r3, #768
 1141              		.loc 1 1020 40
 1142 0170 7B68     		ldr	r3, [r7, #4]
 1143 0172 C3F88420 		str	r2, [r3, #132]
ARM GAS  /tmp/ccPVd4ih.s 			page 39


1021:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1022:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1023:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1024:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 1144              		.loc 1 1024 40
 1145 0176 194B     		ldr	r3, .L63+4
 1146 0178 D3F88830 		ldr	r3, [r3, #136]
 1147 017c 03F04062 		and	r2, r3, #201326592
 1148              		.loc 1 1024 38
 1149 0180 7B68     		ldr	r3, [r7, #4]
 1150 0182 DA66     		str	r2, [r3, #108]
1025:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1026:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1027:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
1028:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock source ---------------------------------------------*/
1029:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 1151              		.loc 1 1029 43
 1152 0184 154B     		ldr	r3, .L63+4
 1153 0186 D3F88830 		ldr	r3, [r3, #136]
 1154 018a 03F04062 		and	r2, r3, #201326592
 1155              		.loc 1 1029 41
 1156 018e 7B68     		ldr	r3, [r7, #4]
 1157 0190 1A67     		str	r2, [r3, #112]
1030:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
1031:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1032:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1033:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 1158              		.loc 1 1033 40
 1159 0192 124B     		ldr	r3, .L63+4
 1160 0194 D3F88830 		ldr	r3, [r3, #136]
 1161 0198 03F04062 		and	r2, r3, #201326592
 1162              		.loc 1 1033 38
 1163 019c 7B68     		ldr	r3, [r7, #4]
 1164 019e 5A67     		str	r2, [r3, #116]
1034:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1035:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
1036:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1037:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 1165              		.loc 1 1037 42
 1166 01a0 0E4B     		ldr	r3, .L63+4
 1167 01a2 D3F88830 		ldr	r3, [r3, #136]
 1168 01a6 03F04052 		and	r2, r3, #805306368
 1169              		.loc 1 1037 40
 1170 01aa 7B68     		ldr	r3, [r7, #4]
 1171 01ac 9A67     		str	r2, [r3, #120]
1038:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
1039:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1040:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1041:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1042:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 1172              		.loc 1 1042 42
 1173 01ae 0B4B     		ldr	r3, .L63+4
 1174 01b0 D3F88830 		ldr	r3, [r3, #136]
 1175 01b4 03F08042 		and	r2, r3, #1073741824
 1176              		.loc 1 1042 40
 1177 01b8 7B68     		ldr	r3, [r7, #4]
 1178 01ba DA67     		str	r2, [r3, #124]
ARM GAS  /tmp/ccPVd4ih.s 			page 40


1043:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1044:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1045:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1046:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1047:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 1179              		.loc 1 1047 42
 1180 01bc 074B     		ldr	r3, .L63+4
 1181 01be D3F88830 		ldr	r3, [r3, #136]
 1182 01c2 03F00042 		and	r2, r3, #-2147483648
 1183              		.loc 1 1047 40
 1184 01c6 7B68     		ldr	r3, [r7, #4]
 1185 01c8 C3F88020 		str	r2, [r3, #128]
1048:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1049:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1050:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 audio clock source ---------------------------------------*/
1051:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1AudioClockSelection  = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1052:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1053:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1054:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1055:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
1056:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LTDC clock source -----------------------------------------------*/
1057:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->LtdcClockSelection = __HAL_RCC_GET_LTDC_SOURCE();
1058:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
1059:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1060:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
1061:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1062:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection = __HAL_RCC_GET_DSI_SOURCE();
1063:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
1064:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1065:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1066:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the OctoSPIclock source --------------------------------------------*/
1067:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
1068:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1069:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 1186              		.loc 1 1069 1
 1187 01cc 00BF     		nop
 1188 01ce 0C37     		adds	r7, r7, #12
 1189              	.LCFI8:
 1190              		.cfi_def_cfa_offset 4
 1191 01d0 BD46     		mov	sp, r7
 1192              	.LCFI9:
 1193              		.cfi_def_cfa_register 13
 1194              		@ sp needed
 1195 01d2 5DF8047B 		ldr	r7, [sp], #4
 1196              	.LCFI10:
 1197              		.cfi_restore 7
 1198              		.cfi_def_cfa_offset 0
 1199 01d6 7047     		bx	lr
 1200              	.L64:
 1201              		.align	2
 1202              	.L63:
 1203 01d8 FFFF0F00 		.word	1048575
 1204 01dc 00100240 		.word	1073876992
 1205              		.cfi_endproc
 1206              	.LFE314:
 1208              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1209              		.align	1
ARM GAS  /tmp/ccPVd4ih.s 			page 41


 1210              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1211              		.syntax unified
 1212              		.thumb
 1213              		.thumb_func
 1214              		.fpu fpv4-sp-d16
 1216              	HAL_RCCEx_GetPeriphCLKFreq:
 1217              	.LFB315:
1070:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1071:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1072:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLLSAIs
1073:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1074:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
1075:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1076:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
1077:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
1078:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1079:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1080:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1081:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1082:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1083:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1084:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1085:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1086:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1087:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
1088:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
1089:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
1090:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1091:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1092:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1093:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1094:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1095:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1096:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1097:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1098:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1099:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
1100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
1101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
1102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
1103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
1104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
1114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
1115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
ARM GAS  /tmp/ccPVd4ih.s 			page 42


1120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
1124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
1125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
1126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
1142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
1143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
1145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
1146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
1147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
1148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
1149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
1151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 1218              		.loc 1 1153 1
 1219              		.cfi_startproc
 1220              		@ args = 0, pretend = 0, frame = 32
 1221              		@ frame_needed = 1, uses_anonymous_args = 0
 1222 0000 80B5     		push	{r7, lr}
 1223              	.LCFI11:
 1224              		.cfi_def_cfa_offset 8
 1225              		.cfi_offset 7, -8
 1226              		.cfi_offset 14, -4
 1227 0002 88B0     		sub	sp, sp, #32
 1228              	.LCFI12:
 1229              		.cfi_def_cfa_offset 40
 1230 0004 00AF     		add	r7, sp, #0
 1231              	.LCFI13:
 1232              		.cfi_def_cfa_register 7
 1233 0006 7860     		str	r0, [r7, #4]
1154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 1234              		.loc 1 1154 12
 1235 0008 0023     		movs	r3, #0
 1236 000a FB61     		str	r3, [r7, #28]
1155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
1156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp;  /* no init needed */
ARM GAS  /tmp/ccPVd4ih.s 			page 43


1158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
1161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
1162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
 1237              		.loc 1 1163 5
 1238 000c 7B68     		ldr	r3, [r7, #4]
 1239 000e B3F5003F 		cmp	r3, #131072
 1240 0012 3ED1     		bne	.L66
1164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
1166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 1241              		.loc 1 1166 14
 1242 0014 B24B     		ldr	r3, .L265
 1243 0016 D3F89030 		ldr	r3, [r3, #144]
 1244              		.loc 1 1166 12
 1245 001a 03F44073 		and	r3, r3, #768
 1246 001e 3B61     		str	r3, [r7, #16]
1167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(srcclk)
 1247              		.loc 1 1168 5
 1248 0020 3B69     		ldr	r3, [r7, #16]
 1249 0022 B3F5407F 		cmp	r3, #768
 1250 0026 28D0     		beq	.L67
 1251 0028 3B69     		ldr	r3, [r7, #16]
 1252 002a B3F5407F 		cmp	r3, #768
 1253 002e 00F22E85 		bhi	.L220
 1254 0032 3B69     		ldr	r3, [r7, #16]
 1255 0034 B3F5807F 		cmp	r3, #256
 1256 0038 05D0     		beq	.L69
 1257 003a 3B69     		ldr	r3, [r7, #16]
 1258 003c B3F5007F 		cmp	r3, #512
 1259 0040 0ED0     		beq	.L70
1169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSE:
1171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSE is ready */
1172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
1178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSI is ready */
1179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = LSI_VALUE/128U;
1185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
1190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccPVd4ih.s 			page 44


1192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
1194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if HSE is ready */
1195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
1196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSE_VALUE / 32U;
1198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
1202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1260              		.loc 1 1202 7
 1261 0042 00F024BD 		b	.L220
 1262              	.L69:
1172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1263              		.loc 1 1172 10
 1264 0046 A64B     		ldr	r3, .L265
 1265 0048 D3F89030 		ldr	r3, [r3, #144]
 1266 004c 03F00203 		and	r3, r3, #2
1172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1267              		.loc 1 1172 9
 1268 0050 022B     		cmp	r3, #2
 1269 0052 40F01E85 		bne	.L221
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1270              		.loc 1 1174 19
 1271 0056 4FF40043 		mov	r3, #32768
 1272 005a FB61     		str	r3, [r7, #28]
1176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
 1273              		.loc 1 1176 7
 1274 005c 00F019BD 		b	.L221
 1275              	.L70:
1179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1276              		.loc 1 1179 10
 1277 0060 9F4B     		ldr	r3, .L265
 1278 0062 D3F89430 		ldr	r3, [r3, #148]
 1279 0066 03F00203 		and	r3, r3, #2
1179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1280              		.loc 1 1179 9
 1281 006a 022B     		cmp	r3, #2
 1282 006c 40F01385 		bne	.L222
1189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1283              		.loc 1 1189 21
 1284 0070 4FF4FA43 		mov	r3, #32000
 1285 0074 FB61     		str	r3, [r7, #28]
1192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
 1286              		.loc 1 1192 7
 1287 0076 00F00EBD 		b	.L222
 1288              	.L67:
1195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1289              		.loc 1 1195 10
 1290 007a 994B     		ldr	r3, .L265
 1291 007c 1B68     		ldr	r3, [r3]
 1292 007e 03F40033 		and	r3, r3, #131072
1195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1293              		.loc 1 1195 9
 1294 0082 B3F5003F 		cmp	r3, #131072
 1295 0086 40F00D85 		bne	.L223
ARM GAS  /tmp/ccPVd4ih.s 			page 45


1197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1296              		.loc 1 1197 19
 1297 008a 964B     		ldr	r3, .L265+4
 1298 008c FB61     		str	r3, [r7, #28]
1199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 1299              		.loc 1 1199 7
 1300 008e 00F009BD 		b	.L223
 1301              	.L66:
1203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
1206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
1208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 1302              		.loc 1 1208 21
 1303 0092 934B     		ldr	r3, .L265
 1304 0094 DB68     		ldr	r3, [r3, #12]
 1305              		.loc 1 1208 19
 1306 0096 03F00303 		and	r3, r3, #3
 1307 009a 7B61     		str	r3, [r7, #20]
1209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
1211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(pll_oscsource)
 1308              		.loc 1 1211 5
 1309 009c 7B69     		ldr	r3, [r7, #20]
 1310 009e 032B     		cmp	r3, #3
 1311 00a0 36D0     		beq	.L76
 1312 00a2 7B69     		ldr	r3, [r7, #20]
 1313 00a4 032B     		cmp	r3, #3
 1314 00a6 40D8     		bhi	.L77
 1315 00a8 7B69     		ldr	r3, [r7, #20]
 1316 00aa 012B     		cmp	r3, #1
 1317 00ac 03D0     		beq	.L78
 1318 00ae 7B69     		ldr	r3, [r7, #20]
 1319 00b0 022B     		cmp	r3, #2
 1320 00b2 20D0     		beq	.L79
 1321 00b4 39E0     		b	.L77
 1322              	.L78:
1212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:   /* MSI ? */
1214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 1323              		.loc 1 1214 10
 1324 00b6 8A4B     		ldr	r3, .L265
 1325 00b8 1B68     		ldr	r3, [r3]
 1326 00ba 03F00203 		and	r3, r3, #2
 1327              		.loc 1 1214 9
 1328 00be 022B     		cmp	r3, #2
 1329 00c0 16D1     		bne	.L80
1215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /*MSI frequency range in HZ*/
1217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 1330              		.loc 1 1217 33
 1331 00c2 874B     		ldr	r3, .L265
 1332 00c4 1B68     		ldr	r3, [r3]
 1333 00c6 03F00803 		and	r3, r3, #8
 1334              		.loc 1 1217 59
 1335 00ca 002B     		cmp	r3, #0
ARM GAS  /tmp/ccPVd4ih.s 			page 46


 1336 00cc 05D0     		beq	.L81
 1337              		.loc 1 1217 33 discriminator 1
 1338 00ce 844B     		ldr	r3, .L265
 1339 00d0 1B68     		ldr	r3, [r3]
 1340              		.loc 1 1217 59 discriminator 1
 1341 00d2 1B09     		lsrs	r3, r3, #4
 1342 00d4 03F00F03 		and	r3, r3, #15
 1343 00d8 05E0     		b	.L82
 1344              	.L81:
 1345              		.loc 1 1217 33 discriminator 2
 1346 00da 814B     		ldr	r3, .L265
 1347 00dc D3F89430 		ldr	r3, [r3, #148]
 1348              		.loc 1 1217 59 discriminator 2
 1349 00e0 1B0A     		lsrs	r3, r3, #8
 1350 00e2 03F00F03 		and	r3, r3, #15
 1351              	.L82:
 1352              		.loc 1 1217 16 discriminator 4
 1353 00e6 804A     		ldr	r2, .L265+8
 1354 00e8 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1355 00ec BB61     		str	r3, [r7, #24]
1218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1356              		.loc 1 1223 7 discriminator 4
 1357 00ee 1FE0     		b	.L84
 1358              	.L80:
1221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1359              		.loc 1 1221 16
 1360 00f0 0023     		movs	r3, #0
 1361 00f2 BB61     		str	r3, [r7, #24]
 1362              		.loc 1 1223 7
 1363 00f4 1CE0     		b	.L84
 1364              	.L79:
1224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:   /* HSI ? */
1225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 1365              		.loc 1 1225 10
 1366 00f6 7A4B     		ldr	r3, .L265
 1367 00f8 1B68     		ldr	r3, [r3]
 1368 00fa 03F48063 		and	r3, r3, #1024
 1369              		.loc 1 1225 9
 1370 00fe B3F5806F 		cmp	r3, #1024
 1371 0102 02D1     		bne	.L85
1226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSI_VALUE;
 1372              		.loc 1 1227 16
 1373 0104 794B     		ldr	r3, .L265+12
 1374 0106 BB61     		str	r3, [r7, #24]
1228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1375              		.loc 1 1233 7
ARM GAS  /tmp/ccPVd4ih.s 			page 47


 1376 0108 12E0     		b	.L84
 1377              	.L85:
1231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1378              		.loc 1 1231 16
 1379 010a 0023     		movs	r3, #0
 1380 010c BB61     		str	r3, [r7, #24]
 1381              		.loc 1 1233 7
 1382 010e 0FE0     		b	.L84
 1383              	.L76:
1234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:   /* HSE ? */
1235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 1384              		.loc 1 1235 10
 1385 0110 734B     		ldr	r3, .L265
 1386 0112 1B68     		ldr	r3, [r3]
 1387 0114 03F40033 		and	r3, r3, #131072
 1388              		.loc 1 1235 9
 1389 0118 B3F5003F 		cmp	r3, #131072
 1390 011c 02D1     		bne	.L87
1236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSE_VALUE;
 1391              		.loc 1 1237 16
 1392 011e 744B     		ldr	r3, .L265+16
 1393 0120 BB61     		str	r3, [r7, #24]
1238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1394              		.loc 1 1243 7
 1395 0122 05E0     		b	.L84
 1396              	.L87:
1241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1397              		.loc 1 1241 16
 1398 0124 0023     		movs	r3, #0
 1399 0126 BB61     		str	r3, [r7, #24]
 1400              		.loc 1 1243 7
 1401 0128 02E0     		b	.L84
 1402              	.L77:
1244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No source */
1246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = 0U;
 1403              		.loc 1 1246 14
 1404 012a 0023     		movs	r3, #0
 1405 012c BB61     		str	r3, [r7, #24]
1247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1406              		.loc 1 1247 7
 1407 012e 00BF     		nop
 1408              	.L84:
1248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClk)
 1409              		.loc 1 1250 5
 1410 0130 7B68     		ldr	r3, [r7, #4]
 1411 0132 B3F5002F 		cmp	r3, #524288
 1412 0136 00F0DD80 		beq	.L89
 1413 013a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccPVd4ih.s 			page 48


 1414 013c B3F5002F 		cmp	r3, #524288
 1415 0140 00F2B284 		bhi	.L224
 1416 0144 7B68     		ldr	r3, [r7, #4]
 1417 0146 B3F5802F 		cmp	r3, #262144
 1418 014a 00F0D380 		beq	.L89
 1419 014e 7B68     		ldr	r3, [r7, #4]
 1420 0150 B3F5802F 		cmp	r3, #262144
 1421 0154 00F2A884 		bhi	.L224
 1422 0158 7B68     		ldr	r3, [r7, #4]
 1423 015a B3F5803F 		cmp	r3, #65536
 1424 015e 00F04C83 		beq	.L91
 1425 0162 7B68     		ldr	r3, [r7, #4]
 1426 0164 B3F5803F 		cmp	r3, #65536
 1427 0168 00F29E84 		bhi	.L224
 1428 016c 7B68     		ldr	r3, [r7, #4]
 1429 016e B3F5004F 		cmp	r3, #32768
 1430 0172 00F06F84 		beq	.L92
 1431 0176 7B68     		ldr	r3, [r7, #4]
 1432 0178 B3F5004F 		cmp	r3, #32768
 1433 017c 00F29484 		bhi	.L224
 1434 0180 7B68     		ldr	r3, [r7, #4]
 1435 0182 B3F5804F 		cmp	r3, #16384
 1436 0186 00F0CD82 		beq	.L93
 1437 018a 7B68     		ldr	r3, [r7, #4]
 1438 018c B3F5804F 		cmp	r3, #16384
 1439 0190 00F28A84 		bhi	.L224
 1440 0194 7B68     		ldr	r3, [r7, #4]
 1441 0196 B3F5005F 		cmp	r3, #8192
 1442 019a 00F0AB80 		beq	.L89
 1443 019e 7B68     		ldr	r3, [r7, #4]
 1444 01a0 B3F5005F 		cmp	r3, #8192
 1445 01a4 00F28084 		bhi	.L224
 1446 01a8 7B68     		ldr	r3, [r7, #4]
 1447 01aa B3F5805F 		cmp	r3, #4096
 1448 01ae 00F08F80 		beq	.L94
 1449 01b2 7B68     		ldr	r3, [r7, #4]
 1450 01b4 B3F5805F 		cmp	r3, #4096
 1451 01b8 00F27684 		bhi	.L224
 1452 01bc 7B68     		ldr	r3, [r7, #4]
 1453 01be B3F5006F 		cmp	r3, #2048
 1454 01c2 7ED0     		beq	.L95
 1455 01c4 7B68     		ldr	r3, [r7, #4]
 1456 01c6 B3F5006F 		cmp	r3, #2048
 1457 01ca 00F26D84 		bhi	.L224
 1458 01ce 7B68     		ldr	r3, [r7, #4]
 1459 01d0 B3F5806F 		cmp	r3, #1024
 1460 01d4 00F0F483 		beq	.L96
 1461 01d8 7B68     		ldr	r3, [r7, #4]
 1462 01da B3F5806F 		cmp	r3, #1024
 1463 01de 00F26384 		bhi	.L224
 1464 01e2 7B68     		ldr	r3, [r7, #4]
 1465 01e4 B3F5007F 		cmp	r3, #512
 1466 01e8 00F0A083 		beq	.L97
 1467 01ec 7B68     		ldr	r3, [r7, #4]
 1468 01ee B3F5007F 		cmp	r3, #512
 1469 01f2 00F25984 		bhi	.L224
 1470 01f6 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccPVd4ih.s 			page 49


 1471 01f8 B3F5807F 		cmp	r3, #256
 1472 01fc 00F06A83 		beq	.L98
 1473 0200 7B68     		ldr	r3, [r7, #4]
 1474 0202 B3F5807F 		cmp	r3, #256
 1475 0206 00F24F84 		bhi	.L224
 1476 020a 7B68     		ldr	r3, [r7, #4]
 1477 020c 802B     		cmp	r3, #128
 1478 020e 00F03583 		beq	.L99
 1479 0212 7B68     		ldr	r3, [r7, #4]
 1480 0214 802B     		cmp	r3, #128
 1481 0216 00F24784 		bhi	.L224
 1482 021a 7B68     		ldr	r3, [r7, #4]
 1483 021c 202B     		cmp	r3, #32
 1484 021e 4BD8     		bhi	.L100
 1485 0220 7B68     		ldr	r3, [r7, #4]
 1486 0222 002B     		cmp	r3, #0
 1487 0224 00F04084 		beq	.L224
 1488 0228 7B68     		ldr	r3, [r7, #4]
 1489 022a 013B     		subs	r3, r3, #1
 1490 022c 1F2B     		cmp	r3, #31
 1491 022e 00F23B84 		bhi	.L224
 1492 0232 01A2     		adr	r2, .L102
 1493 0234 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1494              		.p2align 2
 1495              	.L102:
 1496 0238 21040000 		.word	.L107+1
 1497 023c 8F040000 		.word	.L106+1
 1498 0240 A90A0000 		.word	.L224+1
 1499 0244 23050000 		.word	.L105+1
 1500 0248 A90A0000 		.word	.L224+1
 1501 024c A90A0000 		.word	.L224+1
 1502 0250 A90A0000 		.word	.L224+1
 1503 0254 A9050000 		.word	.L104+1
 1504 0258 A90A0000 		.word	.L224+1
 1505 025c A90A0000 		.word	.L224+1
 1506 0260 A90A0000 		.word	.L224+1
 1507 0264 A90A0000 		.word	.L224+1
 1508 0268 A90A0000 		.word	.L224+1
 1509 026c A90A0000 		.word	.L224+1
 1510 0270 A90A0000 		.word	.L224+1
 1511 0274 21060000 		.word	.L103+1
 1512 0278 A90A0000 		.word	.L224+1
 1513 027c A90A0000 		.word	.L224+1
 1514 0280 A90A0000 		.word	.L224+1
 1515 0284 A90A0000 		.word	.L224+1
 1516 0288 A90A0000 		.word	.L224+1
 1517 028c A90A0000 		.word	.L224+1
 1518 0290 A90A0000 		.word	.L224+1
 1519 0294 A90A0000 		.word	.L224+1
 1520 0298 A90A0000 		.word	.L224+1
 1521 029c A90A0000 		.word	.L224+1
 1522 02a0 A90A0000 		.word	.L224+1
 1523 02a4 A90A0000 		.word	.L224+1
 1524 02a8 A90A0000 		.word	.L224+1
 1525 02ac A90A0000 		.word	.L224+1
 1526 02b0 A90A0000 		.word	.L224+1
 1527 02b4 A3060000 		.word	.L101+1
ARM GAS  /tmp/ccPVd4ih.s 			page 50


 1528              		.p2align 1
 1529              	.L100:
 1530 02b8 7B68     		ldr	r3, [r7, #4]
 1531 02ba 402B     		cmp	r3, #64
 1532 02bc 00F0B282 		beq	.L108
1251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
1255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI2:
1263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
1264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
1271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
1275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && !defined(RCC_CCIPR2_SDMMCSEL)
1277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && !RCC_CCIPR2_SDMMCSEL */
1281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
1294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
1299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
ARM GAS  /tmp/ccPVd4ih.s 			page 51


1303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
1317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLSAI1N / PLLM */
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_
1323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
1328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
1335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
1347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
1351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLN / PLLM */
1353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
1356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
1357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
ARM GAS  /tmp/ccPVd4ih.s 			page 52


1360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
1366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / pllp);
1369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else  /* 48MHz from PLL "Q" or MSI or PLLSAI1Q or HSI48 */
1373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL "Q" ? */
1386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
1391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
1394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
1395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
1406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
1407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_
1408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccPVd4ih.s 			page 53


1417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && RCC_CCIPR2_SDMMCSEL */
1425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
1427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
1429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
1430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_PCLK2:
1434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
1437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
1440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
1446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
1460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
1462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
1463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_PCLK1:
1467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
1470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
1473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
ARM GAS  /tmp/ccPVd4ih.s 			page 54


1474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
1479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
1493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
1495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART3 source */
1497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART3_SOURCE();
1498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1500:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1501:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_PCLK1:
1502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1504:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
1505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1507:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
1508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1509:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1511:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1513:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
1514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1517:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1519:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1520:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1522:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1523:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1524:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1525:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1526:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1527:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
1528:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1529:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
1530:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 55


1531:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
1532:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1533:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART4 source */
1534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART4_SOURCE();
1535:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1536:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1537:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1538:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_PCLK1:
1539:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1540:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1541:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
1542:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1543:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1544:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
1545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1546:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1547:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1548:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1550:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
1551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1553:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1554:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1556:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1557:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1559:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1560:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1561:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1562:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1563:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1564:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
1565:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
1567:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1568:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
1569:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1570:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART5 source */
1571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART5_SOURCE();
1572:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1573:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1574:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1575:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_PCLK1:
1576:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1577:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1578:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
1579:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1580:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1581:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
1582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1583:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1584:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1585:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1587:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
ARM GAS  /tmp/ccPVd4ih.s 			page 56


1588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1589:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1590:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1591:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1593:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1594:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1596:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1597:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1598:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1599:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1600:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1601:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
1602:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1603:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
1604:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1605:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
1606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
1607:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1608:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1609:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1610:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_PCLK1:
1611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1612:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1613:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
1614:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1616:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
1617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1618:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1619:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1620:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1622:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
1623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1624:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1625:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1626:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1628:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1629:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1632:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1633:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1634:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1635:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1636:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
1637:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
1639:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1640:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1641:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1642:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_SYSCLK:
1643:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1644:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccPVd4ih.s 			page 57


1645:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1646:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI1:
1647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
1648:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N
1650:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1651:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1652:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1653:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> R
1654:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1655:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLSAI1N / PLLM */
1656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1657:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1658:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC1CLK) = f(VCOSAI1 input) / PLLSAI1R */
1659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PL
1660:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1662:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1663:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
1664:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI2:
1665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
1666:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N
1668:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
1669:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
1670:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2 Source) * PLLSAI2N / PLLSAI2M */
1671:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> R
1672:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1673:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLSAI2N / PLLM */
1674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1675:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1676:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC2CLK) = f(VCOSAI2 input) / PLLSAI2R */
1677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PL
1678:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1680:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
1681:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1682:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1684:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1685:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1686:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1687:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1688:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1689:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1690:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1691:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1:
1692:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1693:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 source */
1694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
1695:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
1697:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1698:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1699:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1700:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1701:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccPVd4ih.s 			page 58


1702:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1703:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1704:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1706:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1707:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1708:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1709:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1710:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1AUDIO:
1711:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1712:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 audio source */
1713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1714:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1715:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1716:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1717:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_SAI1:
1718:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1719:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1720:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_MSI:
1721:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1722:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1723:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1724:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1725:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1726:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1727:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_HSI:
1728:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1729:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1730:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1731:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1732:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1733:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1734:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1735:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1736:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1737:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1738:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1739:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1740:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1741:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1742:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1743:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1744:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1745:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
1746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1747:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
1748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1749:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1750:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1751:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1752:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_PCLK1:
1753:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1754:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1755:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
1756:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1757:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1758:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
ARM GAS  /tmp/ccPVd4ih.s 			page 59


1759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1760:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1761:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1762:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1764:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1765:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1767:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1768:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1769:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1770:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1771:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1772:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1773:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1774:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
1775:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1776:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C2 source */
1777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1778:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1779:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1780:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1781:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_PCLK1:
1782:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1783:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1784:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
1785:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1786:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1787:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
1788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1789:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1791:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1793:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1794:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1796:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1797:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1798:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1799:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1800:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1801:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1802:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1803:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
1804:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1805:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C3 source */
1806:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1807:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1808:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1809:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1810:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_PCLK1:
1811:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1812:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1813:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
1814:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1815:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccPVd4ih.s 			page 60


1816:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
1817:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1818:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1819:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1820:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1821:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1822:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1823:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1824:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1825:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1826:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1827:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1828:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1829:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1830:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
1831:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1832:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C4:
1833:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1834:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C4 source */
1835:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C4_SOURCE();
1836:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1837:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1838:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1839:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_PCLK1:
1840:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1841:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1842:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
1843:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1844:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1845:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
1846:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1847:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1848:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1849:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1850:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1851:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1852:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1853:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1854:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1855:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1856:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1857:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1858:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1859:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1860:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1861:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
1862:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1863:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
1864:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1865:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1866:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1867:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1868:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_PCLK1:
1869:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1870:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1871:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
1872:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
ARM GAS  /tmp/ccPVd4ih.s 			page 61


1873:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1874:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1875:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1876:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1877:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE/128U;
1878:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1879:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
1880:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1881:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1882:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE;
1883:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1884:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1885:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1886:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
1887:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1888:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1889:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1890:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1891:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1892:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
1893:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1894:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1895:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1896:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1897:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1898:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1899:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1900:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1901:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1902:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1903:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1904:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1905:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1906:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM2:
1907:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1908:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
1909:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1910:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1911:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1912:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1913:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_PCLK1:
1914:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1915:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1916:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
1917:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1918:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1919:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1920:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1921:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1922:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE/128U;
1923:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1924:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
1925:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1926:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1927:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE;
1928:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1929:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccPVd4ih.s 			page 62


1930:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1931:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
1932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1933:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1934:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1935:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1936:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1937:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
1938:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1939:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1940:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1941:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1942:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1943:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1944:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1945:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1946:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1947:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1948:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1949:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1950:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1951:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1952:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1953:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SWPMI1:
1954:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1955:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current SWPMI1 source */
1956:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
1957:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1958:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1959:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1960:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_PCLK1:
1961:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1962:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1963:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
1964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1965:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1966:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1967:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1969:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1970:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1971:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1972:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1973:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1974:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1975:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1976:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1977:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1978:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1979:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1980:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1981:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_OSPI:
1982:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1983:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current OctoSPI clock source */
1984:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_OSPI_SOURCE();
1985:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1986:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
ARM GAS  /tmp/ccPVd4ih.s 			page 63


1987:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1988:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_SYSCLK:
1989:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1990:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1991:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_MSI:
1992:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1993:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1994:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1995:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1996:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1997:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1998:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_PLL:
1999:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
2000:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
2001:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
2002:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
2003:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
2004:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
2005:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
2006:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
2007:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
2008:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
2009:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
2010:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2011:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
2012:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
2013:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2014:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2015:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2016:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2017:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2018:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2019:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
2020:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2021:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2022:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1533              		.loc 1 2022 7
 1534 02c0 F2E3     		b	.L224
 1535              	.L95:
1255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1536              		.loc 1 1255 19
 1537 02c2 B969     		ldr	r1, [r7, #24]
 1538 02c4 4FF40060 		mov	r0, #2048
 1539 02c8 FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1540 02cc F861     		str	r0, [r7, #28]
1256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1541              		.loc 1 1256 7
 1542 02ce ECE3     		b	.L75
 1543              	.L94:
1263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1544              		.loc 1 1263 19
 1545 02d0 B969     		ldr	r1, [r7, #24]
 1546 02d2 4FF48050 		mov	r0, #4096
 1547 02d6 FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1548 02da F861     		str	r0, [r7, #28]
1264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1549              		.loc 1 1264 7
ARM GAS  /tmp/ccPVd4ih.s 			page 64


 1550 02dc E5E3     		b	.L75
 1551              	.L266:
 1552 02de 00BF     		.align	2
 1553              	.L265:
 1554 02e0 00100240 		.word	1073876992
 1555 02e4 90D00300 		.word	250000
 1556 02e8 00000000 		.word	MSIRangeTable
 1557 02ec 0024F400 		.word	16000000
 1558 02f0 00127A00 		.word	8000000
 1559              	.L89:
1282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1560              		.loc 1 1282 18
 1561 02f4 A94B     		ldr	r3, .L267
 1562 02f6 D3F88830 		ldr	r3, [r3, #136]
1282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1563              		.loc 1 1282 16
 1564 02fa 03F04063 		and	r3, r3, #201326592
 1565 02fe 3B61     		str	r3, [r7, #16]
 1566 0300 3B69     		ldr	r3, [r7, #16]
 1567 0302 B3F1406F 		cmp	r3, #201326592
 1568 0306 0CD0     		beq	.L109
 1569 0308 3B69     		ldr	r3, [r7, #16]
 1570 030a B3F1406F 		cmp	r3, #201326592
 1571 030e 7FD8     		bhi	.L225
 1572 0310 3B69     		ldr	r3, [r7, #16]
 1573 0312 B3F1806F 		cmp	r3, #67108864
 1574 0316 4ED0     		beq	.L111
 1575 0318 3B69     		ldr	r3, [r7, #16]
 1576 031a B3F1006F 		cmp	r3, #134217728
 1577 031e 1DD0     		beq	.L112
1337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 1578              		.loc 1 1337 11
 1579 0320 76E0     		b	.L225
 1580              	.L109:
1287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1581              		.loc 1 1287 14
 1582 0322 9E4B     		ldr	r3, .L267
 1583 0324 1B68     		ldr	r3, [r3]
 1584 0326 03F00203 		and	r3, r3, #2
1287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1585              		.loc 1 1287 13
 1586 032a 022B     		cmp	r3, #2
 1587 032c 72D1     		bne	.L226
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1588              		.loc 1 1290 40
 1589 032e 9B4B     		ldr	r3, .L267
 1590 0330 1B68     		ldr	r3, [r3]
 1591 0332 03F00803 		and	r3, r3, #8
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1592              		.loc 1 1290 66
 1593 0336 002B     		cmp	r3, #0
 1594 0338 05D0     		beq	.L114
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1595              		.loc 1 1290 40 discriminator 1
 1596 033a 984B     		ldr	r3, .L267
 1597 033c 1B68     		ldr	r3, [r3]
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccPVd4ih.s 			page 65


 1598              		.loc 1 1290 66 discriminator 1
 1599 033e 1B09     		lsrs	r3, r3, #4
 1600 0340 03F00F03 		and	r3, r3, #15
 1601 0344 05E0     		b	.L115
 1602              	.L114:
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1603              		.loc 1 1290 40 discriminator 2
 1604 0346 954B     		ldr	r3, .L267
 1605 0348 D3F89430 		ldr	r3, [r3, #148]
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1606              		.loc 1 1290 66 discriminator 2
 1607 034c 1B0A     		lsrs	r3, r3, #8
 1608 034e 03F00F03 		and	r3, r3, #15
 1609              	.L115:
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1610              		.loc 1 1290 23 discriminator 4
 1611 0352 934A     		ldr	r2, .L267+4
 1612 0354 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1613 0358 FB61     		str	r3, [r7, #28]
1292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
 1614              		.loc 1 1292 11 discriminator 4
 1615 035a 5BE0     		b	.L226
 1616              	.L112:
1294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1617              		.loc 1 1294 14
 1618 035c 8F4B     		ldr	r3, .L267
 1619 035e 1B68     		ldr	r3, [r3]
 1620 0360 03F00073 		and	r3, r3, #33554432
1294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1621              		.loc 1 1294 13
 1622 0364 B3F1007F 		cmp	r3, #33554432
 1623 0368 56D1     		bne	.L227
1296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1624              		.loc 1 1296 16
 1625 036a 8C4B     		ldr	r3, .L267
 1626 036c DB68     		ldr	r3, [r3, #12]
 1627 036e 03F48013 		and	r3, r3, #1048576
1296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1628              		.loc 1 1296 15
 1629 0372 B3F5801F 		cmp	r3, #1048576
 1630 0376 4FD1     		bne	.L227
1299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1631              		.loc 1 1299 22
 1632 0378 884B     		ldr	r3, .L267
 1633 037a DB68     		ldr	r3, [r3, #12]
1299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1634              		.loc 1 1299 63
 1635 037c 1B0A     		lsrs	r3, r3, #8
1299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1636              		.loc 1 1299 20
 1637 037e 03F07F03 		and	r3, r3, #127
 1638 0382 FB60     		str	r3, [r7, #12]
1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1639              		.loc 1 1300 33
 1640 0384 BB69     		ldr	r3, [r7, #24]
 1641 0386 FA68     		ldr	r2, [r7, #12]
 1642 0388 03FB02F2 		mul	r2, r3, r2
ARM GAS  /tmp/ccPVd4ih.s 			page 66


1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1643              		.loc 1 1300 45
 1644 038c 834B     		ldr	r3, .L267
 1645 038e DB68     		ldr	r3, [r3, #12]
1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1646              		.loc 1 1300 86
 1647 0390 1B09     		lsrs	r3, r3, #4
 1648 0392 03F00703 		and	r3, r3, #7
1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1649              		.loc 1 1300 111
 1650 0396 0133     		adds	r3, r3, #1
1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1651              		.loc 1 1300 22
 1652 0398 B2FBF3F3 		udiv	r3, r2, r3
 1653 039c BB61     		str	r3, [r7, #24]
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1654              		.loc 1 1302 40
 1655 039e 7F4B     		ldr	r3, .L267
 1656 03a0 DB68     		ldr	r3, [r3, #12]
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1657              		.loc 1 1302 81
 1658 03a2 5B0D     		lsrs	r3, r3, #21
 1659 03a4 03F00303 		and	r3, r3, #3
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1660              		.loc 1 1302 106
 1661 03a8 0133     		adds	r3, r3, #1
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1662              		.loc 1 1302 112
 1663 03aa 5B00     		lsls	r3, r3, #1
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1664              		.loc 1 1302 25
 1665 03ac BA69     		ldr	r2, [r7, #24]
 1666 03ae B2FBF3F3 		udiv	r3, r2, r3
 1667 03b2 FB61     		str	r3, [r7, #28]
1305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 1668              		.loc 1 1305 11
 1669 03b4 30E0     		b	.L227
 1670              	.L111:
1308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1671              		.loc 1 1308 14
 1672 03b6 794B     		ldr	r3, .L267
 1673 03b8 1B68     		ldr	r3, [r3]
 1674 03ba 03F00063 		and	r3, r3, #134217728
1308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1675              		.loc 1 1308 13
 1676 03be B3F1006F 		cmp	r3, #134217728
 1677 03c2 2BD1     		bne	.L228
1310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1678              		.loc 1 1310 16
 1679 03c4 754B     		ldr	r3, .L267
 1680 03c6 1B69     		ldr	r3, [r3, #16]
 1681 03c8 03F48013 		and	r3, r3, #1048576
1310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1682              		.loc 1 1310 15
 1683 03cc B3F5801F 		cmp	r3, #1048576
 1684 03d0 24D1     		bne	.L228
1312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
ARM GAS  /tmp/ccPVd4ih.s 			page 67


 1685              		.loc 1 1312 22
 1686 03d2 724B     		ldr	r3, .L267
 1687 03d4 1B69     		ldr	r3, [r3, #16]
1312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1688              		.loc 1 1312 75
 1689 03d6 1B0A     		lsrs	r3, r3, #8
1312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1690              		.loc 1 1312 20
 1691 03d8 03F07F03 		and	r3, r3, #127
 1692 03dc FB60     		str	r3, [r7, #12]
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1693              		.loc 1 1319 33
 1694 03de BB69     		ldr	r3, [r7, #24]
 1695 03e0 FA68     		ldr	r2, [r7, #12]
 1696 03e2 03FB02F2 		mul	r2, r3, r2
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1697              		.loc 1 1319 45
 1698 03e6 6D4B     		ldr	r3, .L267
 1699 03e8 DB68     		ldr	r3, [r3, #12]
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1700              		.loc 1 1319 86
 1701 03ea 1B09     		lsrs	r3, r3, #4
 1702 03ec 03F00703 		and	r3, r3, #7
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1703              		.loc 1 1319 111
 1704 03f0 0133     		adds	r3, r3, #1
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1705              		.loc 1 1319 22
 1706 03f2 B2FBF3F3 		udiv	r3, r2, r3
 1707 03f6 BB61     		str	r3, [r7, #24]
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1708              		.loc 1 1322 40
 1709 03f8 684B     		ldr	r3, .L267
 1710 03fa 1B69     		ldr	r3, [r3, #16]
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1711              		.loc 1 1322 93
 1712 03fc 5B0D     		lsrs	r3, r3, #21
 1713 03fe 03F00303 		and	r3, r3, #3
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1714              		.loc 1 1322 126
 1715 0402 0133     		adds	r3, r3, #1
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1716              		.loc 1 1322 132
 1717 0404 5B00     		lsls	r3, r3, #1
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1718              		.loc 1 1322 25
 1719 0406 BA69     		ldr	r2, [r7, #24]
 1720 0408 B2FBF3F3 		udiv	r3, r2, r3
 1721 040c FB61     		str	r3, [r7, #28]
1325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 1722              		.loc 1 1325 11
 1723 040e 05E0     		b	.L228
 1724              	.L225:
1337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 1725              		.loc 1 1337 11
 1726 0410 00BF     		nop
 1727 0412 4AE3     		b	.L75
ARM GAS  /tmp/ccPVd4ih.s 			page 68


 1728              	.L226:
1292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
 1729              		.loc 1 1292 11
 1730 0414 00BF     		nop
 1731 0416 48E3     		b	.L75
 1732              	.L227:
1305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 1733              		.loc 1 1305 11
 1734 0418 00BF     		nop
 1735 041a 46E3     		b	.L75
 1736              	.L228:
1325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 1737              		.loc 1 1325 11
 1738 041c 00BF     		nop
1339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1739              		.loc 1 1339 9
 1740 041e 44E3     		b	.L75
 1741              	.L107:
1429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1742              		.loc 1 1429 18
 1743 0420 5E4B     		ldr	r3, .L267
 1744 0422 D3F88830 		ldr	r3, [r3, #136]
1429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1745              		.loc 1 1429 16
 1746 0426 03F00303 		and	r3, r3, #3
 1747 042a 3B61     		str	r3, [r7, #16]
 1748 042c 3B69     		ldr	r3, [r7, #16]
 1749 042e 032B     		cmp	r3, #3
 1750 0430 27D8     		bhi	.L229
 1751 0432 01A2     		adr	r2, .L121
 1752 0434 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1753              		.p2align 2
 1754              	.L121:
 1755 0438 49040000 		.word	.L124+1
 1756 043c 51040000 		.word	.L123+1
 1757 0440 59040000 		.word	.L122+1
 1758 0444 6D040000 		.word	.L120+1
 1759              		.p2align 1
 1760              	.L124:
1434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1761              		.loc 1 1434 23
 1762 0448 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 1763 044c F861     		str	r0, [r7, #28]
1435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
 1764              		.loc 1 1435 11
 1765 044e 1DE0     		b	.L125
 1766              	.L123:
1437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1767              		.loc 1 1437 23
 1768 0450 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1769 0454 F861     		str	r0, [r7, #28]
1438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
 1770              		.loc 1 1438 11
 1771 0456 19E0     		b	.L125
 1772              	.L122:
1440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1773              		.loc 1 1440 14
ARM GAS  /tmp/ccPVd4ih.s 			page 69


 1774 0458 504B     		ldr	r3, .L267
 1775 045a 1B68     		ldr	r3, [r3]
 1776 045c 03F48063 		and	r3, r3, #1024
1440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1777              		.loc 1 1440 13
 1778 0460 B3F5806F 		cmp	r3, #1024
 1779 0464 0FD1     		bne	.L230
1442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1780              		.loc 1 1442 23
 1781 0466 4F4B     		ldr	r3, .L267+8
 1782 0468 FB61     		str	r3, [r7, #28]
1444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
 1783              		.loc 1 1444 11
 1784 046a 0CE0     		b	.L230
 1785              	.L120:
1446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1786              		.loc 1 1446 14
 1787 046c 4B4B     		ldr	r3, .L267
 1788 046e D3F89030 		ldr	r3, [r3, #144]
 1789 0472 03F00203 		and	r3, r3, #2
1446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1790              		.loc 1 1446 13
 1791 0476 022B     		cmp	r3, #2
 1792 0478 07D1     		bne	.L231
1448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1793              		.loc 1 1448 23
 1794 047a 4FF40043 		mov	r3, #32768
 1795 047e FB61     		str	r3, [r7, #28]
1450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1796              		.loc 1 1450 11
 1797 0480 03E0     		b	.L231
 1798              	.L229:
1453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1799              		.loc 1 1453 11
 1800 0482 00BF     		nop
 1801 0484 11E3     		b	.L75
 1802              	.L230:
1444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
 1803              		.loc 1 1444 11
 1804 0486 00BF     		nop
 1805 0488 0FE3     		b	.L75
 1806              	.L231:
1450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1807              		.loc 1 1450 11
 1808 048a 00BF     		nop
 1809              	.L125:
1456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1810              		.loc 1 1456 9
 1811 048c 0DE3     		b	.L75
 1812              	.L106:
1462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1813              		.loc 1 1462 18
 1814 048e 434B     		ldr	r3, .L267
 1815 0490 D3F88830 		ldr	r3, [r3, #136]
1462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1816              		.loc 1 1462 16
 1817 0494 03F00C03 		and	r3, r3, #12
ARM GAS  /tmp/ccPVd4ih.s 			page 70


 1818 0498 3B61     		str	r3, [r7, #16]
 1819 049a 3B69     		ldr	r3, [r7, #16]
 1820 049c 0C2B     		cmp	r3, #12
 1821 049e 3AD8     		bhi	.L232
 1822 04a0 01A2     		adr	r2, .L130
 1823 04a2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1824 04a6 00BF     		.p2align 2
 1825              	.L130:
 1826 04a8 DD040000 		.word	.L133+1
 1827 04ac 17050000 		.word	.L232+1
 1828 04b0 17050000 		.word	.L232+1
 1829 04b4 17050000 		.word	.L232+1
 1830 04b8 E5040000 		.word	.L132+1
 1831 04bc 17050000 		.word	.L232+1
 1832 04c0 17050000 		.word	.L232+1
 1833 04c4 17050000 		.word	.L232+1
 1834 04c8 ED040000 		.word	.L131+1
 1835 04cc 17050000 		.word	.L232+1
 1836 04d0 17050000 		.word	.L232+1
 1837 04d4 17050000 		.word	.L232+1
 1838 04d8 01050000 		.word	.L129+1
 1839              		.p2align 1
 1840              	.L133:
1467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1841              		.loc 1 1467 23
 1842 04dc FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1843 04e0 F861     		str	r0, [r7, #28]
1468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
 1844              		.loc 1 1468 11
 1845 04e2 1DE0     		b	.L134
 1846              	.L132:
1470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1847              		.loc 1 1470 23
 1848 04e4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1849 04e8 F861     		str	r0, [r7, #28]
1471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
 1850              		.loc 1 1471 11
 1851 04ea 19E0     		b	.L134
 1852              	.L131:
1473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1853              		.loc 1 1473 14
 1854 04ec 2B4B     		ldr	r3, .L267
 1855 04ee 1B68     		ldr	r3, [r3]
 1856 04f0 03F48063 		and	r3, r3, #1024
1473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1857              		.loc 1 1473 13
 1858 04f4 B3F5806F 		cmp	r3, #1024
 1859 04f8 0FD1     		bne	.L233
1475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1860              		.loc 1 1475 23
 1861 04fa 2A4B     		ldr	r3, .L267+8
 1862 04fc FB61     		str	r3, [r7, #28]
1477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
 1863              		.loc 1 1477 11
 1864 04fe 0CE0     		b	.L233
 1865              	.L129:
1479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccPVd4ih.s 			page 71


 1866              		.loc 1 1479 14
 1867 0500 264B     		ldr	r3, .L267
 1868 0502 D3F89030 		ldr	r3, [r3, #144]
 1869 0506 03F00203 		and	r3, r3, #2
1479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1870              		.loc 1 1479 13
 1871 050a 022B     		cmp	r3, #2
 1872 050c 07D1     		bne	.L234
1481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1873              		.loc 1 1481 23
 1874 050e 4FF40043 		mov	r3, #32768
 1875 0512 FB61     		str	r3, [r7, #28]
1483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1876              		.loc 1 1483 11
 1877 0514 03E0     		b	.L234
 1878              	.L232:
1486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1879              		.loc 1 1486 11
 1880 0516 00BF     		nop
 1881 0518 C7E2     		b	.L75
 1882              	.L233:
1477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
 1883              		.loc 1 1477 11
 1884 051a 00BF     		nop
 1885 051c C5E2     		b	.L75
 1886              	.L234:
1483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1887              		.loc 1 1483 11
 1888 051e 00BF     		nop
 1889              	.L134:
1489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1890              		.loc 1 1489 9
 1891 0520 C3E2     		b	.L75
 1892              	.L105:
1497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1893              		.loc 1 1497 18
 1894 0522 1E4B     		ldr	r3, .L267
 1895 0524 D3F88830 		ldr	r3, [r3, #136]
1497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1896              		.loc 1 1497 16
 1897 0528 03F03003 		and	r3, r3, #48
 1898 052c 3B61     		str	r3, [r7, #16]
 1899 052e 3B69     		ldr	r3, [r7, #16]
 1900 0530 302B     		cmp	r3, #48
 1901 0532 21D0     		beq	.L137
 1902 0534 3B69     		ldr	r3, [r7, #16]
 1903 0536 302B     		cmp	r3, #48
 1904 0538 29D8     		bhi	.L235
 1905 053a 3B69     		ldr	r3, [r7, #16]
 1906 053c 202B     		cmp	r3, #32
 1907 053e 11D0     		beq	.L139
 1908 0540 3B69     		ldr	r3, [r7, #16]
 1909 0542 202B     		cmp	r3, #32
 1910 0544 23D8     		bhi	.L235
 1911 0546 3B69     		ldr	r3, [r7, #16]
 1912 0548 002B     		cmp	r3, #0
 1913 054a 03D0     		beq	.L140
ARM GAS  /tmp/ccPVd4ih.s 			page 72


 1914 054c 3B69     		ldr	r3, [r7, #16]
 1915 054e 102B     		cmp	r3, #16
 1916 0550 04D0     		beq	.L141
1521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1917              		.loc 1 1521 11
 1918 0552 1CE0     		b	.L235
 1919              	.L140:
1502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1920              		.loc 1 1502 23
 1921 0554 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1922 0558 F861     		str	r0, [r7, #28]
1503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
 1923              		.loc 1 1503 11
 1924 055a 1DE0     		b	.L142
 1925              	.L141:
1505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1926              		.loc 1 1505 23
 1927 055c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1928 0560 F861     		str	r0, [r7, #28]
1506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
 1929              		.loc 1 1506 11
 1930 0562 19E0     		b	.L142
 1931              	.L139:
1508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1932              		.loc 1 1508 14
 1933 0564 0D4B     		ldr	r3, .L267
 1934 0566 1B68     		ldr	r3, [r3]
 1935 0568 03F48063 		and	r3, r3, #1024
1508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1936              		.loc 1 1508 13
 1937 056c B3F5806F 		cmp	r3, #1024
 1938 0570 0FD1     		bne	.L236
1510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1939              		.loc 1 1510 23
 1940 0572 0C4B     		ldr	r3, .L267+8
 1941 0574 FB61     		str	r3, [r7, #28]
1512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
 1942              		.loc 1 1512 11
 1943 0576 0CE0     		b	.L236
 1944              	.L137:
1514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1945              		.loc 1 1514 14
 1946 0578 084B     		ldr	r3, .L267
 1947 057a D3F89030 		ldr	r3, [r3, #144]
 1948 057e 03F00203 		and	r3, r3, #2
1514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1949              		.loc 1 1514 13
 1950 0582 022B     		cmp	r3, #2
 1951 0584 07D1     		bne	.L237
1516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1952              		.loc 1 1516 23
 1953 0586 4FF40043 		mov	r3, #32768
 1954 058a FB61     		str	r3, [r7, #28]
1518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1955              		.loc 1 1518 11
 1956 058c 03E0     		b	.L237
 1957              	.L235:
ARM GAS  /tmp/ccPVd4ih.s 			page 73


1521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1958              		.loc 1 1521 11
 1959 058e 00BF     		nop
 1960 0590 8BE2     		b	.L75
 1961              	.L236:
1512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
 1962              		.loc 1 1512 11
 1963 0592 00BF     		nop
 1964 0594 89E2     		b	.L75
 1965              	.L237:
1518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1966              		.loc 1 1518 11
 1967 0596 00BF     		nop
 1968              	.L142:
1524:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1969              		.loc 1 1524 9
 1970 0598 87E2     		b	.L75
 1971              	.L268:
 1972 059a 00BF     		.align	2
 1973              	.L267:
 1974 059c 00100240 		.word	1073876992
 1975 05a0 00000000 		.word	MSIRangeTable
 1976 05a4 0024F400 		.word	16000000
 1977              	.L104:
1534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1978              		.loc 1 1534 18
 1979 05a8 9C4B     		ldr	r3, .L269
 1980 05aa D3F88830 		ldr	r3, [r3, #136]
1534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1981              		.loc 1 1534 16
 1982 05ae 03F0C003 		and	r3, r3, #192
 1983 05b2 3B61     		str	r3, [r7, #16]
 1984 05b4 3B69     		ldr	r3, [r7, #16]
 1985 05b6 C02B     		cmp	r3, #192
 1986 05b8 21D0     		beq	.L145
 1987 05ba 3B69     		ldr	r3, [r7, #16]
 1988 05bc C02B     		cmp	r3, #192
 1989 05be 29D8     		bhi	.L238
 1990 05c0 3B69     		ldr	r3, [r7, #16]
 1991 05c2 802B     		cmp	r3, #128
 1992 05c4 11D0     		beq	.L147
 1993 05c6 3B69     		ldr	r3, [r7, #16]
 1994 05c8 802B     		cmp	r3, #128
 1995 05ca 23D8     		bhi	.L238
 1996 05cc 3B69     		ldr	r3, [r7, #16]
 1997 05ce 002B     		cmp	r3, #0
 1998 05d0 03D0     		beq	.L148
 1999 05d2 3B69     		ldr	r3, [r7, #16]
 2000 05d4 402B     		cmp	r3, #64
 2001 05d6 04D0     		beq	.L149
1558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2002              		.loc 1 1558 11
 2003 05d8 1CE0     		b	.L238
 2004              	.L148:
1539:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2005              		.loc 1 1539 23
 2006 05da FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
ARM GAS  /tmp/ccPVd4ih.s 			page 74


 2007 05de F861     		str	r0, [r7, #28]
1540:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
 2008              		.loc 1 1540 11
 2009 05e0 1DE0     		b	.L150
 2010              	.L149:
1542:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2011              		.loc 1 1542 23
 2012 05e2 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2013 05e6 F861     		str	r0, [r7, #28]
1543:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
 2014              		.loc 1 1543 11
 2015 05e8 19E0     		b	.L150
 2016              	.L147:
1545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2017              		.loc 1 1545 14
 2018 05ea 8C4B     		ldr	r3, .L269
 2019 05ec 1B68     		ldr	r3, [r3]
 2020 05ee 03F48063 		and	r3, r3, #1024
1545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2021              		.loc 1 1545 13
 2022 05f2 B3F5806F 		cmp	r3, #1024
 2023 05f6 0FD1     		bne	.L239
1547:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2024              		.loc 1 1547 23
 2025 05f8 894B     		ldr	r3, .L269+4
 2026 05fa FB61     		str	r3, [r7, #28]
1549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
 2027              		.loc 1 1549 11
 2028 05fc 0CE0     		b	.L239
 2029              	.L145:
1551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2030              		.loc 1 1551 14
 2031 05fe 874B     		ldr	r3, .L269
 2032 0600 D3F89030 		ldr	r3, [r3, #144]
 2033 0604 03F00203 		and	r3, r3, #2
1551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2034              		.loc 1 1551 13
 2035 0608 022B     		cmp	r3, #2
 2036 060a 07D1     		bne	.L240
1553:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2037              		.loc 1 1553 23
 2038 060c 4FF40043 		mov	r3, #32768
 2039 0610 FB61     		str	r3, [r7, #28]
1555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2040              		.loc 1 1555 11
 2041 0612 03E0     		b	.L240
 2042              	.L238:
1558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2043              		.loc 1 1558 11
 2044 0614 00BF     		nop
 2045 0616 48E2     		b	.L75
 2046              	.L239:
1549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
 2047              		.loc 1 1549 11
 2048 0618 00BF     		nop
 2049 061a 46E2     		b	.L75
 2050              	.L240:
ARM GAS  /tmp/ccPVd4ih.s 			page 75


1555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2051              		.loc 1 1555 11
 2052 061c 00BF     		nop
 2053              	.L150:
1561:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2054              		.loc 1 1561 9
 2055 061e 44E2     		b	.L75
 2056              	.L103:
1571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2057              		.loc 1 1571 18
 2058 0620 7E4B     		ldr	r3, .L269
 2059 0622 D3F88830 		ldr	r3, [r3, #136]
1571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2060              		.loc 1 1571 16
 2061 0626 03F44073 		and	r3, r3, #768
 2062 062a 3B61     		str	r3, [r7, #16]
 2063 062c 3B69     		ldr	r3, [r7, #16]
 2064 062e B3F5407F 		cmp	r3, #768
 2065 0632 25D0     		beq	.L153
 2066 0634 3B69     		ldr	r3, [r7, #16]
 2067 0636 B3F5407F 		cmp	r3, #768
 2068 063a 2CD8     		bhi	.L241
 2069 063c 3B69     		ldr	r3, [r7, #16]
 2070 063e B3F5007F 		cmp	r3, #512
 2071 0642 13D0     		beq	.L155
 2072 0644 3B69     		ldr	r3, [r7, #16]
 2073 0646 B3F5007F 		cmp	r3, #512
 2074 064a 24D8     		bhi	.L241
 2075 064c 3B69     		ldr	r3, [r7, #16]
 2076 064e 002B     		cmp	r3, #0
 2077 0650 04D0     		beq	.L156
 2078 0652 3B69     		ldr	r3, [r7, #16]
 2079 0654 B3F5807F 		cmp	r3, #256
 2080 0658 04D0     		beq	.L157
1595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2081              		.loc 1 1595 11
 2082 065a 1CE0     		b	.L241
 2083              	.L156:
1576:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2084              		.loc 1 1576 23
 2085 065c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2086 0660 F861     		str	r0, [r7, #28]
1577:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
 2087              		.loc 1 1577 11
 2088 0662 1DE0     		b	.L158
 2089              	.L157:
1579:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2090              		.loc 1 1579 23
 2091 0664 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2092 0668 F861     		str	r0, [r7, #28]
1580:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
 2093              		.loc 1 1580 11
 2094 066a 19E0     		b	.L158
 2095              	.L155:
1582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2096              		.loc 1 1582 14
 2097 066c 6B4B     		ldr	r3, .L269
ARM GAS  /tmp/ccPVd4ih.s 			page 76


 2098 066e 1B68     		ldr	r3, [r3]
 2099 0670 03F48063 		and	r3, r3, #1024
1582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2100              		.loc 1 1582 13
 2101 0674 B3F5806F 		cmp	r3, #1024
 2102 0678 0FD1     		bne	.L242
1584:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2103              		.loc 1 1584 23
 2104 067a 694B     		ldr	r3, .L269+4
 2105 067c FB61     		str	r3, [r7, #28]
1586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
 2106              		.loc 1 1586 11
 2107 067e 0CE0     		b	.L242
 2108              	.L153:
1588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2109              		.loc 1 1588 14
 2110 0680 664B     		ldr	r3, .L269
 2111 0682 D3F89030 		ldr	r3, [r3, #144]
 2112 0686 03F00203 		and	r3, r3, #2
1588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2113              		.loc 1 1588 13
 2114 068a 022B     		cmp	r3, #2
 2115 068c 07D1     		bne	.L243
1590:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2116              		.loc 1 1590 23
 2117 068e 4FF40043 		mov	r3, #32768
 2118 0692 FB61     		str	r3, [r7, #28]
1592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2119              		.loc 1 1592 11
 2120 0694 03E0     		b	.L243
 2121              	.L241:
1595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2122              		.loc 1 1595 11
 2123 0696 00BF     		nop
 2124 0698 07E2     		b	.L75
 2125              	.L242:
1586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
 2126              		.loc 1 1586 11
 2127 069a 00BF     		nop
 2128 069c 05E2     		b	.L75
 2129              	.L243:
1592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2130              		.loc 1 1592 11
 2131 069e 00BF     		nop
 2132              	.L158:
1598:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2133              		.loc 1 1598 9
 2134 06a0 03E2     		b	.L75
 2135              	.L101:
1606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2136              		.loc 1 1606 18
 2137 06a2 5E4B     		ldr	r3, .L269
 2138 06a4 D3F88830 		ldr	r3, [r3, #136]
1606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2139              		.loc 1 1606 16
 2140 06a8 03F44063 		and	r3, r3, #3072
 2141 06ac 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/ccPVd4ih.s 			page 77


 2142 06ae 3B69     		ldr	r3, [r7, #16]
 2143 06b0 B3F5406F 		cmp	r3, #3072
 2144 06b4 25D0     		beq	.L161
 2145 06b6 3B69     		ldr	r3, [r7, #16]
 2146 06b8 B3F5406F 		cmp	r3, #3072
 2147 06bc 2CD8     		bhi	.L244
 2148 06be 3B69     		ldr	r3, [r7, #16]
 2149 06c0 B3F5006F 		cmp	r3, #2048
 2150 06c4 13D0     		beq	.L163
 2151 06c6 3B69     		ldr	r3, [r7, #16]
 2152 06c8 B3F5006F 		cmp	r3, #2048
 2153 06cc 24D8     		bhi	.L244
 2154 06ce 3B69     		ldr	r3, [r7, #16]
 2155 06d0 002B     		cmp	r3, #0
 2156 06d2 04D0     		beq	.L164
 2157 06d4 3B69     		ldr	r3, [r7, #16]
 2158 06d6 B3F5806F 		cmp	r3, #1024
 2159 06da 04D0     		beq	.L165
1630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2160              		.loc 1 1630 11
 2161 06dc 1CE0     		b	.L244
 2162              	.L164:
1611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2163              		.loc 1 1611 23
 2164 06de FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2165 06e2 F861     		str	r0, [r7, #28]
1612:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
 2166              		.loc 1 1612 11
 2167 06e4 1DE0     		b	.L166
 2168              	.L165:
1614:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2169              		.loc 1 1614 23
 2170 06e6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2171 06ea F861     		str	r0, [r7, #28]
1615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
 2172              		.loc 1 1615 11
 2173 06ec 19E0     		b	.L166
 2174              	.L163:
1617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2175              		.loc 1 1617 14
 2176 06ee 4B4B     		ldr	r3, .L269
 2177 06f0 1B68     		ldr	r3, [r3]
 2178 06f2 03F48063 		and	r3, r3, #1024
1617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2179              		.loc 1 1617 13
 2180 06f6 B3F5806F 		cmp	r3, #1024
 2181 06fa 0FD1     		bne	.L245
1619:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2182              		.loc 1 1619 23
 2183 06fc 484B     		ldr	r3, .L269+4
 2184 06fe FB61     		str	r3, [r7, #28]
1621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
 2185              		.loc 1 1621 11
 2186 0700 0CE0     		b	.L245
 2187              	.L161:
1623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2188              		.loc 1 1623 14
ARM GAS  /tmp/ccPVd4ih.s 			page 78


 2189 0702 464B     		ldr	r3, .L269
 2190 0704 D3F89030 		ldr	r3, [r3, #144]
 2191 0708 03F00203 		and	r3, r3, #2
1623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2192              		.loc 1 1623 13
 2193 070c 022B     		cmp	r3, #2
 2194 070e 07D1     		bne	.L246
1625:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2195              		.loc 1 1625 23
 2196 0710 4FF40043 		mov	r3, #32768
 2197 0714 FB61     		str	r3, [r7, #28]
1627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2198              		.loc 1 1627 11
 2199 0716 03E0     		b	.L246
 2200              	.L244:
1630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2201              		.loc 1 1630 11
 2202 0718 00BF     		nop
 2203 071a C6E1     		b	.L75
 2204              	.L245:
1621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
 2205              		.loc 1 1621 11
 2206 071c 00BF     		nop
 2207 071e C4E1     		b	.L75
 2208              	.L246:
1627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2209              		.loc 1 1627 11
 2210 0720 00BF     		nop
 2211              	.L166:
1633:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2212              		.loc 1 1633 9
 2213 0722 C2E1     		b	.L75
 2214              	.L93:
1638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2215              		.loc 1 1638 18
 2216 0724 3D4B     		ldr	r3, .L269
 2217 0726 D3F88830 		ldr	r3, [r3, #136]
1638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2218              		.loc 1 1638 16
 2219 072a 03F04053 		and	r3, r3, #805306368
 2220 072e 3B61     		str	r3, [r7, #16]
 2221 0730 3B69     		ldr	r3, [r7, #16]
 2222 0732 B3F1405F 		cmp	r3, #805306368
 2223 0736 0CD0     		beq	.L169
 2224 0738 3B69     		ldr	r3, [r7, #16]
 2225 073a B3F1405F 		cmp	r3, #805306368
 2226 073e 56D8     		bhi	.L247
 2227 0740 3B69     		ldr	r3, [r7, #16]
 2228 0742 B3F1805F 		cmp	r3, #268435456
 2229 0746 08D0     		beq	.L171
 2230 0748 3B69     		ldr	r3, [r7, #16]
 2231 074a B3F1005F 		cmp	r3, #536870912
 2232 074e 29D0     		beq	.L172
1683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2233              		.loc 1 1683 11
 2234 0750 4DE0     		b	.L247
 2235              	.L169:
ARM GAS  /tmp/ccPVd4ih.s 			page 79


1643:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2236              		.loc 1 1643 23
 2237 0752 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2238 0756 F861     		str	r0, [r7, #28]
1644:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 2239              		.loc 1 1644 11
 2240 0758 4EE0     		b	.L173
 2241              	.L171:
1647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2242              		.loc 1 1647 14
 2243 075a 304B     		ldr	r3, .L269
 2244 075c 1B69     		ldr	r3, [r3, #16]
 2245 075e 03F08073 		and	r3, r3, #16777216
1647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2246              		.loc 1 1647 13
 2247 0762 002B     		cmp	r3, #0
 2248 0764 45D0     		beq	.L248
1649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2249              		.loc 1 1649 20
 2250 0766 2D4B     		ldr	r3, .L269
 2251 0768 1B69     		ldr	r3, [r3, #16]
1649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2252              		.loc 1 1649 73
 2253 076a 1B0A     		lsrs	r3, r3, #8
1649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2254              		.loc 1 1649 18
 2255 076c 03F07F03 		and	r3, r3, #127
 2256 0770 FB60     		str	r3, [r7, #12]
1656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2257              		.loc 1 1656 31
 2258 0772 BB69     		ldr	r3, [r7, #24]
 2259 0774 FA68     		ldr	r2, [r7, #12]
 2260 0776 03FB02F2 		mul	r2, r3, r2
1656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2261              		.loc 1 1656 43
 2262 077a 284B     		ldr	r3, .L269
 2263 077c DB68     		ldr	r3, [r3, #12]
1656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2264              		.loc 1 1656 84
 2265 077e 1B09     		lsrs	r3, r3, #4
 2266 0780 03F00703 		and	r3, r3, #7
1656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2267              		.loc 1 1656 109
 2268 0784 0133     		adds	r3, r3, #1
1656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2269              		.loc 1 1656 20
 2270 0786 B2FBF3F3 		udiv	r3, r2, r3
 2271 078a BB61     		str	r3, [r7, #24]
1659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2272              		.loc 1 1659 38
 2273 078c 234B     		ldr	r3, .L269
 2274 078e 1B69     		ldr	r3, [r3, #16]
1659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2275              		.loc 1 1659 91
 2276 0790 5B0E     		lsrs	r3, r3, #25
 2277 0792 03F00303 		and	r3, r3, #3
1659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccPVd4ih.s 			page 80


 2278              		.loc 1 1659 124
 2279 0796 0133     		adds	r3, r3, #1
1659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2280              		.loc 1 1659 130
 2281 0798 5B00     		lsls	r3, r3, #1
1659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2282              		.loc 1 1659 23
 2283 079a BA69     		ldr	r2, [r7, #24]
 2284 079c B2FBF3F3 		udiv	r3, r2, r3
 2285 07a0 FB61     		str	r3, [r7, #28]
1661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 2286              		.loc 1 1661 11
 2287 07a2 26E0     		b	.L248
 2288              	.L172:
1665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2289              		.loc 1 1665 14
 2290 07a4 1D4B     		ldr	r3, .L269
 2291 07a6 5B69     		ldr	r3, [r3, #20]
 2292 07a8 03F08073 		and	r3, r3, #16777216
1665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2293              		.loc 1 1665 13
 2294 07ac 002B     		cmp	r3, #0
 2295 07ae 22D0     		beq	.L249
1667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 2296              		.loc 1 1667 20
 2297 07b0 1A4B     		ldr	r3, .L269
 2298 07b2 5B69     		ldr	r3, [r3, #20]
1667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 2299              		.loc 1 1667 73
 2300 07b4 1B0A     		lsrs	r3, r3, #8
1667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 2301              		.loc 1 1667 18
 2302 07b6 03F07F03 		and	r3, r3, #127
 2303 07ba FB60     		str	r3, [r7, #12]
1674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2304              		.loc 1 1674 31
 2305 07bc BB69     		ldr	r3, [r7, #24]
 2306 07be FA68     		ldr	r2, [r7, #12]
 2307 07c0 03FB02F2 		mul	r2, r3, r2
1674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2308              		.loc 1 1674 43
 2309 07c4 154B     		ldr	r3, .L269
 2310 07c6 DB68     		ldr	r3, [r3, #12]
1674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2311              		.loc 1 1674 84
 2312 07c8 1B09     		lsrs	r3, r3, #4
 2313 07ca 03F00703 		and	r3, r3, #7
1674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2314              		.loc 1 1674 109
 2315 07ce 0133     		adds	r3, r3, #1
1674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2316              		.loc 1 1674 20
 2317 07d0 B2FBF3F3 		udiv	r3, r2, r3
 2318 07d4 BB61     		str	r3, [r7, #24]
1677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2319              		.loc 1 1677 38
 2320 07d6 114B     		ldr	r3, .L269
ARM GAS  /tmp/ccPVd4ih.s 			page 81


 2321 07d8 5B69     		ldr	r3, [r3, #20]
1677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2322              		.loc 1 1677 91
 2323 07da 5B0E     		lsrs	r3, r3, #25
 2324 07dc 03F00303 		and	r3, r3, #3
1677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2325              		.loc 1 1677 124
 2326 07e0 0133     		adds	r3, r3, #1
1677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2327              		.loc 1 1677 130
 2328 07e2 5B00     		lsls	r3, r3, #1
1677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2329              		.loc 1 1677 23
 2330 07e4 BA69     		ldr	r2, [r7, #24]
 2331 07e6 B2FBF3F3 		udiv	r3, r2, r3
 2332 07ea FB61     		str	r3, [r7, #28]
1679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 2333              		.loc 1 1679 11
 2334 07ec 03E0     		b	.L249
 2335              	.L247:
1683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2336              		.loc 1 1683 11
 2337 07ee 00BF     		nop
 2338 07f0 5BE1     		b	.L75
 2339              	.L248:
1661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 2340              		.loc 1 1661 11
 2341 07f2 00BF     		nop
 2342 07f4 59E1     		b	.L75
 2343              	.L249:
1679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 2344              		.loc 1 1679 11
 2345 07f6 00BF     		nop
 2346              	.L173:
1686:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2347              		.loc 1 1686 9
 2348 07f8 57E1     		b	.L75
 2349              	.L91:
1694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2350              		.loc 1 1694 18
 2351 07fa 084B     		ldr	r3, .L269
 2352 07fc D3F88830 		ldr	r3, [r3, #136]
1694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2353              		.loc 1 1694 16
 2354 0800 03F00043 		and	r3, r3, #-2147483648
 2355 0804 3B61     		str	r3, [r7, #16]
1696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2356              		.loc 1 1696 11
 2357 0806 3B69     		ldr	r3, [r7, #16]
 2358 0808 002B     		cmp	r3, #0
 2359 080a 03D1     		bne	.L176
1698:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2360              		.loc 1 1698 23
 2361 080c FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 2362 0810 F861     		str	r0, [r7, #28]
1705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2363              		.loc 1 1705 9
ARM GAS  /tmp/ccPVd4ih.s 			page 82


 2364 0812 4AE1     		b	.L75
 2365              	.L176:
1702:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2366              		.loc 1 1702 23
 2367 0814 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2368 0818 F861     		str	r0, [r7, #28]
1705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2369              		.loc 1 1705 9
 2370 081a 46E1     		b	.L75
 2371              	.L270:
 2372              		.align	2
 2373              	.L269:
 2374 081c 00100240 		.word	1073876992
 2375 0820 0024F400 		.word	16000000
 2376              	.L108:
1748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2377              		.loc 1 1748 18
 2378 0824 9D4B     		ldr	r3, .L271
 2379 0826 D3F88830 		ldr	r3, [r3, #136]
1748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2380              		.loc 1 1748 16
 2381 082a 03F44053 		and	r3, r3, #12288
 2382 082e 3B61     		str	r3, [r7, #16]
 2383 0830 3B69     		ldr	r3, [r7, #16]
 2384 0832 B3F5005F 		cmp	r3, #8192
 2385 0836 13D0     		beq	.L178
 2386 0838 3B69     		ldr	r3, [r7, #16]
 2387 083a B3F5005F 		cmp	r3, #8192
 2388 083e 19D8     		bhi	.L250
 2389 0840 3B69     		ldr	r3, [r7, #16]
 2390 0842 002B     		cmp	r3, #0
 2391 0844 04D0     		beq	.L180
 2392 0846 3B69     		ldr	r3, [r7, #16]
 2393 0848 B3F5805F 		cmp	r3, #4096
 2394 084c 04D0     		beq	.L181
1766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2395              		.loc 1 1766 11
 2396 084e 11E0     		b	.L250
 2397              	.L180:
1753:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2398              		.loc 1 1753 23
 2399 0850 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2400 0854 F861     		str	r0, [r7, #28]
1754:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
 2401              		.loc 1 1754 11
 2402 0856 10E0     		b	.L182
 2403              	.L181:
1756:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2404              		.loc 1 1756 23
 2405 0858 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2406 085c F861     		str	r0, [r7, #28]
1757:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
 2407              		.loc 1 1757 11
 2408 085e 0CE0     		b	.L182
 2409              	.L178:
1759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2410              		.loc 1 1759 14
ARM GAS  /tmp/ccPVd4ih.s 			page 83


 2411 0860 8E4B     		ldr	r3, .L271
 2412 0862 1B68     		ldr	r3, [r3]
 2413 0864 03F48063 		and	r3, r3, #1024
1759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2414              		.loc 1 1759 13
 2415 0868 B3F5806F 		cmp	r3, #1024
 2416 086c 04D1     		bne	.L251
1761:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2417              		.loc 1 1761 23
 2418 086e 8C4B     		ldr	r3, .L271+4
 2419 0870 FB61     		str	r3, [r7, #28]
1763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2420              		.loc 1 1763 11
 2421 0872 01E0     		b	.L251
 2422              	.L250:
1766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2423              		.loc 1 1766 11
 2424 0874 00BF     		nop
 2425 0876 18E1     		b	.L75
 2426              	.L251:
1763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2427              		.loc 1 1763 11
 2428 0878 00BF     		nop
 2429              	.L182:
1769:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2430              		.loc 1 1769 9
 2431 087a 16E1     		b	.L75
 2432              	.L99:
1777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2433              		.loc 1 1777 18
 2434 087c 874B     		ldr	r3, .L271
 2435 087e D3F88830 		ldr	r3, [r3, #136]
1777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2436              		.loc 1 1777 16
 2437 0882 03F44043 		and	r3, r3, #49152
 2438 0886 3B61     		str	r3, [r7, #16]
 2439 0888 3B69     		ldr	r3, [r7, #16]
 2440 088a B3F5004F 		cmp	r3, #32768
 2441 088e 13D0     		beq	.L184
 2442 0890 3B69     		ldr	r3, [r7, #16]
 2443 0892 B3F5004F 		cmp	r3, #32768
 2444 0896 19D8     		bhi	.L252
 2445 0898 3B69     		ldr	r3, [r7, #16]
 2446 089a 002B     		cmp	r3, #0
 2447 089c 04D0     		beq	.L186
 2448 089e 3B69     		ldr	r3, [r7, #16]
 2449 08a0 B3F5804F 		cmp	r3, #16384
 2450 08a4 04D0     		beq	.L187
1795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2451              		.loc 1 1795 11
 2452 08a6 11E0     		b	.L252
 2453              	.L186:
1782:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2454              		.loc 1 1782 23
 2455 08a8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2456 08ac F861     		str	r0, [r7, #28]
1783:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
ARM GAS  /tmp/ccPVd4ih.s 			page 84


 2457              		.loc 1 1783 11
 2458 08ae 10E0     		b	.L188
 2459              	.L187:
1785:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2460              		.loc 1 1785 23
 2461 08b0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2462 08b4 F861     		str	r0, [r7, #28]
1786:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
 2463              		.loc 1 1786 11
 2464 08b6 0CE0     		b	.L188
 2465              	.L184:
1788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2466              		.loc 1 1788 14
 2467 08b8 784B     		ldr	r3, .L271
 2468 08ba 1B68     		ldr	r3, [r3]
 2469 08bc 03F48063 		and	r3, r3, #1024
1788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2470              		.loc 1 1788 13
 2471 08c0 B3F5806F 		cmp	r3, #1024
 2472 08c4 04D1     		bne	.L253
1790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2473              		.loc 1 1790 23
 2474 08c6 764B     		ldr	r3, .L271+4
 2475 08c8 FB61     		str	r3, [r7, #28]
1792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2476              		.loc 1 1792 11
 2477 08ca 01E0     		b	.L253
 2478              	.L252:
1795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2479              		.loc 1 1795 11
 2480 08cc 00BF     		nop
 2481 08ce ECE0     		b	.L75
 2482              	.L253:
1792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2483              		.loc 1 1792 11
 2484 08d0 00BF     		nop
 2485              	.L188:
1798:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2486              		.loc 1 1798 9
 2487 08d2 EAE0     		b	.L75
 2488              	.L98:
1806:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2489              		.loc 1 1806 18
 2490 08d4 714B     		ldr	r3, .L271
 2491 08d6 D3F88830 		ldr	r3, [r3, #136]
1806:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2492              		.loc 1 1806 16
 2493 08da 03F44033 		and	r3, r3, #196608
 2494 08de 3B61     		str	r3, [r7, #16]
 2495 08e0 3B69     		ldr	r3, [r7, #16]
 2496 08e2 B3F5003F 		cmp	r3, #131072
 2497 08e6 13D0     		beq	.L190
 2498 08e8 3B69     		ldr	r3, [r7, #16]
 2499 08ea B3F5003F 		cmp	r3, #131072
 2500 08ee 19D8     		bhi	.L254
 2501 08f0 3B69     		ldr	r3, [r7, #16]
 2502 08f2 002B     		cmp	r3, #0
ARM GAS  /tmp/ccPVd4ih.s 			page 85


 2503 08f4 04D0     		beq	.L192
 2504 08f6 3B69     		ldr	r3, [r7, #16]
 2505 08f8 B3F5803F 		cmp	r3, #65536
 2506 08fc 04D0     		beq	.L193
1824:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2507              		.loc 1 1824 11
 2508 08fe 11E0     		b	.L254
 2509              	.L192:
1811:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2510              		.loc 1 1811 23
 2511 0900 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2512 0904 F861     		str	r0, [r7, #28]
1812:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
 2513              		.loc 1 1812 11
 2514 0906 10E0     		b	.L194
 2515              	.L193:
1814:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2516              		.loc 1 1814 23
 2517 0908 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2518 090c F861     		str	r0, [r7, #28]
1815:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
 2519              		.loc 1 1815 11
 2520 090e 0CE0     		b	.L194
 2521              	.L190:
1817:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2522              		.loc 1 1817 14
 2523 0910 624B     		ldr	r3, .L271
 2524 0912 1B68     		ldr	r3, [r3]
 2525 0914 03F48063 		and	r3, r3, #1024
1817:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2526              		.loc 1 1817 13
 2527 0918 B3F5806F 		cmp	r3, #1024
 2528 091c 04D1     		bne	.L255
1819:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2529              		.loc 1 1819 23
 2530 091e 604B     		ldr	r3, .L271+4
 2531 0920 FB61     		str	r3, [r7, #28]
1821:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2532              		.loc 1 1821 11
 2533 0922 01E0     		b	.L255
 2534              	.L254:
1824:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2535              		.loc 1 1824 11
 2536 0924 00BF     		nop
 2537 0926 C0E0     		b	.L75
 2538              	.L255:
1821:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2539              		.loc 1 1821 11
 2540 0928 00BF     		nop
 2541              	.L194:
1827:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2542              		.loc 1 1827 9
 2543 092a BEE0     		b	.L75
 2544              	.L97:
1864:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2545              		.loc 1 1864 18
 2546 092c 5B4B     		ldr	r3, .L271
ARM GAS  /tmp/ccPVd4ih.s 			page 86


 2547 092e D3F88830 		ldr	r3, [r3, #136]
1864:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2548              		.loc 1 1864 16
 2549 0932 03F44023 		and	r3, r3, #786432
 2550 0936 3B61     		str	r3, [r7, #16]
 2551 0938 3B69     		ldr	r3, [r7, #16]
 2552 093a B3F5402F 		cmp	r3, #786432
 2553 093e 2CD0     		beq	.L196
 2554 0940 3B69     		ldr	r3, [r7, #16]
 2555 0942 B3F5402F 		cmp	r3, #786432
 2556 0946 33D8     		bhi	.L256
 2557 0948 3B69     		ldr	r3, [r7, #16]
 2558 094a B3F5002F 		cmp	r3, #524288
 2559 094e 1AD0     		beq	.L198
 2560 0950 3B69     		ldr	r3, [r7, #16]
 2561 0952 B3F5002F 		cmp	r3, #524288
 2562 0956 2BD8     		bhi	.L256
 2563 0958 3B69     		ldr	r3, [r7, #16]
 2564 095a 002B     		cmp	r3, #0
 2565 095c 04D0     		beq	.L199
 2566 095e 3B69     		ldr	r3, [r7, #16]
 2567 0960 B3F5802F 		cmp	r3, #262144
 2568 0964 04D0     		beq	.L200
1900:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2569              		.loc 1 1900 11
 2570 0966 23E0     		b	.L256
 2571              	.L199:
1869:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2572              		.loc 1 1869 23
 2573 0968 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2574 096c F861     		str	r0, [r7, #28]
1870:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
 2575              		.loc 1 1870 11
 2576 096e 26E0     		b	.L201
 2577              	.L200:
1872:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2578              		.loc 1 1872 14
 2579 0970 4A4B     		ldr	r3, .L271
 2580 0972 D3F89430 		ldr	r3, [r3, #148]
 2581 0976 03F00203 		and	r3, r3, #2
1872:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2582              		.loc 1 1872 13
 2583 097a 022B     		cmp	r3, #2
 2584 097c 1AD1     		bne	.L257
1882:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2585              		.loc 1 1882 25
 2586 097e 4FF4FA43 		mov	r3, #32000
 2587 0982 FB61     		str	r3, [r7, #28]
1885:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
 2588              		.loc 1 1885 11
 2589 0984 16E0     		b	.L257
 2590              	.L198:
1887:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2591              		.loc 1 1887 14
 2592 0986 454B     		ldr	r3, .L271
 2593 0988 1B68     		ldr	r3, [r3]
 2594 098a 03F48063 		and	r3, r3, #1024
ARM GAS  /tmp/ccPVd4ih.s 			page 87


1887:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2595              		.loc 1 1887 13
 2596 098e B3F5806F 		cmp	r3, #1024
 2597 0992 11D1     		bne	.L258
1889:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2598              		.loc 1 1889 23
 2599 0994 424B     		ldr	r3, .L271+4
 2600 0996 FB61     		str	r3, [r7, #28]
1891:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
 2601              		.loc 1 1891 11
 2602 0998 0EE0     		b	.L258
 2603              	.L196:
1893:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2604              		.loc 1 1893 14
 2605 099a 404B     		ldr	r3, .L271
 2606 099c D3F89030 		ldr	r3, [r3, #144]
 2607 09a0 03F00203 		and	r3, r3, #2
1893:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2608              		.loc 1 1893 13
 2609 09a4 022B     		cmp	r3, #2
 2610 09a6 09D1     		bne	.L259
1895:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2611              		.loc 1 1895 23
 2612 09a8 4FF40043 		mov	r3, #32768
 2613 09ac FB61     		str	r3, [r7, #28]
1897:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2614              		.loc 1 1897 11
 2615 09ae 05E0     		b	.L259
 2616              	.L256:
1900:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2617              		.loc 1 1900 11
 2618 09b0 00BF     		nop
 2619 09b2 7AE0     		b	.L75
 2620              	.L257:
1885:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
 2621              		.loc 1 1885 11
 2622 09b4 00BF     		nop
 2623 09b6 78E0     		b	.L75
 2624              	.L258:
1891:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
 2625              		.loc 1 1891 11
 2626 09b8 00BF     		nop
 2627 09ba 76E0     		b	.L75
 2628              	.L259:
1897:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2629              		.loc 1 1897 11
 2630 09bc 00BF     		nop
 2631              	.L201:
1903:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2632              		.loc 1 1903 9
 2633 09be 74E0     		b	.L75
 2634              	.L96:
1909:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2635              		.loc 1 1909 17
 2636 09c0 364B     		ldr	r3, .L271
 2637 09c2 D3F88830 		ldr	r3, [r3, #136]
1909:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 88


 2638              		.loc 1 1909 15
 2639 09c6 03F44013 		and	r3, r3, #3145728
 2640 09ca 3B61     		str	r3, [r7, #16]
 2641 09cc 3B69     		ldr	r3, [r7, #16]
 2642 09ce B3F5401F 		cmp	r3, #3145728
 2643 09d2 2CD0     		beq	.L205
 2644 09d4 3B69     		ldr	r3, [r7, #16]
 2645 09d6 B3F5401F 		cmp	r3, #3145728
 2646 09da 33D8     		bhi	.L260
 2647 09dc 3B69     		ldr	r3, [r7, #16]
 2648 09de B3F5001F 		cmp	r3, #2097152
 2649 09e2 1AD0     		beq	.L207
 2650 09e4 3B69     		ldr	r3, [r7, #16]
 2651 09e6 B3F5001F 		cmp	r3, #2097152
 2652 09ea 2BD8     		bhi	.L260
 2653 09ec 3B69     		ldr	r3, [r7, #16]
 2654 09ee 002B     		cmp	r3, #0
 2655 09f0 04D0     		beq	.L208
 2656 09f2 3B69     		ldr	r3, [r7, #16]
 2657 09f4 B3F5801F 		cmp	r3, #1048576
 2658 09f8 04D0     		beq	.L209
1945:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2659              		.loc 1 1945 11
 2660 09fa 23E0     		b	.L260
 2661              	.L208:
1914:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2662              		.loc 1 1914 23
 2663 09fc FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2664 0a00 F861     		str	r0, [r7, #28]
1915:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
 2665              		.loc 1 1915 11
 2666 0a02 26E0     		b	.L210
 2667              	.L209:
1917:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2668              		.loc 1 1917 14
 2669 0a04 254B     		ldr	r3, .L271
 2670 0a06 D3F89430 		ldr	r3, [r3, #148]
 2671 0a0a 03F00203 		and	r3, r3, #2
1917:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2672              		.loc 1 1917 13
 2673 0a0e 022B     		cmp	r3, #2
 2674 0a10 1AD1     		bne	.L261
1927:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2675              		.loc 1 1927 25
 2676 0a12 4FF4FA43 		mov	r3, #32000
 2677 0a16 FB61     		str	r3, [r7, #28]
1930:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
 2678              		.loc 1 1930 11
 2679 0a18 16E0     		b	.L261
 2680              	.L207:
1932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2681              		.loc 1 1932 14
 2682 0a1a 204B     		ldr	r3, .L271
 2683 0a1c 1B68     		ldr	r3, [r3]
 2684 0a1e 03F48063 		and	r3, r3, #1024
1932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2685              		.loc 1 1932 13
ARM GAS  /tmp/ccPVd4ih.s 			page 89


 2686 0a22 B3F5806F 		cmp	r3, #1024
 2687 0a26 11D1     		bne	.L262
1934:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2688              		.loc 1 1934 23
 2689 0a28 1D4B     		ldr	r3, .L271+4
 2690 0a2a FB61     		str	r3, [r7, #28]
1936:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
 2691              		.loc 1 1936 11
 2692 0a2c 0EE0     		b	.L262
 2693              	.L205:
1938:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2694              		.loc 1 1938 14
 2695 0a2e 1B4B     		ldr	r3, .L271
 2696 0a30 D3F89030 		ldr	r3, [r3, #144]
 2697 0a34 03F00203 		and	r3, r3, #2
1938:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2698              		.loc 1 1938 13
 2699 0a38 022B     		cmp	r3, #2
 2700 0a3a 09D1     		bne	.L263
1940:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2701              		.loc 1 1940 23
 2702 0a3c 4FF40043 		mov	r3, #32768
 2703 0a40 FB61     		str	r3, [r7, #28]
1942:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2704              		.loc 1 1942 11
 2705 0a42 05E0     		b	.L263
 2706              	.L260:
1945:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2707              		.loc 1 1945 11
 2708 0a44 00BF     		nop
 2709 0a46 30E0     		b	.L75
 2710              	.L261:
1930:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
 2711              		.loc 1 1930 11
 2712 0a48 00BF     		nop
 2713 0a4a 2EE0     		b	.L75
 2714              	.L262:
1936:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
 2715              		.loc 1 1936 11
 2716 0a4c 00BF     		nop
 2717 0a4e 2CE0     		b	.L75
 2718              	.L263:
1942:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2719              		.loc 1 1942 11
 2720 0a50 00BF     		nop
 2721              	.L210:
1948:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2722              		.loc 1 1948 9
 2723 0a52 2AE0     		b	.L75
 2724              	.L92:
1956:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2725              		.loc 1 1956 18
 2726 0a54 114B     		ldr	r3, .L271
 2727 0a56 D3F88830 		ldr	r3, [r3, #136]
1956:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2728              		.loc 1 1956 16
 2729 0a5a 03F08043 		and	r3, r3, #1073741824
ARM GAS  /tmp/ccPVd4ih.s 			page 90


 2730 0a5e 3B61     		str	r3, [r7, #16]
 2731 0a60 3B69     		ldr	r3, [r7, #16]
 2732 0a62 002B     		cmp	r3, #0
 2733 0a64 04D0     		beq	.L214
 2734 0a66 3B69     		ldr	r3, [r7, #16]
 2735 0a68 B3F1804F 		cmp	r3, #1073741824
 2736 0a6c 04D0     		beq	.L215
1971:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2737              		.loc 1 1971 11
 2738 0a6e 0DE0     		b	.L217
 2739              	.L214:
1961:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2740              		.loc 1 1961 23
 2741 0a70 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2742 0a74 F861     		str	r0, [r7, #28]
1962:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
 2743              		.loc 1 1962 11
 2744 0a76 09E0     		b	.L217
 2745              	.L215:
1964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2746              		.loc 1 1964 14
 2747 0a78 084B     		ldr	r3, .L271
 2748 0a7a 1B68     		ldr	r3, [r3]
 2749 0a7c 03F48063 		and	r3, r3, #1024
1964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2750              		.loc 1 1964 13
 2751 0a80 B3F5806F 		cmp	r3, #1024
 2752 0a84 01D1     		bne	.L264
1966:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2753              		.loc 1 1966 23
 2754 0a86 064B     		ldr	r3, .L271+4
 2755 0a88 FB61     		str	r3, [r7, #28]
 2756              	.L264:
1968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2757              		.loc 1 1968 11
 2758 0a8a 00BF     		nop
 2759              	.L217:
1974:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2760              		.loc 1 1974 9
 2761 0a8c 0DE0     		b	.L75
 2762              	.L220:
1202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 2763              		.loc 1 1202 7
 2764 0a8e 00BF     		nop
 2765 0a90 0BE0     		b	.L75
 2766              	.L221:
1176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
 2767              		.loc 1 1176 7
 2768 0a92 00BF     		nop
 2769 0a94 09E0     		b	.L75
 2770              	.L222:
1192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
 2771              		.loc 1 1192 7
 2772 0a96 00BF     		nop
 2773 0a98 07E0     		b	.L75
 2774              	.L272:
 2775 0a9a 00BF     		.align	2
ARM GAS  /tmp/ccPVd4ih.s 			page 91


 2776              	.L271:
 2777 0a9c 00100240 		.word	1073876992
 2778 0aa0 0024F400 		.word	16000000
 2779              	.L223:
1199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 2780              		.loc 1 1199 7
 2781 0aa4 00BF     		nop
 2782 0aa6 00E0     		b	.L75
 2783              	.L224:
 2784              		.loc 1 2022 7
 2785 0aa8 00BF     		nop
 2786              	.L75:
2023:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2024:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2025:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2026:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return(frequency);
 2787              		.loc 1 2026 9
 2788 0aaa FB69     		ldr	r3, [r7, #28]
2027:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2789              		.loc 1 2027 1
 2790 0aac 1846     		mov	r0, r3
 2791 0aae 2037     		adds	r7, r7, #32
 2792              	.LCFI14:
 2793              		.cfi_def_cfa_offset 8
 2794 0ab0 BD46     		mov	sp, r7
 2795              	.LCFI15:
 2796              		.cfi_def_cfa_register 13
 2797              		@ sp needed
 2798 0ab2 80BD     		pop	{r7, pc}
 2799              		.cfi_endproc
 2800              	.LFE315:
 2802              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 2803              		.align	1
 2804              		.global	HAL_RCCEx_EnablePLLSAI1
 2805              		.syntax unified
 2806              		.thumb
 2807              		.thumb_func
 2808              		.fpu fpv4-sp-d16
 2810              	HAL_RCCEx_EnablePLLSAI1:
 2811              	.LFB316:
2028:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2029:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2030:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2031:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2032:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2033:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
2034:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
2035:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2036:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2037:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2038:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
2039:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2040:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2041:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
2042:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS,
2043:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
2044:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
ARM GAS  /tmp/ccPVd4ih.s 			page 92


2045:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
2046:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2047:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2048:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2049:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2050:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2051:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
2052:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
2053:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
2054:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2055:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2056:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
2057:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 2812              		.loc 1 2057 1
 2813              		.cfi_startproc
 2814              		@ args = 0, pretend = 0, frame = 16
 2815              		@ frame_needed = 1, uses_anonymous_args = 0
 2816 0000 80B5     		push	{r7, lr}
 2817              	.LCFI16:
 2818              		.cfi_def_cfa_offset 8
 2819              		.cfi_offset 7, -8
 2820              		.cfi_offset 14, -4
 2821 0002 84B0     		sub	sp, sp, #16
 2822              	.LCFI17:
 2823              		.cfi_def_cfa_offset 24
 2824 0004 00AF     		add	r7, sp, #0
 2825              	.LCFI18:
 2826              		.cfi_def_cfa_register 7
 2827 0006 7860     		str	r0, [r7, #4]
2058:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2059:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2828              		.loc 1 2059 21
 2829 0008 0023     		movs	r3, #0
 2830 000a FB73     		strb	r3, [r7, #15]
2060:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2061:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2062:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PLLSAI1Init->PLLSAI1Source));
2063:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PLLSAI1Init->PLLSAI1M));
2064:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N));
2065:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P));
2066:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q));
2067:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R));
2068:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
2069:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2070:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2071:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 2831              		.loc 1 2071 3
 2832 000c 2E4B     		ldr	r3, .L281
 2833 000e 1B68     		ldr	r3, [r3]
 2834 0010 2D4A     		ldr	r2, .L281
 2835 0012 23F08063 		bic	r3, r3, #67108864
 2836 0016 1360     		str	r3, [r2]
2072:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2073:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2074:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2837              		.loc 1 2074 15
 2838 0018 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccPVd4ih.s 			page 93


 2839 001c B860     		str	r0, [r7, #8]
2075:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2076:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
2077:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 2840              		.loc 1 2077 8
 2841 001e 09E0     		b	.L274
 2842              	.L276:
2078:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2079:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2843              		.loc 1 2079 9
 2844 0020 FFF7FEFF 		bl	HAL_GetTick
 2845 0024 0246     		mov	r2, r0
 2846              		.loc 1 2079 23
 2847 0026 BB68     		ldr	r3, [r7, #8]
 2848 0028 D31A     		subs	r3, r2, r3
 2849              		.loc 1 2079 7
 2850 002a 022B     		cmp	r3, #2
 2851 002c 02D9     		bls	.L274
2080:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2081:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 2852              		.loc 1 2081 14
 2853 002e 0323     		movs	r3, #3
 2854 0030 FB73     		strb	r3, [r7, #15]
2082:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 2855              		.loc 1 2082 7
 2856 0032 05E0     		b	.L275
 2857              	.L274:
2077:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2858              		.loc 1 2077 9
 2859 0034 244B     		ldr	r3, .L281
 2860 0036 1B68     		ldr	r3, [r3]
 2861 0038 03F00063 		and	r3, r3, #134217728
2077:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2862              		.loc 1 2077 8
 2863 003c 002B     		cmp	r3, #0
 2864 003e EFD1     		bne	.L276
 2865              	.L275:
2083:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2084:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2085:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2086:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 2866              		.loc 1 2086 5
 2867 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2868 0042 002B     		cmp	r3, #0
 2869 0044 3BD1     		bne	.L277
2087:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2088:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2089:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2090:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors M, P, Q and R */
2091:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1M, PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, P
2092:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2093:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2094:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
2095:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, P
 2870              		.loc 1 2095 5
 2871 0046 204B     		ldr	r3, .L281
 2872 0048 1A69     		ldr	r2, [r3, #16]
ARM GAS  /tmp/ccPVd4ih.s 			page 94


 2873 004a 204B     		ldr	r3, .L281+4
 2874 004c 1340     		ands	r3, r3, r2
 2875 004e 7A68     		ldr	r2, [r7, #4]
 2876 0050 9268     		ldr	r2, [r2, #8]
 2877 0052 1102     		lsls	r1, r2, #8
 2878 0054 7A68     		ldr	r2, [r7, #4]
 2879 0056 1269     		ldr	r2, [r2, #16]
 2880 0058 5208     		lsrs	r2, r2, #1
 2881 005a 013A     		subs	r2, r2, #1
 2882 005c 5205     		lsls	r2, r2, #21
 2883 005e 1143     		orrs	r1, r1, r2
 2884 0060 7A68     		ldr	r2, [r7, #4]
 2885 0062 5269     		ldr	r2, [r2, #20]
 2886 0064 5208     		lsrs	r2, r2, #1
 2887 0066 013A     		subs	r2, r2, #1
 2888 0068 5206     		lsls	r2, r2, #25
 2889 006a 1143     		orrs	r1, r1, r2
 2890 006c 7A68     		ldr	r2, [r7, #4]
 2891 006e D268     		ldr	r2, [r2, #12]
 2892 0070 1209     		lsrs	r2, r2, #4
 2893 0072 5204     		lsls	r2, r2, #17
 2894 0074 0A43     		orrs	r2, r2, r1
 2895 0076 1449     		ldr	r1, .L281
 2896 0078 1343     		orrs	r3, r3, r2
 2897 007a 0B61     		str	r3, [r1, #16]
2096:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
2097:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */
2098:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 2898              		.loc 1 2098 5
 2899 007c 124B     		ldr	r3, .L281
 2900 007e 1A69     		ldr	r2, [r3, #16]
 2901 0080 7B68     		ldr	r3, [r7, #4]
 2902 0082 9B69     		ldr	r3, [r3, #24]
 2903 0084 1049     		ldr	r1, .L281
 2904 0086 1343     		orrs	r3, r3, r2
 2905 0088 0B61     		str	r3, [r1, #16]
2099:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 2906              		.loc 1 2101 5
 2907 008a 0F4B     		ldr	r3, .L281
 2908 008c 1B68     		ldr	r3, [r3]
 2909 008e 0E4A     		ldr	r2, .L281
 2910 0090 43F08063 		orr	r3, r3, #67108864
 2911 0094 1360     		str	r3, [r2]
2102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 2912              		.loc 1 2104 17
 2913 0096 FFF7FEFF 		bl	HAL_GetTick
 2914 009a B860     		str	r0, [r7, #8]
2105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
2107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 2915              		.loc 1 2107 10
 2916 009c 09E0     		b	.L278
 2917              	.L279:
ARM GAS  /tmp/ccPVd4ih.s 			page 95


2108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2918              		.loc 1 2109 11
 2919 009e FFF7FEFF 		bl	HAL_GetTick
 2920 00a2 0246     		mov	r2, r0
 2921              		.loc 1 2109 25
 2922 00a4 BB68     		ldr	r3, [r7, #8]
 2923 00a6 D31A     		subs	r3, r2, r3
 2924              		.loc 1 2109 9
 2925 00a8 022B     		cmp	r3, #2
 2926 00aa 02D9     		bls	.L278
2110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 2927              		.loc 1 2111 16
 2928 00ac 0323     		movs	r3, #3
 2929 00ae FB73     		strb	r3, [r7, #15]
2112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 2930              		.loc 1 2112 9
 2931 00b0 05E0     		b	.L277
 2932              	.L278:
2107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2933              		.loc 1 2107 11
 2934 00b2 054B     		ldr	r3, .L281
 2935 00b4 1B68     		ldr	r3, [r3]
 2936 00b6 03F00063 		and	r3, r3, #134217728
2107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2937              		.loc 1 2107 10
 2938 00ba 002B     		cmp	r3, #0
 2939 00bc EFD0     		beq	.L279
 2940              	.L277:
2113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 2941              		.loc 1 2117 10
 2942 00be FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2943              		.loc 1 2118 1
 2944 00c0 1846     		mov	r0, r3
 2945 00c2 1037     		adds	r7, r7, #16
 2946              	.LCFI19:
 2947              		.cfi_def_cfa_offset 8
 2948 00c4 BD46     		mov	sp, r7
 2949              	.LCFI20:
 2950              		.cfi_def_cfa_register 13
 2951              		@ sp needed
 2952 00c6 80BD     		pop	{r7, pc}
 2953              	.L282:
 2954              		.align	2
 2955              	.L281:
 2956 00c8 00100240 		.word	1073876992
 2957 00cc FF809DF9 		.word	-107118337
 2958              		.cfi_endproc
 2959              	.LFE316:
 2961              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 2962              		.align	1
ARM GAS  /tmp/ccPVd4ih.s 			page 96


 2963              		.global	HAL_RCCEx_DisablePLLSAI1
 2964              		.syntax unified
 2965              		.thumb
 2966              		.thumb_func
 2967              		.fpu fpv4-sp-d16
 2969              	HAL_RCCEx_DisablePLLSAI1:
 2970              	.LFB317:
2119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
2122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
2125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 2971              		.loc 1 2125 1
 2972              		.cfi_startproc
 2973              		@ args = 0, pretend = 0, frame = 8
 2974              		@ frame_needed = 1, uses_anonymous_args = 0
 2975 0000 80B5     		push	{r7, lr}
 2976              	.LCFI21:
 2977              		.cfi_def_cfa_offset 8
 2978              		.cfi_offset 7, -8
 2979              		.cfi_offset 14, -4
 2980 0002 82B0     		sub	sp, sp, #8
 2981              	.LCFI22:
 2982              		.cfi_def_cfa_offset 16
 2983 0004 00AF     		add	r7, sp, #0
 2984              	.LCFI23:
 2985              		.cfi_def_cfa_register 7
2126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2986              		.loc 1 2127 21
 2987 0006 0023     		movs	r3, #0
 2988 0008 FB71     		strb	r3, [r7, #7]
2128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 2989              		.loc 1 2130 3
 2990 000a 194B     		ldr	r3, .L289
 2991 000c 1B68     		ldr	r3, [r3]
 2992 000e 184A     		ldr	r2, .L289
 2993 0010 23F08063 		bic	r3, r3, #67108864
 2994 0014 1360     		str	r3, [r2]
2131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2995              		.loc 1 2133 15
 2996 0016 FFF7FEFF 		bl	HAL_GetTick
 2997 001a 3860     		str	r0, [r7]
2134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
2136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 2998              		.loc 1 2136 8
 2999 001c 09E0     		b	.L284
 3000              	.L286:
2137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
ARM GAS  /tmp/ccPVd4ih.s 			page 97


 3001              		.loc 1 2138 9
 3002 001e FFF7FEFF 		bl	HAL_GetTick
 3003 0022 0246     		mov	r2, r0
 3004              		.loc 1 2138 23
 3005 0024 3B68     		ldr	r3, [r7]
 3006 0026 D31A     		subs	r3, r2, r3
 3007              		.loc 1 2138 7
 3008 0028 022B     		cmp	r3, #2
 3009 002a 02D9     		bls	.L284
2139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3010              		.loc 1 2140 14
 3011 002c 0323     		movs	r3, #3
 3012 002e FB71     		strb	r3, [r7, #7]
2141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3013              		.loc 1 2141 7
 3014 0030 05E0     		b	.L285
 3015              	.L284:
2136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3016              		.loc 1 2136 9
 3017 0032 0F4B     		ldr	r3, .L289
 3018 0034 1B68     		ldr	r3, [r3]
 3019 0036 03F00063 		and	r3, r3, #134217728
2136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3020              		.loc 1 2136 8
 3021 003a 002B     		cmp	r3, #0
 3022 003c EFD1     		bne	.L286
 3023              	.L285:
2142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */
2146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1
 3024              		.loc 1 2146 3
 3025 003e 0C4B     		ldr	r3, .L289
 3026 0040 1B69     		ldr	r3, [r3, #16]
 3027 0042 0B4A     		ldr	r2, .L289
 3028 0044 23F08873 		bic	r3, r3, #17825792
 3029 0048 23F48033 		bic	r3, r3, #65536
 3030 004c 1361     		str	r3, [r2, #16]
2147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U)
 3031              		.loc 1 2150 6
 3032 004e 084B     		ldr	r3, .L289
 3033 0050 1B68     		ldr	r3, [r3]
 3034 0052 03F00853 		and	r3, r3, #570425344
 3035              		.loc 1 2150 5
 3036 0056 002B     		cmp	r3, #0
 3037 0058 05D1     		bne	.L287
2151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3038              		.loc 1 2152 5
 3039 005a 054B     		ldr	r3, .L289
 3040 005c DB68     		ldr	r3, [r3, #12]
 3041 005e 044A     		ldr	r2, .L289
ARM GAS  /tmp/ccPVd4ih.s 			page 98


 3042 0060 23F00303 		bic	r3, r3, #3
 3043 0064 D360     		str	r3, [r2, #12]
 3044              	.L287:
2153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
2156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
2158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3045              		.loc 1 2161 10
 3046 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
2162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3047              		.loc 1 2162 1
 3048 0068 1846     		mov	r0, r3
 3049 006a 0837     		adds	r7, r7, #8
 3050              	.LCFI24:
 3051              		.cfi_def_cfa_offset 8
 3052 006c BD46     		mov	sp, r7
 3053              	.LCFI25:
 3054              		.cfi_def_cfa_register 13
 3055              		@ sp needed
 3056 006e 80BD     		pop	{r7, pc}
 3057              	.L290:
 3058              		.align	2
 3059              	.L289:
 3060 0070 00100240 		.word	1073876992
 3061              		.cfi_endproc
 3062              	.LFE317:
 3064              		.section	.text.HAL_RCCEx_EnablePLLSAI2,"ax",%progbits
 3065              		.align	1
 3066              		.global	HAL_RCCEx_EnablePLLSAI2
 3067              		.syntax unified
 3068              		.thumb
 3069              		.thumb_func
 3070              		.fpu fpv4-sp-d16
 3072              	HAL_RCCEx_EnablePLLSAI2:
 3073              	.LFB318:
2163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
2165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI2.
2170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI2Init  pointer to an RCC_PLLSAI2InitTypeDef structure that
2171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI2
2172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef  *PLLSAI2Init)
2175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3074              		.loc 1 2175 1
 3075              		.cfi_startproc
 3076              		@ args = 0, pretend = 0, frame = 16
 3077              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccPVd4ih.s 			page 99


 3078 0000 80B5     		push	{r7, lr}
 3079              	.LCFI26:
 3080              		.cfi_def_cfa_offset 8
 3081              		.cfi_offset 7, -8
 3082              		.cfi_offset 14, -4
 3083 0002 84B0     		sub	sp, sp, #16
 3084              	.LCFI27:
 3085              		.cfi_def_cfa_offset 24
 3086 0004 00AF     		add	r7, sp, #0
 3087              	.LCFI28:
 3088              		.cfi_def_cfa_register 7
 3089 0006 7860     		str	r0, [r7, #4]
2176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3090              		.loc 1 2177 21
 3091 0008 0023     		movs	r3, #0
 3092 000a FB73     		strb	r3, [r7, #15]
2178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
2180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PLLSAI2Init->PLLSAI2Source));
2181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PLLSAI2Init->PLLSAI2M));
2182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N));
2183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P));
2184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2Q_VALUE(PLLSAI2Init->PLLSAI2Q));
2186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
2187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R));
2188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut));
2189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3093              		.loc 1 2191 3
 3094 000c 2B4B     		ldr	r3, .L299
 3095 000e 1B68     		ldr	r3, [r3]
 3096 0010 2A4A     		ldr	r2, .L299
 3097 0012 23F08053 		bic	r3, r3, #268435456
 3098 0016 1360     		str	r3, [r2]
2192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3099              		.loc 1 2194 15
 3100 0018 FFF7FEFF 		bl	HAL_GetTick
 3101 001c B860     		str	r0, [r7, #8]
2195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready to be updated */
2197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 3102              		.loc 1 2197 8
 3103 001e 09E0     		b	.L292
 3104              	.L294:
2198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3105              		.loc 1 2199 9
 3106 0020 FFF7FEFF 		bl	HAL_GetTick
 3107 0024 0246     		mov	r2, r0
 3108              		.loc 1 2199 23
 3109 0026 BB68     		ldr	r3, [r7, #8]
 3110 0028 D31A     		subs	r3, r2, r3
ARM GAS  /tmp/ccPVd4ih.s 			page 100


 3111              		.loc 1 2199 7
 3112 002a 022B     		cmp	r3, #2
 3113 002c 02D9     		bls	.L292
2200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3114              		.loc 1 2201 14
 3115 002e 0323     		movs	r3, #3
 3116 0030 FB73     		strb	r3, [r7, #15]
2202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3117              		.loc 1 2202 7
 3118 0032 05E0     		b	.L293
 3119              	.L292:
2197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3120              		.loc 1 2197 9
 3121 0034 214B     		ldr	r3, .L299
 3122 0036 1B68     		ldr	r3, [r3]
 3123 0038 03F00053 		and	r3, r3, #536870912
2197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3124              		.loc 1 2197 8
 3125 003c 002B     		cmp	r3, #0
 3126 003e EFD1     		bne	.L294
 3127              	.L293:
2203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 3128              		.loc 1 2206 5
 3129 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3130 0042 002B     		cmp	r3, #0
 3131 0044 35D1     		bne	.L295
2207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P, Q and R */
2211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
2213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P and R */
2215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P, Q and R */
2219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, P
2220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P and R */
2223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
 3132              		.loc 1 2223 5
 3133 0046 1D4B     		ldr	r3, .L299
 3134 0048 5A69     		ldr	r2, [r3, #20]
 3135 004a 1D4B     		ldr	r3, .L299+4
 3136 004c 1340     		ands	r3, r3, r2
 3137 004e 7A68     		ldr	r2, [r7, #4]
 3138 0050 9268     		ldr	r2, [r2, #8]
 3139 0052 1102     		lsls	r1, r2, #8
 3140 0054 7A68     		ldr	r2, [r7, #4]
 3141 0056 1269     		ldr	r2, [r2, #16]
ARM GAS  /tmp/ccPVd4ih.s 			page 101


 3142 0058 5208     		lsrs	r2, r2, #1
 3143 005a 013A     		subs	r2, r2, #1
 3144 005c 5206     		lsls	r2, r2, #25
 3145 005e 1143     		orrs	r1, r1, r2
 3146 0060 7A68     		ldr	r2, [r7, #4]
 3147 0062 D268     		ldr	r2, [r2, #12]
 3148 0064 1209     		lsrs	r2, r2, #4
 3149 0066 5204     		lsls	r2, r2, #17
 3150 0068 0A43     		orrs	r2, r2, r1
 3151 006a 1449     		ldr	r1, .L299
 3152 006c 1343     		orrs	r3, r3, r2
 3153 006e 4B61     		str	r3, [r1, #20]
2224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Clock output(s) */
2226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
 3154              		.loc 1 2226 5
 3155 0070 124B     		ldr	r3, .L299
 3156 0072 5A69     		ldr	r2, [r3, #20]
 3157 0074 7B68     		ldr	r3, [r7, #4]
 3158 0076 5B69     		ldr	r3, [r3, #20]
 3159 0078 1049     		ldr	r1, .L299
 3160 007a 1343     		orrs	r3, r3, r2
 3161 007c 4B61     		str	r3, [r1, #20]
2227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
2229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
 3162              		.loc 1 2229 5
 3163 007e 0F4B     		ldr	r3, .L299
 3164 0080 1B68     		ldr	r3, [r3]
 3165 0082 0E4A     		ldr	r2, .L299
 3166 0084 43F08053 		orr	r3, r3, #268435456
 3167 0088 1360     		str	r3, [r2]
2230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 3168              		.loc 1 2232 17
 3169 008a FFF7FEFF 		bl	HAL_GetTick
 3170 008e B860     		str	r0, [r7, #8]
2233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
2235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 3171              		.loc 1 2235 10
 3172 0090 09E0     		b	.L296
 3173              	.L297:
2236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3174              		.loc 1 2237 11
 3175 0092 FFF7FEFF 		bl	HAL_GetTick
 3176 0096 0246     		mov	r2, r0
 3177              		.loc 1 2237 25
 3178 0098 BB68     		ldr	r3, [r7, #8]
 3179 009a D31A     		subs	r3, r2, r3
 3180              		.loc 1 2237 9
 3181 009c 022B     		cmp	r3, #2
 3182 009e 02D9     		bls	.L296
2238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
ARM GAS  /tmp/ccPVd4ih.s 			page 102


 3183              		.loc 1 2239 16
 3184 00a0 0323     		movs	r3, #3
 3185 00a2 FB73     		strb	r3, [r7, #15]
2240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3186              		.loc 1 2240 9
 3187 00a4 05E0     		b	.L295
 3188              	.L296:
2235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3189              		.loc 1 2235 11
 3190 00a6 054B     		ldr	r3, .L299
 3191 00a8 1B68     		ldr	r3, [r3]
 3192 00aa 03F00053 		and	r3, r3, #536870912
2235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3193              		.loc 1 2235 10
 3194 00ae 002B     		cmp	r3, #0
 3195 00b0 EFD0     		beq	.L297
 3196              	.L295:
2241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3197              		.loc 1 2245 10
 3198 00b2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3199              		.loc 1 2246 1
 3200 00b4 1846     		mov	r0, r3
 3201 00b6 1037     		adds	r7, r7, #16
 3202              	.LCFI29:
 3203              		.cfi_def_cfa_offset 8
 3204 00b8 BD46     		mov	sp, r7
 3205              	.LCFI30:
 3206              		.cfi_def_cfa_register 13
 3207              		@ sp needed
 3208 00ba 80BD     		pop	{r7, pc}
 3209              	.L300:
 3210              		.align	2
 3211              	.L299:
 3212 00bc 00100240 		.word	1073876992
 3213 00c0 FF80FDF9 		.word	-100826881
 3214              		.cfi_endproc
 3215              	.LFE318:
 3217              		.section	.text.HAL_RCCEx_DisablePLLSAI2,"ax",%progbits
 3218              		.align	1
 3219              		.global	HAL_RCCEx_DisablePLLSAI2
 3220              		.syntax unified
 3221              		.thumb
 3222              		.thumb_func
 3223              		.fpu fpv4-sp-d16
 3225              	HAL_RCCEx_DisablePLLSAI2:
 3226              	.LFB319:
2247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLISAI2.
2250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void)
ARM GAS  /tmp/ccPVd4ih.s 			page 103


2253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3227              		.loc 1 2253 1
 3228              		.cfi_startproc
 3229              		@ args = 0, pretend = 0, frame = 8
 3230              		@ frame_needed = 1, uses_anonymous_args = 0
 3231 0000 80B5     		push	{r7, lr}
 3232              	.LCFI31:
 3233              		.cfi_def_cfa_offset 8
 3234              		.cfi_offset 7, -8
 3235              		.cfi_offset 14, -4
 3236 0002 82B0     		sub	sp, sp, #8
 3237              	.LCFI32:
 3238              		.cfi_def_cfa_offset 16
 3239 0004 00AF     		add	r7, sp, #0
 3240              	.LCFI33:
 3241              		.cfi_def_cfa_register 7
2254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3242              		.loc 1 2255 21
 3243 0006 0023     		movs	r3, #0
 3244 0008 FB71     		strb	r3, [r7, #7]
2256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3245              		.loc 1 2258 3
 3246 000a 194B     		ldr	r3, .L307
 3247 000c 1B68     		ldr	r3, [r3]
 3248 000e 184A     		ldr	r2, .L307
 3249 0010 23F08053 		bic	r3, r3, #268435456
 3250 0014 1360     		str	r3, [r2]
2259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3251              		.loc 1 2261 15
 3252 0016 FFF7FEFF 		bl	HAL_GetTick
 3253 001a 3860     		str	r0, [r7]
2262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
2264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 3254              		.loc 1 2264 8
 3255 001c 09E0     		b	.L302
 3256              	.L304:
2265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3257              		.loc 1 2266 9
 3258 001e FFF7FEFF 		bl	HAL_GetTick
 3259 0022 0246     		mov	r2, r0
 3260              		.loc 1 2266 23
 3261 0024 3B68     		ldr	r3, [r7]
 3262 0026 D31A     		subs	r3, r2, r3
 3263              		.loc 1 2266 7
 3264 0028 022B     		cmp	r3, #2
 3265 002a 02D9     		bls	.L302
2267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3266              		.loc 1 2268 14
 3267 002c 0323     		movs	r3, #3
ARM GAS  /tmp/ccPVd4ih.s 			page 104


 3268 002e FB71     		strb	r3, [r7, #7]
2269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3269              		.loc 1 2269 7
 3270 0030 05E0     		b	.L303
 3271              	.L302:
2264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3272              		.loc 1 2264 9
 3273 0032 0F4B     		ldr	r3, .L307
 3274 0034 1B68     		ldr	r3, [r3]
 3275 0036 03F00053 		and	r3, r3, #536870912
2264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3276              		.loc 1 2264 8
 3277 003a 002B     		cmp	r3, #0
 3278 003c EFD1     		bne	.L304
 3279              	.L303:
2270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 Clock outputs */
2274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2QEN|RCC_PLLSAI2
2276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
 3280              		.loc 1 2277 3
 3281 003e 0C4B     		ldr	r3, .L307
 3282 0040 5B69     		ldr	r3, [r3, #20]
 3283 0042 0B4A     		ldr	r2, .L307
 3284 0044 23F08073 		bic	r3, r3, #16777216
 3285 0048 23F48033 		bic	r3, r3, #65536
 3286 004c 5361     		str	r3, [r2, #20]
2278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U)
 3287              		.loc 1 2281 6
 3288 004e 084B     		ldr	r3, .L307
 3289 0050 1B68     		ldr	r3, [r3]
 3290 0052 03F02063 		and	r3, r3, #167772160
 3291              		.loc 1 2281 5
 3292 0056 002B     		cmp	r3, #0
 3293 0058 05D1     		bne	.L305
2282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3294              		.loc 1 2283 5
 3295 005a 054B     		ldr	r3, .L307
 3296 005c DB68     		ldr	r3, [r3, #12]
 3297 005e 044A     		ldr	r2, .L307
 3298 0060 23F00303 		bic	r3, r3, #3
 3299 0064 D360     		str	r3, [r2, #12]
 3300              	.L305:
2284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3301              		.loc 1 2286 10
 3302 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
2287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3303              		.loc 1 2287 1
ARM GAS  /tmp/ccPVd4ih.s 			page 105


 3304 0068 1846     		mov	r0, r3
 3305 006a 0837     		adds	r7, r7, #8
 3306              	.LCFI34:
 3307              		.cfi_def_cfa_offset 8
 3308 006c BD46     		mov	sp, r7
 3309              	.LCFI35:
 3310              		.cfi_def_cfa_register 13
 3311              		@ sp needed
 3312 006e 80BD     		pop	{r7, pc}
 3313              	.L308:
 3314              		.align	2
 3315              	.L307:
 3316 0070 00100240 		.word	1073876992
 3317              		.cfi_endproc
 3318              	.LFE319:
 3320              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3321              		.align	1
 3322              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3323              		.syntax unified
 3324              		.thumb
 3325              		.thumb_func
 3326              		.fpu fpv4-sp-d16
 3328              	HAL_RCCEx_WakeUpStopCLKConfig:
 3329              	.LFB320:
2288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
2293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock
2294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
2296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
2297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
2298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         enabled.
2299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
2302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3330              		.loc 1 2302 1
 3331              		.cfi_startproc
 3332              		@ args = 0, pretend = 0, frame = 8
 3333              		@ frame_needed = 1, uses_anonymous_args = 0
 3334              		@ link register save eliminated.
 3335 0000 80B4     		push	{r7}
 3336              	.LCFI36:
 3337              		.cfi_def_cfa_offset 4
 3338              		.cfi_offset 7, -4
 3339 0002 83B0     		sub	sp, sp, #12
 3340              	.LCFI37:
 3341              		.cfi_def_cfa_offset 16
 3342 0004 00AF     		add	r7, sp, #0
 3343              	.LCFI38:
 3344              		.cfi_def_cfa_register 7
 3345 0006 7860     		str	r0, [r7, #4]
2303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
2304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 106


2305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 3346              		.loc 1 2305 3
 3347 0008 064B     		ldr	r3, .L310
 3348 000a 9B68     		ldr	r3, [r3, #8]
 3349 000c 23F40042 		bic	r2, r3, #32768
 3350 0010 0449     		ldr	r1, .L310
 3351 0012 7B68     		ldr	r3, [r7, #4]
 3352 0014 1343     		orrs	r3, r3, r2
 3353 0016 8B60     		str	r3, [r1, #8]
2306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3354              		.loc 1 2306 1
 3355 0018 00BF     		nop
 3356 001a 0C37     		adds	r7, r7, #12
 3357              	.LCFI39:
 3358              		.cfi_def_cfa_offset 4
 3359 001c BD46     		mov	sp, r7
 3360              	.LCFI40:
 3361              		.cfi_def_cfa_register 13
 3362              		@ sp needed
 3363 001e 5DF8047B 		ldr	r7, [sp], #4
 3364              	.LCFI41:
 3365              		.cfi_restore 7
 3366              		.cfi_def_cfa_offset 0
 3367 0022 7047     		bx	lr
 3368              	.L311:
 3369              		.align	2
 3370              	.L310:
 3371 0024 00100240 		.word	1073876992
 3372              		.cfi_endproc
 3373              	.LFE320:
 3375              		.section	.text.HAL_RCCEx_StandbyMSIRangeConfig,"ax",%progbits
 3376              		.align	1
 3377              		.global	HAL_RCCEx_StandbyMSIRangeConfig
 3378              		.syntax unified
 3379              		.thumb
 3380              		.thumb_func
 3381              		.fpu fpv4-sp-d16
 3383              	HAL_RCCEx_StandbyMSIRangeConfig:
 3384              	.LFB321:
2307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the MSI range after standby mode.
2310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz
2311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  MSIRange  MSI range
2312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_4  Range 4 around 1 MHz
2314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_5  Range 5 around 2 MHz
2315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_6  Range 6 around 4 MHz (reset value)
2316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_7  Range 7 around 8 MHz
2317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
2320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3385              		.loc 1 2320 1
 3386              		.cfi_startproc
 3387              		@ args = 0, pretend = 0, frame = 8
 3388              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccPVd4ih.s 			page 107


 3389              		@ link register save eliminated.
 3390 0000 80B4     		push	{r7}
 3391              	.LCFI42:
 3392              		.cfi_def_cfa_offset 4
 3393              		.cfi_offset 7, -4
 3394 0002 83B0     		sub	sp, sp, #12
 3395              	.LCFI43:
 3396              		.cfi_def_cfa_offset 16
 3397 0004 00AF     		add	r7, sp, #0
 3398              	.LCFI44:
 3399              		.cfi_def_cfa_register 7
 3400 0006 7860     		str	r0, [r7, #4]
2321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
2322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
 3401              		.loc 1 2323 3
 3402 0008 084B     		ldr	r3, .L313
 3403 000a D3F89430 		ldr	r3, [r3, #148]
 3404 000e 23F47062 		bic	r2, r3, #3840
 3405 0012 7B68     		ldr	r3, [r7, #4]
 3406 0014 1B01     		lsls	r3, r3, #4
 3407 0016 0549     		ldr	r1, .L313
 3408 0018 1343     		orrs	r3, r3, r2
 3409 001a C1F89430 		str	r3, [r1, #148]
2324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3410              		.loc 1 2324 1
 3411 001e 00BF     		nop
 3412 0020 0C37     		adds	r7, r7, #12
 3413              	.LCFI45:
 3414              		.cfi_def_cfa_offset 4
 3415 0022 BD46     		mov	sp, r7
 3416              	.LCFI46:
 3417              		.cfi_def_cfa_register 13
 3418              		@ sp needed
 3419 0024 5DF8047B 		ldr	r7, [sp], #4
 3420              	.LCFI47:
 3421              		.cfi_restore 7
 3422              		.cfi_def_cfa_offset 0
 3423 0028 7047     		bx	lr
 3424              	.L314:
 3425 002a 00BF     		.align	2
 3426              	.L313:
 3427 002c 00100240 		.word	1073876992
 3428              		.cfi_endproc
 3429              	.LFE321:
 3431              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 3432              		.align	1
 3433              		.global	HAL_RCCEx_EnableLSECSS
 3434              		.syntax unified
 3435              		.thumb
 3436              		.thumb_func
 3437              		.fpu fpv4-sp-d16
 3439              	HAL_RCCEx_EnableLSECSS:
 3440              	.LFB322:
2325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
ARM GAS  /tmp/ccPVd4ih.s 			page 108


2328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
2329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
2330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
2331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
2334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3441              		.loc 1 2334 1
 3442              		.cfi_startproc
 3443              		@ args = 0, pretend = 0, frame = 0
 3444              		@ frame_needed = 1, uses_anonymous_args = 0
 3445              		@ link register save eliminated.
 3446 0000 80B4     		push	{r7}
 3447              	.LCFI48:
 3448              		.cfi_def_cfa_offset 4
 3449              		.cfi_offset 7, -4
 3450 0002 00AF     		add	r7, sp, #0
 3451              	.LCFI49:
 3452              		.cfi_def_cfa_register 7
2335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3453              		.loc 1 2335 3
 3454 0004 064B     		ldr	r3, .L316
 3455 0006 D3F89030 		ldr	r3, [r3, #144]
 3456 000a 054A     		ldr	r2, .L316
 3457 000c 43F02003 		orr	r3, r3, #32
 3458 0010 C2F89030 		str	r3, [r2, #144]
2336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3459              		.loc 1 2336 1
 3460 0014 00BF     		nop
 3461 0016 BD46     		mov	sp, r7
 3462              	.LCFI50:
 3463              		.cfi_def_cfa_register 13
 3464              		@ sp needed
 3465 0018 5DF8047B 		ldr	r7, [sp], #4
 3466              	.LCFI51:
 3467              		.cfi_restore 7
 3468              		.cfi_def_cfa_offset 0
 3469 001c 7047     		bx	lr
 3470              	.L317:
 3471 001e 00BF     		.align	2
 3472              	.L316:
 3473 0020 00100240 		.word	1073876992
 3474              		.cfi_endproc
 3475              	.LFE322:
 3477              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 3478              		.align	1
 3479              		.global	HAL_RCCEx_DisableLSECSS
 3480              		.syntax unified
 3481              		.thumb
 3482              		.thumb_func
 3483              		.fpu fpv4-sp-d16
 3485              	HAL_RCCEx_DisableLSECSS:
 3486              	.LFB323:
2337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
2340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
ARM GAS  /tmp/ccPVd4ih.s 			page 109


2341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
2344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3487              		.loc 1 2344 1
 3488              		.cfi_startproc
 3489              		@ args = 0, pretend = 0, frame = 0
 3490              		@ frame_needed = 1, uses_anonymous_args = 0
 3491              		@ link register save eliminated.
 3492 0000 80B4     		push	{r7}
 3493              	.LCFI52:
 3494              		.cfi_def_cfa_offset 4
 3495              		.cfi_offset 7, -4
 3496 0002 00AF     		add	r7, sp, #0
 3497              	.LCFI53:
 3498              		.cfi_def_cfa_register 7
2345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3499              		.loc 1 2345 3
 3500 0004 094B     		ldr	r3, .L319
 3501 0006 D3F89030 		ldr	r3, [r3, #144]
 3502 000a 084A     		ldr	r2, .L319
 3503 000c 23F02003 		bic	r3, r3, #32
 3504 0010 C2F89030 		str	r3, [r2, #144]
2346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
2348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 3505              		.loc 1 2348 3
 3506 0014 054B     		ldr	r3, .L319
 3507 0016 9B69     		ldr	r3, [r3, #24]
 3508 0018 044A     		ldr	r2, .L319
 3509 001a 23F40073 		bic	r3, r3, #512
 3510 001e 9361     		str	r3, [r2, #24]
2349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3511              		.loc 1 2349 1
 3512 0020 00BF     		nop
 3513 0022 BD46     		mov	sp, r7
 3514              	.LCFI54:
 3515              		.cfi_def_cfa_register 13
 3516              		@ sp needed
 3517 0024 5DF8047B 		ldr	r7, [sp], #4
 3518              	.LCFI55:
 3519              		.cfi_restore 7
 3520              		.cfi_def_cfa_offset 0
 3521 0028 7047     		bx	lr
 3522              	.L320:
 3523 002a 00BF     		.align	2
 3524              	.L319:
 3525 002c 00100240 		.word	1073876992
 3526              		.cfi_endproc
 3527              	.LFE323:
 3529              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 3530              		.align	1
 3531              		.global	HAL_RCCEx_EnableLSECSS_IT
 3532              		.syntax unified
 3533              		.thumb
 3534              		.thumb_func
 3535              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccPVd4ih.s 			page 110


 3537              	HAL_RCCEx_EnableLSECSS_IT:
 3538              	.LFB324:
2350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
2353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
2354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
2357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3539              		.loc 1 2357 1
 3540              		.cfi_startproc
 3541              		@ args = 0, pretend = 0, frame = 0
 3542              		@ frame_needed = 1, uses_anonymous_args = 0
 3543              		@ link register save eliminated.
 3544 0000 80B4     		push	{r7}
 3545              	.LCFI56:
 3546              		.cfi_def_cfa_offset 4
 3547              		.cfi_offset 7, -4
 3548 0002 00AF     		add	r7, sp, #0
 3549              	.LCFI57:
 3550              		.cfi_def_cfa_register 7
2358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
2359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3551              		.loc 1 2359 3
 3552 0004 0F4B     		ldr	r3, .L322
 3553 0006 D3F89030 		ldr	r3, [r3, #144]
 3554 000a 0E4A     		ldr	r2, .L322
 3555 000c 43F02003 		orr	r3, r3, #32
 3556 0010 C2F89030 		str	r3, [r2, #144]
2360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
2362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 3557              		.loc 1 2362 3
 3558 0014 0B4B     		ldr	r3, .L322
 3559 0016 9B69     		ldr	r3, [r3, #24]
 3560 0018 0A4A     		ldr	r2, .L322
 3561 001a 43F40073 		orr	r3, r3, #512
 3562 001e 9361     		str	r3, [r2, #24]
2363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
2365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 3563              		.loc 1 2365 3
 3564 0020 094B     		ldr	r3, .L322+4
 3565 0022 1B68     		ldr	r3, [r3]
 3566 0024 084A     		ldr	r2, .L322+4
 3567 0026 43F40023 		orr	r3, r3, #524288
 3568 002a 1360     		str	r3, [r2]
2366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 3569              		.loc 1 2366 3
 3570 002c 064B     		ldr	r3, .L322+4
 3571 002e 9B68     		ldr	r3, [r3, #8]
 3572 0030 054A     		ldr	r2, .L322+4
 3573 0032 43F40023 		orr	r3, r3, #524288
 3574 0036 9360     		str	r3, [r2, #8]
2367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3575              		.loc 1 2367 1
ARM GAS  /tmp/ccPVd4ih.s 			page 111


 3576 0038 00BF     		nop
 3577 003a BD46     		mov	sp, r7
 3578              	.LCFI58:
 3579              		.cfi_def_cfa_register 13
 3580              		@ sp needed
 3581 003c 5DF8047B 		ldr	r7, [sp], #4
 3582              	.LCFI59:
 3583              		.cfi_restore 7
 3584              		.cfi_def_cfa_offset 0
 3585 0040 7047     		bx	lr
 3586              	.L323:
 3587 0042 00BF     		.align	2
 3588              	.L322:
 3589 0044 00100240 		.word	1073876992
 3590 0048 00040140 		.word	1073808384
 3591              		.cfi_endproc
 3592              	.LFE324:
 3594              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 3595              		.align	1
 3596              		.global	HAL_RCCEx_LSECSS_IRQHandler
 3597              		.syntax unified
 3598              		.thumb
 3599              		.thumb_func
 3600              		.fpu fpv4-sp-d16
 3602              	HAL_RCCEx_LSECSS_IRQHandler:
 3603              	.LFB325:
2368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
2371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
2374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3604              		.loc 1 2374 1
 3605              		.cfi_startproc
 3606              		@ args = 0, pretend = 0, frame = 0
 3607              		@ frame_needed = 1, uses_anonymous_args = 0
 3608 0000 80B5     		push	{r7, lr}
 3609              	.LCFI60:
 3610              		.cfi_def_cfa_offset 8
 3611              		.cfi_offset 7, -8
 3612              		.cfi_offset 14, -4
 3613 0002 00AF     		add	r7, sp, #0
 3614              	.LCFI61:
 3615              		.cfi_def_cfa_register 7
2375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
2376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 3616              		.loc 1 2376 6
 3617 0004 074B     		ldr	r3, .L327
 3618 0006 DB69     		ldr	r3, [r3, #28]
 3619 0008 03F40073 		and	r3, r3, #512
 3620              		.loc 1 2376 5
 3621 000c B3F5007F 		cmp	r3, #512
 3622 0010 05D1     		bne	.L326
2377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
2379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
ARM GAS  /tmp/ccPVd4ih.s 			page 112


 3623              		.loc 1 2379 5
 3624 0012 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
2380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
2382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 3625              		.loc 1 2382 5
 3626 0016 034B     		ldr	r3, .L327
 3627 0018 4FF40072 		mov	r2, #512
 3628 001c 1A62     		str	r2, [r3, #32]
 3629              	.L326:
2383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3630              		.loc 1 2384 1
 3631 001e 00BF     		nop
 3632 0020 80BD     		pop	{r7, pc}
 3633              	.L328:
 3634 0022 00BF     		.align	2
 3635              	.L327:
 3636 0024 00100240 		.word	1073876992
 3637              		.cfi_endproc
 3638              	.LFE325:
 3640              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 3641              		.align	1
 3642              		.weak	HAL_RCCEx_LSECSS_Callback
 3643              		.syntax unified
 3644              		.thumb
 3645              		.thumb_func
 3646              		.fpu fpv4-sp-d16
 3648              	HAL_RCCEx_LSECSS_Callback:
 3649              	.LFB326:
2385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
2388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
2391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3650              		.loc 1 2391 1
 3651              		.cfi_startproc
 3652              		@ args = 0, pretend = 0, frame = 0
 3653              		@ frame_needed = 1, uses_anonymous_args = 0
 3654              		@ link register save eliminated.
 3655 0000 80B4     		push	{r7}
 3656              	.LCFI62:
 3657              		.cfi_def_cfa_offset 4
 3658              		.cfi_offset 7, -4
 3659 0002 00AF     		add	r7, sp, #0
 3660              	.LCFI63:
 3661              		.cfi_def_cfa_register 7
2392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
2394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3662              		.loc 1 2395 1
 3663 0004 00BF     		nop
 3664 0006 BD46     		mov	sp, r7
 3665              	.LCFI64:
ARM GAS  /tmp/ccPVd4ih.s 			page 113


 3666              		.cfi_def_cfa_register 13
 3667              		@ sp needed
 3668 0008 5DF8047B 		ldr	r7, [sp], #4
 3669              	.LCFI65:
 3670              		.cfi_restore 7
 3671              		.cfi_def_cfa_offset 0
 3672 000c 7047     		bx	lr
 3673              		.cfi_endproc
 3674              	.LFE326:
 3676              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 3677              		.align	1
 3678              		.global	HAL_RCCEx_EnableLSCO
 3679              		.syntax unified
 3680              		.thumb
 3681              		.thumb_func
 3682              		.fpu fpv4-sp-d16
 3684              	HAL_RCCEx_EnableLSCO:
 3685              	.LFB327:
2396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
2399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
2400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
2401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
2402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
2403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
2406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3686              		.loc 1 2406 1
 3687              		.cfi_startproc
 3688              		@ args = 0, pretend = 0, frame = 40
 3689              		@ frame_needed = 1, uses_anonymous_args = 0
 3690 0000 80B5     		push	{r7, lr}
 3691              	.LCFI66:
 3692              		.cfi_def_cfa_offset 8
 3693              		.cfi_offset 7, -8
 3694              		.cfi_offset 14, -4
 3695 0002 8AB0     		sub	sp, sp, #40
 3696              	.LCFI67:
 3697              		.cfi_def_cfa_offset 48
 3698 0004 00AF     		add	r7, sp, #0
 3699              	.LCFI68:
 3700              		.cfi_def_cfa_register 7
 3701 0006 7860     		str	r0, [r7, #4]
2407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
2408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 3702              		.loc 1 2408 20
 3703 0008 0023     		movs	r3, #0
 3704 000a 87F82730 		strb	r3, [r7, #39]
2409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3705              		.loc 1 2409 20
 3706 000e 0023     		movs	r3, #0
 3707 0010 87F82630 		strb	r3, [r7, #38]
 3708              	.LBB4:
2410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
ARM GAS  /tmp/ccPVd4ih.s 			page 114


2412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
2413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
2415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
 3709              		.loc 1 2415 3
 3710 0014 2D4B     		ldr	r3, .L336
 3711 0016 DB6C     		ldr	r3, [r3, #76]
 3712 0018 2C4A     		ldr	r2, .L336
 3713 001a 43F00103 		orr	r3, r3, #1
 3714 001e D364     		str	r3, [r2, #76]
 3715 0020 2A4B     		ldr	r3, .L336
 3716 0022 DB6C     		ldr	r3, [r3, #76]
 3717 0024 03F00103 		and	r3, r3, #1
 3718 0028 FB60     		str	r3, [r7, #12]
 3719 002a FB68     		ldr	r3, [r7, #12]
 3720              	.LBE4:
2416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
2418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 3721              		.loc 1 2418 23
 3722 002c 0423     		movs	r3, #4
 3723 002e 3B61     		str	r3, [r7, #16]
2419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 3724              		.loc 1 2419 24
 3725 0030 0323     		movs	r3, #3
 3726 0032 7B61     		str	r3, [r7, #20]
2420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 3727              		.loc 1 2420 25
 3728 0034 0223     		movs	r3, #2
 3729 0036 FB61     		str	r3, [r7, #28]
2421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 3730              		.loc 1 2421 24
 3731 0038 0023     		movs	r3, #0
 3732 003a BB61     		str	r3, [r7, #24]
2422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 3733              		.loc 1 2422 3
 3734 003c 07F11003 		add	r3, r7, #16
 3735 0040 1946     		mov	r1, r3
 3736 0042 4FF09040 		mov	r0, #1207959552
 3737 0046 FFF7FEFF 		bl	HAL_GPIO_Init
2423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
2425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 3738              		.loc 1 2425 6
 3739 004a 204B     		ldr	r3, .L336
 3740 004c 9B6D     		ldr	r3, [r3, #88]
 3741 004e 03F08053 		and	r3, r3, #268435456
 3742              		.loc 1 2425 5
 3743 0052 002B     		cmp	r3, #0
 3744 0054 0ED1     		bne	.L331
 3745              	.LBB5:
2426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 3746              		.loc 1 2427 5
 3747 0056 1D4B     		ldr	r3, .L336
 3748 0058 9B6D     		ldr	r3, [r3, #88]
 3749 005a 1C4A     		ldr	r2, .L336
ARM GAS  /tmp/ccPVd4ih.s 			page 115


 3750 005c 43F08053 		orr	r3, r3, #268435456
 3751 0060 9365     		str	r3, [r2, #88]
 3752 0062 1A4B     		ldr	r3, .L336
 3753 0064 9B6D     		ldr	r3, [r3, #88]
 3754 0066 03F08053 		and	r3, r3, #268435456
 3755 006a BB60     		str	r3, [r7, #8]
 3756 006c BB68     		ldr	r3, [r7, #8]
 3757              	.LBE5:
2428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3758              		.loc 1 2428 19
 3759 006e 0123     		movs	r3, #1
 3760 0070 87F82730 		strb	r3, [r7, #39]
 3761              	.L331:
2429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 3762              		.loc 1 2430 6
 3763 0074 164B     		ldr	r3, .L336+4
 3764 0076 1B68     		ldr	r3, [r3]
 3765 0078 03F48073 		and	r3, r3, #256
 3766              		.loc 1 2430 5
 3767 007c 002B     		cmp	r3, #0
 3768 007e 04D1     		bne	.L332
2431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 3769              		.loc 1 2432 5
 3770 0080 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
2433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3771              		.loc 1 2433 19
 3772 0084 0123     		movs	r3, #1
 3773 0086 87F82630 		strb	r3, [r7, #38]
 3774              	.L332:
2434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 3775              		.loc 1 2436 3
 3776 008a 104B     		ldr	r3, .L336
 3777 008c D3F89030 		ldr	r3, [r3, #144]
 3778 0090 23F04072 		bic	r2, r3, #50331648
 3779 0094 7B68     		ldr	r3, [r7, #4]
 3780 0096 1343     		orrs	r3, r3, r2
 3781 0098 0C4A     		ldr	r2, .L336
 3782 009a 43F08073 		orr	r3, r3, #16777216
 3783 009e C2F89030 		str	r3, [r2, #144]
2437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 3784              		.loc 1 2438 5
 3785 00a2 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 3786 00a6 012B     		cmp	r3, #1
 3787 00a8 01D1     		bne	.L333
2439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 3788              		.loc 1 2440 5
 3789 00aa FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3790              	.L333:
2441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 3791              		.loc 1 2442 5
ARM GAS  /tmp/ccPVd4ih.s 			page 116


 3792 00ae 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 3793 00b2 012B     		cmp	r3, #1
 3794 00b4 05D1     		bne	.L335
2443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 3795              		.loc 1 2444 5
 3796 00b6 054B     		ldr	r3, .L336
 3797 00b8 9B6D     		ldr	r3, [r3, #88]
 3798 00ba 044A     		ldr	r2, .L336
 3799 00bc 23F08053 		bic	r3, r3, #268435456
 3800 00c0 9365     		str	r3, [r2, #88]
 3801              	.L335:
2445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3802              		.loc 1 2446 1
 3803 00c2 00BF     		nop
 3804 00c4 2837     		adds	r7, r7, #40
 3805              	.LCFI69:
 3806              		.cfi_def_cfa_offset 8
 3807 00c6 BD46     		mov	sp, r7
 3808              	.LCFI70:
 3809              		.cfi_def_cfa_register 13
 3810              		@ sp needed
 3811 00c8 80BD     		pop	{r7, pc}
 3812              	.L337:
 3813 00ca 00BF     		.align	2
 3814              	.L336:
 3815 00cc 00100240 		.word	1073876992
 3816 00d0 00700040 		.word	1073770496
 3817              		.cfi_endproc
 3818              	.LFE327:
 3820              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 3821              		.align	1
 3822              		.global	HAL_RCCEx_DisableLSCO
 3823              		.syntax unified
 3824              		.thumb
 3825              		.thumb_func
 3826              		.fpu fpv4-sp-d16
 3828              	HAL_RCCEx_DisableLSCO:
 3829              	.LFB328:
2447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
2450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
2453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3830              		.loc 1 2453 1
 3831              		.cfi_startproc
 3832              		@ args = 0, pretend = 0, frame = 8
 3833              		@ frame_needed = 1, uses_anonymous_args = 0
 3834 0000 80B5     		push	{r7, lr}
 3835              	.LCFI71:
 3836              		.cfi_def_cfa_offset 8
 3837              		.cfi_offset 7, -8
 3838              		.cfi_offset 14, -4
 3839 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccPVd4ih.s 			page 117


 3840              	.LCFI72:
 3841              		.cfi_def_cfa_offset 16
 3842 0004 00AF     		add	r7, sp, #0
 3843              	.LCFI73:
 3844              		.cfi_def_cfa_register 7
2454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 3845              		.loc 1 2454 20
 3846 0006 0023     		movs	r3, #0
 3847 0008 FB71     		strb	r3, [r7, #7]
2455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3848              		.loc 1 2455 20
 3849 000a 0023     		movs	r3, #0
 3850 000c BB71     		strb	r3, [r7, #6]
2456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
2458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 3851              		.loc 1 2458 6
 3852 000e 1C4B     		ldr	r3, .L344
 3853 0010 9B6D     		ldr	r3, [r3, #88]
 3854 0012 03F08053 		and	r3, r3, #268435456
 3855              		.loc 1 2458 5
 3856 0016 002B     		cmp	r3, #0
 3857 0018 0DD1     		bne	.L339
 3858              	.LBB6:
2459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 3859              		.loc 1 2460 5
 3860 001a 194B     		ldr	r3, .L344
 3861 001c 9B6D     		ldr	r3, [r3, #88]
 3862 001e 184A     		ldr	r2, .L344
 3863 0020 43F08053 		orr	r3, r3, #268435456
 3864 0024 9365     		str	r3, [r2, #88]
 3865 0026 164B     		ldr	r3, .L344
 3866 0028 9B6D     		ldr	r3, [r3, #88]
 3867 002a 03F08053 		and	r3, r3, #268435456
 3868 002e 3B60     		str	r3, [r7]
 3869 0030 3B68     		ldr	r3, [r7]
 3870              	.LBE6:
2461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3871              		.loc 1 2461 19
 3872 0032 0123     		movs	r3, #1
 3873 0034 FB71     		strb	r3, [r7, #7]
 3874              	.L339:
2462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 3875              		.loc 1 2463 6
 3876 0036 134B     		ldr	r3, .L344+4
 3877 0038 1B68     		ldr	r3, [r3]
 3878 003a 03F48073 		and	r3, r3, #256
 3879              		.loc 1 2463 5
 3880 003e 002B     		cmp	r3, #0
 3881 0040 03D1     		bne	.L340
2464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
2466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 3882              		.loc 1 2466 5
 3883 0042 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
ARM GAS  /tmp/ccPVd4ih.s 			page 118


2467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3884              		.loc 1 2467 19
 3885 0046 0123     		movs	r3, #1
 3886 0048 BB71     		strb	r3, [r7, #6]
 3887              	.L340:
2468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 3888              		.loc 1 2470 3
 3889 004a 0D4B     		ldr	r3, .L344
 3890 004c D3F89030 		ldr	r3, [r3, #144]
 3891 0050 0B4A     		ldr	r2, .L344
 3892 0052 23F08073 		bic	r3, r3, #16777216
 3893 0056 C2F89030 		str	r3, [r2, #144]
2471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
2473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 3894              		.loc 1 2473 5
 3895 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 3896 005c 012B     		cmp	r3, #1
 3897 005e 01D1     		bne	.L341
2474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
2476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 3898              		.loc 1 2476 5
 3899 0060 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3900              	.L341:
2477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 3901              		.loc 1 2478 5
 3902 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3903 0066 012B     		cmp	r3, #1
 3904 0068 05D1     		bne	.L343
2479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 3905              		.loc 1 2480 5
 3906 006a 054B     		ldr	r3, .L344
 3907 006c 9B6D     		ldr	r3, [r3, #88]
 3908 006e 044A     		ldr	r2, .L344
 3909 0070 23F08053 		bic	r3, r3, #268435456
 3910 0074 9365     		str	r3, [r2, #88]
 3911              	.L343:
2481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3912              		.loc 1 2482 1
 3913 0076 00BF     		nop
 3914 0078 0837     		adds	r7, r7, #8
 3915              	.LCFI74:
 3916              		.cfi_def_cfa_offset 8
 3917 007a BD46     		mov	sp, r7
 3918              	.LCFI75:
 3919              		.cfi_def_cfa_register 13
 3920              		@ sp needed
 3921 007c 80BD     		pop	{r7, pc}
 3922              	.L345:
 3923 007e 00BF     		.align	2
 3924              	.L344:
ARM GAS  /tmp/ccPVd4ih.s 			page 119


 3925 0080 00100240 		.word	1073876992
 3926 0084 00700040 		.word	1073770496
 3927              		.cfi_endproc
 3928              	.LFE328:
 3930              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 3931              		.align	1
 3932              		.global	HAL_RCCEx_EnableMSIPLLMode
 3933              		.syntax unified
 3934              		.thumb
 3935              		.thumb_func
 3936              		.fpu fpv4-sp-d16
 3938              	HAL_RCCEx_EnableMSIPLLMode:
 3939              	.LFB329:
2483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
2486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
2487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
2488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
2491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3940              		.loc 1 2491 1
 3941              		.cfi_startproc
 3942              		@ args = 0, pretend = 0, frame = 0
 3943              		@ frame_needed = 1, uses_anonymous_args = 0
 3944              		@ link register save eliminated.
 3945 0000 80B4     		push	{r7}
 3946              	.LCFI76:
 3947              		.cfi_def_cfa_offset 4
 3948              		.cfi_offset 7, -4
 3949 0002 00AF     		add	r7, sp, #0
 3950              	.LCFI77:
 3951              		.cfi_def_cfa_register 7
2492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 3952              		.loc 1 2492 3
 3953 0004 054B     		ldr	r3, .L347
 3954 0006 1B68     		ldr	r3, [r3]
 3955 0008 044A     		ldr	r2, .L347
 3956 000a 43F00403 		orr	r3, r3, #4
 3957 000e 1360     		str	r3, [r2]
2493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3958              		.loc 1 2493 1
 3959 0010 00BF     		nop
 3960 0012 BD46     		mov	sp, r7
 3961              	.LCFI78:
 3962              		.cfi_def_cfa_register 13
 3963              		@ sp needed
 3964 0014 5DF8047B 		ldr	r7, [sp], #4
 3965              	.LCFI79:
 3966              		.cfi_restore 7
 3967              		.cfi_def_cfa_offset 0
 3968 0018 7047     		bx	lr
 3969              	.L348:
 3970 001a 00BF     		.align	2
 3971              	.L347:
 3972 001c 00100240 		.word	1073876992
ARM GAS  /tmp/ccPVd4ih.s 			page 120


 3973              		.cfi_endproc
 3974              	.LFE329:
 3976              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 3977              		.align	1
 3978              		.global	HAL_RCCEx_DisableMSIPLLMode
 3979              		.syntax unified
 3980              		.thumb
 3981              		.thumb_func
 3982              		.fpu fpv4-sp-d16
 3984              	HAL_RCCEx_DisableMSIPLLMode:
 3985              	.LFB330:
2494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
2497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
2498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2500:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
2501:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3986              		.loc 1 2501 1
 3987              		.cfi_startproc
 3988              		@ args = 0, pretend = 0, frame = 0
 3989              		@ frame_needed = 1, uses_anonymous_args = 0
 3990              		@ link register save eliminated.
 3991 0000 80B4     		push	{r7}
 3992              	.LCFI80:
 3993              		.cfi_def_cfa_offset 4
 3994              		.cfi_offset 7, -4
 3995 0002 00AF     		add	r7, sp, #0
 3996              	.LCFI81:
 3997              		.cfi_def_cfa_register 7
2502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 3998              		.loc 1 2502 3
 3999 0004 054B     		ldr	r3, .L350
 4000 0006 1B68     		ldr	r3, [r3]
 4001 0008 044A     		ldr	r2, .L350
 4002 000a 23F00403 		bic	r3, r3, #4
 4003 000e 1360     		str	r3, [r2]
2503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4004              		.loc 1 2503 1
 4005 0010 00BF     		nop
 4006 0012 BD46     		mov	sp, r7
 4007              	.LCFI82:
 4008              		.cfi_def_cfa_register 13
 4009              		@ sp needed
 4010 0014 5DF8047B 		ldr	r7, [sp], #4
 4011              	.LCFI83:
 4012              		.cfi_restore 7
 4013              		.cfi_def_cfa_offset 0
 4014 0018 7047     		bx	lr
 4015              	.L351:
 4016 001a 00BF     		.align	2
 4017              	.L350:
 4018 001c 00100240 		.word	1073876992
 4019              		.cfi_endproc
 4020              	.LFE330:
 4022              		.section	.text.RCCEx_PLLSAI1_Config,"ax",%progbits
ARM GAS  /tmp/ccPVd4ih.s 			page 121


 4023              		.align	1
 4024              		.syntax unified
 4025              		.thumb
 4026              		.thumb_func
 4027              		.fpu fpv4-sp-d16
 4029              	RCCEx_PLLSAI1_Config:
 4030              	.LFB331:
2504:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2507:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2509:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(CRS)
2510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2511:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
2512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2513:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
2517:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2519:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
2520:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2522:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2523:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2524:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2525:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2526:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2527:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2528:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2529:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
2530:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         directly reload value with target and sychronization frequencies values
2531:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2532:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2533:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
2534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2535:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2536:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2537:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2538:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2539:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2540:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2541:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2542:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2543:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2544:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         application if synchronization is OK
2545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2546:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
2547:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
2548:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2550:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
2552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2553:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
ARM GAS  /tmp/ccPVd4ih.s 			page 122


2554:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2556:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2557:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
2558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2559:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2560:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2561:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
2562:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2563:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2564:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2565:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2567:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2568:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2569:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2570:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2572:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2573:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2574:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2575:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2576:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2577:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2578:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2579:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2580:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2581:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value;  /* no init needed */
2583:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2584:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2585:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2587:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
2589:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2590:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
2591:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2593:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2594:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
2596:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
2597:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2598:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
2599:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2600:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2601:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
2602:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2603:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
2604:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2605:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
2606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
2607:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2608:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
2609:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the TRIM[6:0] bits for STM32L412xx/L422xx or TRIM[5:0] bits otherwise
2610:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      according to RCC_CRS_HSI48CalibrationValue value */
ARM GAS  /tmp/ccPVd4ih.s 			page 123


2611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
2612:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2613:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2614:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
2616:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
2617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2618:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2619:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2620:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2622:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2624:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2625:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
2626:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2628:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2629:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
2630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
2631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2632:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2633:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2634:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2635:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
2636:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
2637:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the reload value */
2639:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
2640:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2641:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2642:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
2643:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2644:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2645:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
2646:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2648:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
2649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2650:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2651:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2652:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2653:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
2654:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2655:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *        frequency.
2656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2657:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2658:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2660:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
2661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2662:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2663:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2664:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** */
2666:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
ARM GAS  /tmp/ccPVd4ih.s 			page 124


2668:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
2669:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2670:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2671:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get timeout */
2672:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2673:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
2675:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   do
2676:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
2678:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
2680:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2681:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
2682:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2684:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2685:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
2686:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2687:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2688:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
2689:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2690:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2691:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
2692:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2693:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2695:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
2696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2697:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2698:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
2699:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2700:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2701:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
2702:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2703:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2704:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
2706:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2707:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2708:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
2709:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2710:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2711:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
2712:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2714:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2715:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
2716:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2717:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2718:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
2719:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2720:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2721:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
2722:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2723:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2724:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
ARM GAS  /tmp/ccPVd4ih.s 			page 125


2725:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
2726:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2727:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2728:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
2729:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2730:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2731:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
2732:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2733:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2734:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2735:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
2736:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2737:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2738:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
2739:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2740:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
2741:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2742:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return crsstatus;
2743:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2744:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2745:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2747:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2749:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2750:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2751:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
2752:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2753:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
2754:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
2755:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2756:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2757:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
2758:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2760:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
2761:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2762:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
2764:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2765:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
2767:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2768:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2769:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
2770:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2771:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2772:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
2773:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2774:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2775:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
2776:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2778:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
2779:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2780:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2781:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
ARM GAS  /tmp/ccPVd4ih.s 			page 126


2782:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2783:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2784:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2785:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2786:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
2787:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
2789:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
2791:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
2793:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2794:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
2795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2796:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
2797:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2798:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
2799:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2800:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2801:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2802:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
2803:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2804:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* user error callback */
2805:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
2806:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2807:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2808:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2809:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2810:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2811:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2812:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2813:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2814:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2815:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2816:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2817:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2818:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2819:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2820:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2821:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2822:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2823:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2824:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2825:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2826:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2827:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2828:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2829:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2830:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2831:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2832:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2833:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2834:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2835:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2836:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
2837:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2838:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
ARM GAS  /tmp/ccPVd4ih.s 			page 127


2839:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2840:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2841:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2842:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2843:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2844:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2845:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
2846:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2847:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2848:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
2849:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2850:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2851:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2852:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
2853:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2854:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2855:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   UNUSED(Error);
2856:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2857:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2858:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2859:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2860:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2861:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2862:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2863:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2864:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2865:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2866:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* CRS */
2867:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2868:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2869:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2870:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2871:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2872:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
2873:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2874:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2875:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2876:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2877:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2878:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2879:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI1 and enable PLLSAI1 output cloc
2880:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
2881:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI1 output cl
2882:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2883:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2884:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
2885:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2886:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2887:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2888:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
2889:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4031              		.loc 1 2889 1
 4032              		.cfi_startproc
 4033              		@ args = 0, pretend = 0, frame = 16
 4034              		@ frame_needed = 1, uses_anonymous_args = 0
 4035 0000 80B5     		push	{r7, lr}
 4036              	.LCFI84:
ARM GAS  /tmp/ccPVd4ih.s 			page 128


 4037              		.cfi_def_cfa_offset 8
 4038              		.cfi_offset 7, -8
 4039              		.cfi_offset 14, -4
 4040 0002 84B0     		sub	sp, sp, #16
 4041              	.LCFI85:
 4042              		.cfi_def_cfa_offset 24
 4043 0004 00AF     		add	r7, sp, #0
 4044              	.LCFI86:
 4045              		.cfi_def_cfa_register 7
 4046 0006 7860     		str	r0, [r7, #4]
 4047 0008 3960     		str	r1, [r7]
2890:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2891:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 4048              		.loc 1 2891 21
 4049 000a 0023     		movs	r3, #0
 4050 000c FB73     		strb	r3, [r7, #15]
2892:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2893:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2894:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
2895:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
2896:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
2897:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
2898:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
2899:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2900:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI1 clock source and divider M can be applied */
2901:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 4051              		.loc 1 2901 6
 4052 000e 754B     		ldr	r3, .L378
 4053 0010 DB68     		ldr	r3, [r3, #12]
 4054 0012 03F00303 		and	r3, r3, #3
 4055              		.loc 1 2901 5
 4056 0016 002B     		cmp	r3, #0
 4057 0018 18D0     		beq	.L353
2902:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2903:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
2904:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 4058              		.loc 1 2904 9
 4059 001a 724B     		ldr	r3, .L378
 4060 001c DB68     		ldr	r3, [r3, #12]
 4061 001e 03F00302 		and	r2, r3, #3
 4062              		.loc 1 2904 49
 4063 0022 7B68     		ldr	r3, [r7, #4]
 4064 0024 1B68     		ldr	r3, [r3]
 4065              		.loc 1 2904 7
 4066 0026 9A42     		cmp	r2, r3
 4067 0028 0DD1     		bne	.L354
2905:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2906:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 4068              		.loc 1 2906 16
 4069 002a 7B68     		ldr	r3, [r7, #4]
 4070 002c 1B68     		ldr	r3, [r3]
2905:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 4071              		.loc 1 2905 8
 4072 002e 002B     		cmp	r3, #0
 4073 0030 09D0     		beq	.L354
2907:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2908:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
ARM GAS  /tmp/ccPVd4ih.s 			page 129


2909:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
 4074              		.loc 1 2909 11
 4075 0032 6C4B     		ldr	r3, .L378
 4076 0034 DB68     		ldr	r3, [r3, #12]
 4077              		.loc 1 2909 52
 4078 0036 1B09     		lsrs	r3, r3, #4
 4079 0038 03F00703 		and	r3, r3, #7
 4080              		.loc 1 2909 77
 4081 003c 5A1C     		adds	r2, r3, #1
 4082              		.loc 1 2909 93
 4083 003e 7B68     		ldr	r3, [r7, #4]
 4084 0040 5B68     		ldr	r3, [r3, #4]
2908:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
 4085              		.loc 1 2908 8
 4086 0042 9A42     		cmp	r2, r3
 4087 0044 47D0     		beq	.L355
 4088              	.L354:
2910:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2911:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
2912:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2913:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4089              		.loc 1 2913 14
 4090 0046 0123     		movs	r3, #1
 4091 0048 FB73     		strb	r3, [r7, #15]
 4092 004a 44E0     		b	.L355
 4093              	.L353:
2914:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2915:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2916:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2917:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2918:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI1 clock source availability */
2919:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai1->PLLSAI1Source)
 4094              		.loc 1 2919 19
 4095 004c 7B68     		ldr	r3, [r7, #4]
 4096 004e 1B68     		ldr	r3, [r3]
 4097              		.loc 1 2919 5
 4098 0050 032B     		cmp	r3, #3
 4099 0052 18D0     		beq	.L356
 4100 0054 032B     		cmp	r3, #3
 4101 0056 25D8     		bhi	.L357
 4102 0058 012B     		cmp	r3, #1
 4103 005a 02D0     		beq	.L358
 4104 005c 022B     		cmp	r3, #2
 4105 005e 09D0     		beq	.L359
 4106 0060 20E0     		b	.L357
 4107              	.L358:
2920:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2921:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
2922:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 4108              		.loc 1 2922 10
 4109 0062 604B     		ldr	r3, .L378
 4110 0064 1B68     		ldr	r3, [r3]
 4111 0066 03F00203 		and	r3, r3, #2
 4112              		.loc 1 2922 9
 4113 006a 002B     		cmp	r3, #0
 4114 006c 1DD1     		bne	.L375
2923:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccPVd4ih.s 			page 130


2924:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4115              		.loc 1 2924 16
 4116 006e 0123     		movs	r3, #1
 4117 0070 FB73     		strb	r3, [r7, #15]
2925:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2926:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4118              		.loc 1 2926 7
 4119 0072 1AE0     		b	.L375
 4120              	.L359:
2927:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
2928:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 4121              		.loc 1 2928 10
 4122 0074 5B4B     		ldr	r3, .L378
 4123 0076 1B68     		ldr	r3, [r3]
 4124 0078 03F48063 		and	r3, r3, #1024
 4125              		.loc 1 2928 9
 4126 007c 002B     		cmp	r3, #0
 4127 007e 16D1     		bne	.L376
2929:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2930:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4128              		.loc 1 2930 16
 4129 0080 0123     		movs	r3, #1
 4130 0082 FB73     		strb	r3, [r7, #15]
2931:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4131              		.loc 1 2932 7
 4132 0084 13E0     		b	.L376
 4133              	.L356:
2933:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
2934:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 4134              		.loc 1 2934 10
 4135 0086 574B     		ldr	r3, .L378
 4136 0088 1B68     		ldr	r3, [r3]
 4137 008a 03F40033 		and	r3, r3, #131072
 4138              		.loc 1 2934 9
 4139 008e 002B     		cmp	r3, #0
 4140 0090 0FD1     		bne	.L377
2935:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2936:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 4141              		.loc 1 2936 12
 4142 0092 544B     		ldr	r3, .L378
 4143 0094 1B68     		ldr	r3, [r3]
 4144 0096 03F48023 		and	r3, r3, #262144
 4145              		.loc 1 2936 11
 4146 009a 002B     		cmp	r3, #0
 4147 009c 09D1     		bne	.L377
2937:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
2938:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 4148              		.loc 1 2938 18
 4149 009e 0123     		movs	r3, #1
 4150 00a0 FB73     		strb	r3, [r7, #15]
2939:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2940:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2941:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4151              		.loc 1 2941 7
 4152 00a2 06E0     		b	.L377
 4153              	.L357:
ARM GAS  /tmp/ccPVd4ih.s 			page 131


2942:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2943:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4154              		.loc 1 2943 14
 4155 00a4 0123     		movs	r3, #1
 4156 00a6 FB73     		strb	r3, [r7, #15]
2944:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4157              		.loc 1 2944 7
 4158 00a8 04E0     		b	.L361
 4159              	.L375:
2926:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 4160              		.loc 1 2926 7
 4161 00aa 00BF     		nop
 4162 00ac 02E0     		b	.L361
 4163              	.L376:
2932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 4164              		.loc 1 2932 7
 4165 00ae 00BF     		nop
 4166 00b0 00E0     		b	.L361
 4167              	.L377:
2941:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 4168              		.loc 1 2941 7
 4169 00b2 00BF     		nop
 4170              	.L361:
2945:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2946:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2947:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4171              		.loc 1 2947 7
 4172 00b4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4173 00b6 002B     		cmp	r3, #0
 4174 00b8 0DD1     		bne	.L355
2948:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2949:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2950:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source */
2951:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
2952:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2953:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source and divider M */
2954:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (Pll
 4175              		.loc 1 2954 7
 4176 00ba 4A4B     		ldr	r3, .L378
 4177 00bc DB68     		ldr	r3, [r3, #12]
 4178 00be 23F07302 		bic	r2, r3, #115
 4179 00c2 7B68     		ldr	r3, [r7, #4]
 4180 00c4 1968     		ldr	r1, [r3]
 4181 00c6 7B68     		ldr	r3, [r7, #4]
 4182 00c8 5B68     		ldr	r3, [r3, #4]
 4183 00ca 013B     		subs	r3, r3, #1
 4184 00cc 1B01     		lsls	r3, r3, #4
 4185 00ce 0B43     		orrs	r3, r3, r1
 4186 00d0 4449     		ldr	r1, .L378
 4187 00d2 1343     		orrs	r3, r3, r2
 4188 00d4 CB60     		str	r3, [r1, #12]
 4189              	.L355:
2955:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2956:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2957:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2958:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2959:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
ARM GAS  /tmp/ccPVd4ih.s 			page 132


 4190              		.loc 1 2959 5
 4191 00d6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4192 00d8 002B     		cmp	r3, #0
 4193 00da 7DD1     		bne	.L364
2960:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2961:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI1 */
2962:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DISABLE();
 4194              		.loc 1 2962 5
 4195 00dc 414B     		ldr	r3, .L378
 4196 00de 1B68     		ldr	r3, [r3]
 4197 00e0 404A     		ldr	r2, .L378
 4198 00e2 23F08063 		bic	r3, r3, #67108864
 4199 00e6 1360     		str	r3, [r2]
2963:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2965:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 4200              		.loc 1 2965 17
 4201 00e8 FFF7FEFF 		bl	HAL_GetTick
 4202 00ec B860     		str	r0, [r7, #8]
2966:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2967:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready to be updated */
2968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 4203              		.loc 1 2968 10
 4204 00ee 09E0     		b	.L365
 4205              	.L367:
2969:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2970:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4206              		.loc 1 2970 11
 4207 00f0 FFF7FEFF 		bl	HAL_GetTick
 4208 00f4 0246     		mov	r2, r0
 4209              		.loc 1 2970 25
 4210 00f6 BB68     		ldr	r3, [r7, #8]
 4211 00f8 D31A     		subs	r3, r2, r3
 4212              		.loc 1 2970 9
 4213 00fa 022B     		cmp	r3, #2
 4214 00fc 02D9     		bls	.L365
2971:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2972:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 4215              		.loc 1 2972 16
 4216 00fe 0323     		movs	r3, #3
 4217 0100 FB73     		strb	r3, [r7, #15]
2973:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 4218              		.loc 1 2973 9
 4219 0102 05E0     		b	.L366
 4220              	.L365:
2968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4221              		.loc 1 2968 11
 4222 0104 374B     		ldr	r3, .L378
 4223 0106 1B68     		ldr	r3, [r3]
 4224 0108 03F00063 		and	r3, r3, #134217728
2968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4225              		.loc 1 2968 10
 4226 010c 002B     		cmp	r3, #0
 4227 010e EFD1     		bne	.L367
 4228              	.L366:
2974:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2975:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccPVd4ih.s 			page 133


2976:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2977:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4229              		.loc 1 2977 7
 4230 0110 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4231 0112 002B     		cmp	r3, #0
 4232 0114 60D1     		bne	.L364
2978:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2979:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 4233              		.loc 1 2979 9
 4234 0116 3B68     		ldr	r3, [r7]
 4235 0118 002B     		cmp	r3, #0
 4236 011a 11D1     		bne	.L368
2980:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2981:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
2982:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2983:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2984:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
2985:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
2986:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2987:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV | RCC_PLLSAI1CFGR_PLLSAI1
2988:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2989:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
2990:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2991:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2992:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2993:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | RCC_PLLSAI1CFGR_PLLSAI1M,
2994:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2995:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) |
2996:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2997:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
2998:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2999:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3000:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
3001:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3002:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3003:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
3004:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3005:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
3006:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3007:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 4237              		.loc 1 3007 9
 4238 011c 314B     		ldr	r3, .L378
 4239 011e 1B69     		ldr	r3, [r3, #16]
 4240 0120 23F41F33 		bic	r3, r3, #162816
 4241 0124 23F44073 		bic	r3, r3, #768
 4242 0128 7A68     		ldr	r2, [r7, #4]
 4243 012a 9268     		ldr	r2, [r2, #8]
 4244 012c 1102     		lsls	r1, r2, #8
 4245 012e 7A68     		ldr	r2, [r7, #4]
 4246 0130 D268     		ldr	r2, [r2, #12]
 4247 0132 1209     		lsrs	r2, r2, #4
 4248 0134 5204     		lsls	r2, r2, #17
 4249 0136 0A43     		orrs	r2, r2, r1
 4250 0138 2A49     		ldr	r1, .L378
 4251 013a 1343     		orrs	r3, r3, r2
 4252 013c 0B61     		str	r3, [r1, #16]
 4253 013e 27E0     		b	.L369
ARM GAS  /tmp/ccPVd4ih.s 			page 134


 4254              	.L368:
3008:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P,
3009:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3010:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
3011:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
3012:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3013:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3014:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3015:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
 4255              		.loc 1 3015 14
 4256 0140 3B68     		ldr	r3, [r7]
 4257 0142 012B     		cmp	r3, #1
 4258 0144 12D1     		bne	.L370
3016:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3017:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
3018:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3019:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
3020:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3021:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1M,
3022:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3023:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
3024:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3025:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3026:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
3027:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 4259              		.loc 1 3027 9
 4260 0146 274B     		ldr	r3, .L378
 4261 0148 1B69     		ldr	r3, [r3, #16]
 4262 014a 23F4C003 		bic	r3, r3, #6291456
 4263 014e 23F4FE43 		bic	r3, r3, #32512
 4264 0152 7A68     		ldr	r2, [r7, #4]
 4265 0154 9268     		ldr	r2, [r2, #8]
 4266 0156 1102     		lsls	r1, r2, #8
 4267 0158 7A68     		ldr	r2, [r7, #4]
 4268 015a 1269     		ldr	r2, [r2, #16]
 4269 015c 5208     		lsrs	r2, r2, #1
 4270 015e 013A     		subs	r2, r2, #1
 4271 0160 5205     		lsls	r2, r2, #21
 4272 0162 0A43     		orrs	r2, r2, r1
 4273 0164 1F49     		ldr	r1, .L378
 4274 0166 1343     		orrs	r3, r3, r2
 4275 0168 0B61     		str	r3, [r1, #16]
 4276 016a 11E0     		b	.L369
 4277              	.L370:
3028:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,
3029:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3030:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
3031:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3032:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3033:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3034:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3035:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
3036:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3037:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
3038:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3039:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1M,
3040:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
ARM GAS  /tmp/ccPVd4ih.s 			page 135


3041:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
3042:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3043:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3044:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
3045:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 4278              		.loc 1 3045 9
 4279 016c 1D4B     		ldr	r3, .L378
 4280 016e 1B69     		ldr	r3, [r3, #16]
 4281 0170 23F0C063 		bic	r3, r3, #100663296
 4282 0174 23F4FE43 		bic	r3, r3, #32512
 4283 0178 7A68     		ldr	r2, [r7, #4]
 4284 017a 9268     		ldr	r2, [r2, #8]
 4285 017c 1102     		lsls	r1, r2, #8
 4286 017e 7A68     		ldr	r2, [r7, #4]
 4287 0180 5269     		ldr	r2, [r2, #20]
 4288 0182 5208     		lsrs	r2, r2, #1
 4289 0184 013A     		subs	r2, r2, #1
 4290 0186 5206     		lsls	r2, r2, #25
 4291 0188 0A43     		orrs	r2, r2, r1
 4292 018a 1649     		ldr	r1, .L378
 4293 018c 1343     		orrs	r3, r3, r2
 4294 018e 0B61     		str	r3, [r1, #16]
 4295              	.L369:
3046:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
3047:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3048:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
3049:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3050:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3051:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3052:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
3053:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1_ENABLE();
 4296              		.loc 1 3053 7
 4297 0190 144B     		ldr	r3, .L378
 4298 0192 1B68     		ldr	r3, [r3]
 4299 0194 134A     		ldr	r2, .L378
 4300 0196 43F08063 		orr	r3, r3, #67108864
 4301 019a 1360     		str	r3, [r2]
3054:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3055:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3056:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 4302              		.loc 1 3056 19
 4303 019c FFF7FEFF 		bl	HAL_GetTick
 4304 01a0 B860     		str	r0, [r7, #8]
3057:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3058:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI1 is ready */
3059:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 4305              		.loc 1 3059 12
 4306 01a2 09E0     		b	.L371
 4307              	.L373:
3060:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3061:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4308              		.loc 1 3061 13
 4309 01a4 FFF7FEFF 		bl	HAL_GetTick
 4310 01a8 0246     		mov	r2, r0
 4311              		.loc 1 3061 27
 4312 01aa BB68     		ldr	r3, [r7, #8]
 4313 01ac D31A     		subs	r3, r2, r3
ARM GAS  /tmp/ccPVd4ih.s 			page 136


 4314              		.loc 1 3061 11
 4315 01ae 022B     		cmp	r3, #2
 4316 01b0 02D9     		bls	.L371
3062:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3063:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 4317              		.loc 1 3063 18
 4318 01b2 0323     		movs	r3, #3
 4319 01b4 FB73     		strb	r3, [r7, #15]
3064:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 4320              		.loc 1 3064 11
 4321 01b6 05E0     		b	.L372
 4322              	.L371:
3059:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4323              		.loc 1 3059 13
 4324 01b8 0A4B     		ldr	r3, .L378
 4325 01ba 1B68     		ldr	r3, [r3]
 4326 01bc 03F00063 		and	r3, r3, #134217728
3059:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4327              		.loc 1 3059 12
 4328 01c0 002B     		cmp	r3, #0
 4329 01c2 EFD0     		beq	.L373
 4330              	.L372:
3065:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3066:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3067:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3068:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
 4331              		.loc 1 3068 9
 4332 01c4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4333 01c6 002B     		cmp	r3, #0
 4334 01c8 06D1     		bne	.L364
3069:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3070:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Clock output(s) */
3071:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 4335              		.loc 1 3071 9
 4336 01ca 064B     		ldr	r3, .L378
 4337 01cc 1A69     		ldr	r2, [r3, #16]
 4338 01ce 7B68     		ldr	r3, [r7, #4]
 4339 01d0 9B69     		ldr	r3, [r3, #24]
 4340 01d2 0449     		ldr	r1, .L378
 4341 01d4 1343     		orrs	r3, r3, r2
 4342 01d6 0B61     		str	r3, [r1, #16]
 4343              	.L364:
3072:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3073:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3074:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3075:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3076:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 4344              		.loc 1 3076 10
 4345 01d8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3077:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4346              		.loc 1 3077 1
 4347 01da 1846     		mov	r0, r3
 4348 01dc 1037     		adds	r7, r7, #16
 4349              	.LCFI87:
 4350              		.cfi_def_cfa_offset 8
 4351 01de BD46     		mov	sp, r7
 4352              	.LCFI88:
ARM GAS  /tmp/ccPVd4ih.s 			page 137


 4353              		.cfi_def_cfa_register 13
 4354              		@ sp needed
 4355 01e0 80BD     		pop	{r7, pc}
 4356              	.L379:
 4357 01e2 00BF     		.align	2
 4358              	.L378:
 4359 01e4 00100240 		.word	1073876992
 4360              		.cfi_endproc
 4361              	.LFE331:
 4363              		.section	.text.RCCEx_PLLSAI2_Config,"ax",%progbits
 4364              		.align	1
 4365              		.syntax unified
 4366              		.thumb
 4367              		.thumb_func
 4368              		.fpu fpv4-sp-d16
 4370              	RCCEx_PLLSAI2_Config:
 4371              	.LFB332:
3078:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3079:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
3080:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3081:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3082:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3083:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
3084:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI2 and enable PLLSAI2 output cloc
3085:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
3086:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI2 output cl
3087:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3088:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3089:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
3090:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3091:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
3092:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
3093:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
3094:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4372              		.loc 1 3094 1
 4373              		.cfi_startproc
 4374              		@ args = 0, pretend = 0, frame = 16
 4375              		@ frame_needed = 1, uses_anonymous_args = 0
 4376 0000 80B5     		push	{r7, lr}
 4377              	.LCFI89:
 4378              		.cfi_def_cfa_offset 8
 4379              		.cfi_offset 7, -8
 4380              		.cfi_offset 14, -4
 4381 0002 84B0     		sub	sp, sp, #16
 4382              	.LCFI90:
 4383              		.cfi_def_cfa_offset 24
 4384 0004 00AF     		add	r7, sp, #0
 4385              	.LCFI91:
 4386              		.cfi_def_cfa_register 7
 4387 0006 7860     		str	r0, [r7, #4]
 4388 0008 3960     		str	r1, [r7]
3095:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
3096:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 4389              		.loc 1 3096 21
 4390 000a 0023     		movs	r3, #0
 4391 000c FB73     		strb	r3, [r7, #15]
3097:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 138


3098:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
3099:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
3100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
3101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
3102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
3103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
3104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI2 clock source and divider M can be applied */
3106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 4392              		.loc 1 3106 6
 4393 000e 6A4B     		ldr	r3, .L405
 4394 0010 DB68     		ldr	r3, [r3, #12]
 4395 0012 03F00303 		and	r3, r3, #3
 4396              		.loc 1 3106 5
 4397 0016 002B     		cmp	r3, #0
 4398 0018 18D0     		beq	.L381
3107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
3109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 4399              		.loc 1 3109 9
 4400 001a 674B     		ldr	r3, .L405
 4401 001c DB68     		ldr	r3, [r3, #12]
 4402 001e 03F00302 		and	r2, r3, #3
 4403              		.loc 1 3109 49
 4404 0022 7B68     		ldr	r3, [r7, #4]
 4405 0024 1B68     		ldr	r3, [r3]
 4406              		.loc 1 3109 7
 4407 0026 9A42     		cmp	r2, r3
 4408 0028 0DD1     		bne	.L382
3110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 4409              		.loc 1 3111 16
 4410 002a 7B68     		ldr	r3, [r7, #4]
 4411 002c 1B68     		ldr	r3, [r3]
3110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 4412              		.loc 1 3110 8
 4413 002e 002B     		cmp	r3, #0
 4414 0030 09D0     		beq	.L382
3112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
 4415              		.loc 1 3114 11
 4416 0032 614B     		ldr	r3, .L405
 4417 0034 DB68     		ldr	r3, [r3, #12]
 4418              		.loc 1 3114 52
 4419 0036 1B09     		lsrs	r3, r3, #4
 4420 0038 03F00703 		and	r3, r3, #7
 4421              		.loc 1 3114 77
 4422 003c 5A1C     		adds	r2, r3, #1
 4423              		.loc 1 3114 93
 4424 003e 7B68     		ldr	r3, [r7, #4]
 4425 0040 5B68     		ldr	r3, [r3, #4]
3113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
 4426              		.loc 1 3113 8
 4427 0042 9A42     		cmp	r2, r3
 4428 0044 47D0     		beq	.L383
 4429              	.L382:
ARM GAS  /tmp/ccPVd4ih.s 			page 139


3115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
3117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4430              		.loc 1 3118 14
 4431 0046 0123     		movs	r3, #1
 4432 0048 FB73     		strb	r3, [r7, #15]
 4433 004a 44E0     		b	.L383
 4434              	.L381:
3119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI2 clock source availability */
3124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai2->PLLSAI2Source)
 4435              		.loc 1 3124 19
 4436 004c 7B68     		ldr	r3, [r7, #4]
 4437 004e 1B68     		ldr	r3, [r3]
 4438              		.loc 1 3124 5
 4439 0050 032B     		cmp	r3, #3
 4440 0052 18D0     		beq	.L384
 4441 0054 032B     		cmp	r3, #3
 4442 0056 25D8     		bhi	.L385
 4443 0058 012B     		cmp	r3, #1
 4444 005a 02D0     		beq	.L386
 4445 005c 022B     		cmp	r3, #2
 4446 005e 09D0     		beq	.L387
 4447 0060 20E0     		b	.L385
 4448              	.L386:
3125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
3127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 4449              		.loc 1 3127 10
 4450 0062 554B     		ldr	r3, .L405
 4451 0064 1B68     		ldr	r3, [r3]
 4452 0066 03F00203 		and	r3, r3, #2
 4453              		.loc 1 3127 9
 4454 006a 002B     		cmp	r3, #0
 4455 006c 1DD1     		bne	.L402
3128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4456              		.loc 1 3129 16
 4457 006e 0123     		movs	r3, #1
 4458 0070 FB73     		strb	r3, [r7, #15]
3130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4459              		.loc 1 3131 7
 4460 0072 1AE0     		b	.L402
 4461              	.L387:
3132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
3133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 4462              		.loc 1 3133 10
 4463 0074 504B     		ldr	r3, .L405
 4464 0076 1B68     		ldr	r3, [r3]
 4465 0078 03F48063 		and	r3, r3, #1024
 4466              		.loc 1 3133 9
 4467 007c 002B     		cmp	r3, #0
ARM GAS  /tmp/ccPVd4ih.s 			page 140


 4468 007e 16D1     		bne	.L403
3134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4469              		.loc 1 3135 16
 4470 0080 0123     		movs	r3, #1
 4471 0082 FB73     		strb	r3, [r7, #15]
3136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4472              		.loc 1 3137 7
 4473 0084 13E0     		b	.L403
 4474              	.L384:
3138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
3139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 4475              		.loc 1 3139 10
 4476 0086 4C4B     		ldr	r3, .L405
 4477 0088 1B68     		ldr	r3, [r3]
 4478 008a 03F40033 		and	r3, r3, #131072
 4479              		.loc 1 3139 9
 4480 008e 002B     		cmp	r3, #0
 4481 0090 0FD1     		bne	.L404
3140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 4482              		.loc 1 3141 12
 4483 0092 494B     		ldr	r3, .L405
 4484 0094 1B68     		ldr	r3, [r3]
 4485 0096 03F48023 		and	r3, r3, #262144
 4486              		.loc 1 3141 11
 4487 009a 002B     		cmp	r3, #0
 4488 009c 09D1     		bne	.L404
3142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 4489              		.loc 1 3143 18
 4490 009e 0123     		movs	r3, #1
 4491 00a0 FB73     		strb	r3, [r7, #15]
3144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4492              		.loc 1 3146 7
 4493 00a2 06E0     		b	.L404
 4494              	.L385:
3147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
3148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4495              		.loc 1 3148 14
 4496 00a4 0123     		movs	r3, #1
 4497 00a6 FB73     		strb	r3, [r7, #15]
3149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4498              		.loc 1 3149 7
 4499 00a8 04E0     		b	.L389
 4500              	.L402:
3131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 4501              		.loc 1 3131 7
 4502 00aa 00BF     		nop
 4503 00ac 02E0     		b	.L389
 4504              	.L403:
3137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 4505              		.loc 1 3137 7
 4506 00ae 00BF     		nop
ARM GAS  /tmp/ccPVd4ih.s 			page 141


 4507 00b0 00E0     		b	.L389
 4508              	.L404:
3146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 4509              		.loc 1 3146 7
 4510 00b2 00BF     		nop
 4511              	.L389:
3150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4512              		.loc 1 3152 7
 4513 00b4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4514 00b6 002B     		cmp	r3, #0
 4515 00b8 0DD1     		bne	.L383
3153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source */
3156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
3157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source and divider M */
3159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (Pll
 4516              		.loc 1 3159 7
 4517 00ba 3F4B     		ldr	r3, .L405
 4518 00bc DB68     		ldr	r3, [r3, #12]
 4519 00be 23F07302 		bic	r2, r3, #115
 4520 00c2 7B68     		ldr	r3, [r7, #4]
 4521 00c4 1968     		ldr	r1, [r3]
 4522 00c6 7B68     		ldr	r3, [r7, #4]
 4523 00c8 5B68     		ldr	r3, [r3, #4]
 4524 00ca 013B     		subs	r3, r3, #1
 4525 00cc 1B01     		lsls	r3, r3, #4
 4526 00ce 0B43     		orrs	r3, r3, r1
 4527 00d0 3949     		ldr	r1, .L405
 4528 00d2 1343     		orrs	r3, r3, r2
 4529 00d4 CB60     		str	r3, [r1, #12]
 4530              	.L383:
3160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 4531              		.loc 1 3164 5
 4532 00d6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4533 00d8 002B     		cmp	r3, #0
 4534 00da 67D1     		bne	.L392
3165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
3167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 4535              		.loc 1 3167 5
 4536 00dc 364B     		ldr	r3, .L405
 4537 00de 1B68     		ldr	r3, [r3]
 4538 00e0 354A     		ldr	r2, .L405
 4539 00e2 23F08053 		bic	r3, r3, #268435456
 4540 00e6 1360     		str	r3, [r2]
3168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 4541              		.loc 1 3170 17
ARM GAS  /tmp/ccPVd4ih.s 			page 142


 4542 00e8 FFF7FEFF 		bl	HAL_GetTick
 4543 00ec B860     		str	r0, [r7, #8]
3171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready to be updated */
3173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 4544              		.loc 1 3173 10
 4545 00ee 09E0     		b	.L393
 4546              	.L395:
3174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 4547              		.loc 1 3175 11
 4548 00f0 FFF7FEFF 		bl	HAL_GetTick
 4549 00f4 0246     		mov	r2, r0
 4550              		.loc 1 3175 25
 4551 00f6 BB68     		ldr	r3, [r7, #8]
 4552 00f8 D31A     		subs	r3, r2, r3
 4553              		.loc 1 3175 9
 4554 00fa 022B     		cmp	r3, #2
 4555 00fc 02D9     		bls	.L393
3176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 4556              		.loc 1 3177 16
 4557 00fe 0323     		movs	r3, #3
 4558 0100 FB73     		strb	r3, [r7, #15]
3178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 4559              		.loc 1 3178 9
 4560 0102 05E0     		b	.L394
 4561              	.L393:
3173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4562              		.loc 1 3173 11
 4563 0104 2C4B     		ldr	r3, .L405
 4564 0106 1B68     		ldr	r3, [r3]
 4565 0108 03F00053 		and	r3, r3, #536870912
3173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4566              		.loc 1 3173 10
 4567 010c 002B     		cmp	r3, #0
 4568 010e EFD1     		bne	.L395
 4569              	.L394:
3179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4570              		.loc 1 3182 7
 4571 0110 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4572 0112 002B     		cmp	r3, #0
 4573 0114 4AD1     		bne	.L392
3183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 4574              		.loc 1 3184 9
 4575 0116 3B68     		ldr	r3, [r7]
 4576 0118 002B     		cmp	r3, #0
 4577 011a 11D1     		bne	.L396
3185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
3187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
ARM GAS  /tmp/ccPVd4ih.s 			page 143


3190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV | RCC_PLLSAI2CFGR_PLLSAI2
3193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos) |
3195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | RCC_PLLSAI2CFGR_PLLSAI2M,
3199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) |
3201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
3206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
3209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
3211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
 4578              		.loc 1 3212 9
 4579 011c 264B     		ldr	r3, .L405
 4580 011e 5B69     		ldr	r3, [r3, #20]
 4581 0120 23F41F33 		bic	r3, r3, #162816
 4582 0124 23F44073 		bic	r3, r3, #768
 4583 0128 7A68     		ldr	r2, [r7, #4]
 4584 012a 9268     		ldr	r2, [r2, #8]
 4585 012c 1102     		lsls	r1, r2, #8
 4586 012e 7A68     		ldr	r2, [r7, #4]
 4587 0130 D268     		ldr	r2, [r2, #12]
 4588 0132 1209     		lsrs	r2, r2, #4
 4589 0134 5204     		lsls	r2, r2, #17
 4590 0136 0A43     		orrs	r2, r2, r1
 4591 0138 1F49     		ldr	r1, .L405
 4592 013a 1343     		orrs	r3, r3, r2
 4593 013c 4B61     		str	r3, [r1, #20]
 4594 013e 11E0     		b	.L397
 4595              	.L396:
3213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P,
3214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos));
3216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
3221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
3222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
3224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
3226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2M,
3228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
ARM GAS  /tmp/ccPVd4ih.s 			page 144


3229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) |
3230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor Q and Multiplication factor N*/
3233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q,
3235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos));
3237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
3240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
3243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
3245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2M,
3247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
3249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
3252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
 4596              		.loc 1 3252 9
 4597 0140 1D4B     		ldr	r3, .L405
 4598 0142 5B69     		ldr	r3, [r3, #20]
 4599 0144 23F0C063 		bic	r3, r3, #100663296
 4600 0148 23F4FE43 		bic	r3, r3, #32512
 4601 014c 7A68     		ldr	r2, [r7, #4]
 4602 014e 9268     		ldr	r2, [r2, #8]
 4603 0150 1102     		lsls	r1, r2, #8
 4604 0152 7A68     		ldr	r2, [r7, #4]
 4605 0154 1269     		ldr	r2, [r2, #16]
 4606 0156 5208     		lsrs	r2, r2, #1
 4607 0158 013A     		subs	r2, r2, #1
 4608 015a 5206     		lsls	r2, r2, #25
 4609 015c 0A43     		orrs	r2, r2, r1
 4610 015e 1649     		ldr	r1, .L405
 4611 0160 1343     		orrs	r3, r3, r2
 4612 0162 4B61     		str	r3, [r1, #20]
 4613              	.L397:
3253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
3254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
3256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
3260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2_ENABLE();
 4614              		.loc 1 3260 7
 4615 0164 144B     		ldr	r3, .L405
 4616 0166 1B68     		ldr	r3, [r3]
 4617 0168 134A     		ldr	r2, .L405
 4618 016a 43F08053 		orr	r3, r3, #268435456
 4619 016e 1360     		str	r3, [r2]
3261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccPVd4ih.s 			page 145


3262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 4620              		.loc 1 3263 19
 4621 0170 FFF7FEFF 		bl	HAL_GetTick
 4622 0174 B860     		str	r0, [r7, #8]
3264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI2 is ready */
3266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 4623              		.loc 1 3266 12
 4624 0176 09E0     		b	.L398
 4625              	.L400:
3267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 4626              		.loc 1 3268 13
 4627 0178 FFF7FEFF 		bl	HAL_GetTick
 4628 017c 0246     		mov	r2, r0
 4629              		.loc 1 3268 27
 4630 017e BB68     		ldr	r3, [r7, #8]
 4631 0180 D31A     		subs	r3, r2, r3
 4632              		.loc 1 3268 11
 4633 0182 022B     		cmp	r3, #2
 4634 0184 02D9     		bls	.L398
3269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 4635              		.loc 1 3270 18
 4636 0186 0323     		movs	r3, #3
 4637 0188 FB73     		strb	r3, [r7, #15]
3271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 4638              		.loc 1 3271 11
 4639 018a 05E0     		b	.L399
 4640              	.L398:
3266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4641              		.loc 1 3266 13
 4642 018c 0A4B     		ldr	r3, .L405
 4643 018e 1B68     		ldr	r3, [r3]
 4644 0190 03F00053 		and	r3, r3, #536870912
3266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4645              		.loc 1 3266 12
 4646 0194 002B     		cmp	r3, #0
 4647 0196 EFD0     		beq	.L400
 4648              	.L399:
3272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
 4649              		.loc 1 3275 9
 4650 0198 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4651 019a 002B     		cmp	r3, #0
 4652 019c 06D1     		bne	.L392
3276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Clock output(s) */
3278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 4653              		.loc 1 3278 9
 4654 019e 064B     		ldr	r3, .L405
 4655 01a0 5A69     		ldr	r2, [r3, #20]
 4656 01a2 7B68     		ldr	r3, [r7, #4]
 4657 01a4 5B69     		ldr	r3, [r3, #20]
ARM GAS  /tmp/ccPVd4ih.s 			page 146


 4658 01a6 0449     		ldr	r1, .L405
 4659 01a8 1343     		orrs	r3, r3, r2
 4660 01aa 4B61     		str	r3, [r1, #20]
 4661              	.L392:
3279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 4662              		.loc 1 3283 10
 4663 01ac FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4664              		.loc 1 3284 1
 4665 01ae 1846     		mov	r0, r3
 4666 01b0 1037     		adds	r7, r7, #16
 4667              	.LCFI92:
 4668              		.cfi_def_cfa_offset 8
 4669 01b2 BD46     		mov	sp, r7
 4670              	.LCFI93:
 4671              		.cfi_def_cfa_register 13
 4672              		@ sp needed
 4673 01b4 80BD     		pop	{r7, pc}
 4674              	.L406:
 4675 01b6 00BF     		.align	2
 4676              	.L405:
 4677 01b8 00100240 		.word	1073876992
 4678              		.cfi_endproc
 4679              	.LFE332:
 4681              		.section	.text.RCCEx_GetSAIxPeriphCLKFreq,"ax",%progbits
 4682              		.align	1
 4683              		.syntax unified
 4684              		.thumb
 4685              		.thumb_func
 4686              		.fpu fpv4-sp-d16
 4688              	RCCEx_GetSAIxPeriphCLKFreq:
 4689              	.LFB333:
3285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
3289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
3291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4690              		.loc 1 3291 1
 4691              		.cfi_startproc
 4692              		@ args = 0, pretend = 0, frame = 32
 4693              		@ frame_needed = 1, uses_anonymous_args = 0
 4694              		@ link register save eliminated.
 4695 0000 80B4     		push	{r7}
 4696              	.LCFI94:
 4697              		.cfi_def_cfa_offset 4
 4698              		.cfi_offset 7, -4
 4699 0002 89B0     		sub	sp, sp, #36
 4700              	.LCFI95:
 4701              		.cfi_def_cfa_offset 40
 4702 0004 00AF     		add	r7, sp, #0
 4703              	.LCFI96:
ARM GAS  /tmp/ccPVd4ih.s 			page 147


 4704              		.cfi_def_cfa_register 7
 4705 0006 7860     		str	r0, [r7, #4]
 4706 0008 3960     		str	r1, [r7]
3292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 4707              		.loc 1 3292 12
 4708 000a 0023     		movs	r3, #0
 4709 000c FB61     		str	r3, [r7, #28]
3293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 4710              		.loc 1 3293 12
 4711 000e 0023     		movs	r3, #0
 4712 0010 BB61     		str	r3, [r7, #24]
3294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln;    /* no init needed */
3295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_SUPPORT)
3296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp = 0U;
 4713              		.loc 1 3296 12
 4714 0012 0023     		movs	r3, #0
 4715 0014 7B61     		str	r3, [r7, #20]
3297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLP_SUPPORT */
3298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Handle SAIs */
3300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_SAI1)
 4716              		.loc 1 3300 5
 4717 0016 7B68     		ldr	r3, [r7, #4]
 4718 0018 B3F5006F 		cmp	r3, #2048
 4719 001c 0CD1     		bne	.L408
3301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 4720              		.loc 1 3302 14
 4721 001e 624B     		ldr	r3, .L423
 4722 0020 D3F88830 		ldr	r3, [r3, #136]
 4723              		.loc 1 3302 12
 4724 0024 03F44003 		and	r3, r3, #12582912
 4725 0028 BB61     		str	r3, [r7, #24]
3303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 4726              		.loc 1 3303 7
 4727 002a BB69     		ldr	r3, [r7, #24]
 4728 002c B3F5400F 		cmp	r3, #12582912
 4729 0030 12D1     		bne	.L409
3304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 4730              		.loc 1 3305 17
 4731 0032 5E4B     		ldr	r3, .L423+4
 4732 0034 FB61     		str	r3, [r7, #28]
 4733 0036 0FE0     		b	.L409
 4734              	.L408:
3306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Else, PLL clock output to check below */
3308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClk == RCC_PERIPHCLK_SAI2)
 4735              		.loc 1 3312 7
 4736 0038 7B68     		ldr	r3, [r7, #4]
 4737 003a B3F5805F 		cmp	r3, #4096
 4738 003e 0BD1     		bne	.L409
3313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccPVd4ih.s 			page 148


3314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 4739              		.loc 1 3314 16
 4740 0040 594B     		ldr	r3, .L423
 4741 0042 D3F88830 		ldr	r3, [r3, #136]
 4742              		.loc 1 3314 14
 4743 0046 03F04073 		and	r3, r3, #50331648
 4744 004a BB61     		str	r3, [r7, #24]
3315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 4745              		.loc 1 3315 9
 4746 004c BB69     		ldr	r3, [r7, #24]
 4747 004e B3F1407F 		cmp	r3, #50331648
 4748 0052 01D1     		bne	.L409
3316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 4749              		.loc 1 3317 19
 4750 0054 554B     		ldr	r3, .L423+4
 4751 0056 FB61     		str	r3, [r7, #28]
 4752              	.L409:
3318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Else, PLL clock output to check below */
3320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(frequency == 0U)
 4753              		.loc 1 3324 5
 4754 0058 FB69     		ldr	r3, [r7, #28]
 4755 005a 002B     		cmp	r3, #0
 4756 005c 40F09C80 		bne	.L410
3325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pllvco = InputFrequency;
 4757              		.loc 1 3326 12
 4758 0060 3B68     		ldr	r3, [r7]
 4759 0062 3B61     		str	r3, [r7, #16]
3327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 4760              		.loc 1 3329 7
 4761 0064 BB69     		ldr	r3, [r7, #24]
 4762 0066 B3F5000F 		cmp	r3, #8388608
 4763 006a 03D0     		beq	.L411
 4764              		.loc 1 3329 42 discriminator 1
 4765 006c BB69     		ldr	r3, [r7, #24]
 4766 006e B3F1007F 		cmp	r3, #33554432
 4767 0072 2DD1     		bne	.L412
 4768              	.L411:
3330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 4769              		.loc 1 3331 10
 4770 0074 4C4B     		ldr	r3, .L423
 4771 0076 DB68     		ldr	r3, [r3, #12]
 4772 0078 03F48033 		and	r3, r3, #65536
 4773              		.loc 1 3331 9
 4774 007c 002B     		cmp	r3, #0
 4775 007e 00F08B80 		beq	.L410
3332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
ARM GAS  /tmp/ccPVd4ih.s 			page 149


3334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 4776              		.loc 1 3334 30
 4777 0082 494B     		ldr	r3, .L423
 4778 0084 DB68     		ldr	r3, [r3, #12]
 4779              		.loc 1 3334 71
 4780 0086 1B09     		lsrs	r3, r3, #4
 4781 0088 03F00703 		and	r3, r3, #7
 4782              		.loc 1 3334 96
 4783 008c 0133     		adds	r3, r3, #1
 4784              		.loc 1 3334 16
 4785 008e 3A69     		ldr	r2, [r7, #16]
 4786 0090 B2FBF3F3 		udiv	r3, r2, r3
 4787 0094 3B61     		str	r3, [r7, #16]
3335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
3336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 4788              		.loc 1 3336 16
 4789 0096 444B     		ldr	r3, .L423
 4790 0098 DB68     		ldr	r3, [r3, #12]
 4791              		.loc 1 3336 57
 4792 009a 1B0A     		lsrs	r3, r3, #8
 4793              		.loc 1 3336 14
 4794 009c 03F07F03 		and	r3, r3, #127
 4795 00a0 FB60     		str	r3, [r7, #12]
3337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 4796              		.loc 1 3340 11
 4797 00a2 7B69     		ldr	r3, [r7, #20]
 4798 00a4 002B     		cmp	r3, #0
 4799 00a6 0AD1     		bne	.L414
3341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 4800              		.loc 1 3342 14
 4801 00a8 3F4B     		ldr	r3, .L423
 4802 00aa DB68     		ldr	r3, [r3, #12]
 4803 00ac 03F40033 		and	r3, r3, #131072
 4804              		.loc 1 3342 13
 4805 00b0 002B     		cmp	r3, #0
 4806 00b2 02D0     		beq	.L415
3343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 4807              		.loc 1 3344 18
 4808 00b4 1123     		movs	r3, #17
 4809 00b6 7B61     		str	r3, [r7, #20]
 4810 00b8 01E0     		b	.L414
 4811              	.L415:
3345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 4812              		.loc 1 3348 18
 4813 00ba 0723     		movs	r3, #7
 4814 00bc 7B61     		str	r3, [r7, #20]
 4815              	.L414:
3349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccPVd4ih.s 			page 150


3351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 4816              		.loc 1 3351 29
 4817 00be 3B69     		ldr	r3, [r7, #16]
 4818 00c0 FA68     		ldr	r2, [r7, #12]
 4819 00c2 03FB02F2 		mul	r2, r3, r2
 4820              		.loc 1 3351 19
 4821 00c6 7B69     		ldr	r3, [r7, #20]
 4822 00c8 B2FBF3F3 		udiv	r3, r2, r3
 4823 00cc FB61     		str	r3, [r7, #28]
3331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4824              		.loc 1 3331 9
 4825 00ce 63E0     		b	.L410
 4826              	.L412:
3352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 4827              		.loc 1 3354 12
 4828 00d0 BB69     		ldr	r3, [r7, #24]
 4829 00d2 002B     		cmp	r3, #0
 4830 00d4 2CD1     		bne	.L416
3355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 4831              		.loc 1 3356 10
 4832 00d6 344B     		ldr	r3, .L423
 4833 00d8 1B69     		ldr	r3, [r3, #16]
 4834 00da 03F48033 		and	r3, r3, #65536
 4835              		.loc 1 3356 9
 4836 00de 002B     		cmp	r3, #0
 4837 00e0 5AD0     		beq	.L410
3357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 4838              		.loc 1 3364 30
 4839 00e2 314B     		ldr	r3, .L423
 4840 00e4 DB68     		ldr	r3, [r3, #12]
 4841              		.loc 1 3364 71
 4842 00e6 1B09     		lsrs	r3, r3, #4
 4843 00e8 03F00703 		and	r3, r3, #7
 4844              		.loc 1 3364 96
 4845 00ec 0133     		adds	r3, r3, #1
 4846              		.loc 1 3364 16
 4847 00ee 3A69     		ldr	r2, [r7, #16]
 4848 00f0 B2FBF3F3 		udiv	r3, r2, r3
 4849 00f4 3B61     		str	r3, [r7, #16]
3365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
 4850              		.loc 1 3367 16
 4851 00f6 2C4B     		ldr	r3, .L423
 4852 00f8 1B69     		ldr	r3, [r3, #16]
 4853              		.loc 1 3367 69
 4854 00fa 1B0A     		lsrs	r3, r3, #8
ARM GAS  /tmp/ccPVd4ih.s 			page 151


 4855              		.loc 1 3367 14
 4856 00fc 03F07F03 		and	r3, r3, #127
 4857 0100 FB60     		str	r3, [r7, #12]
3368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
3370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 4858              		.loc 1 3371 11
 4859 0102 7B69     		ldr	r3, [r7, #20]
 4860 0104 002B     		cmp	r3, #0
 4861 0106 0AD1     		bne	.L417
3372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 4862              		.loc 1 3373 14
 4863 0108 274B     		ldr	r3, .L423
 4864 010a 1B69     		ldr	r3, [r3, #16]
 4865 010c 03F40033 		and	r3, r3, #131072
 4866              		.loc 1 3373 13
 4867 0110 002B     		cmp	r3, #0
 4868 0112 02D0     		beq	.L418
3374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 4869              		.loc 1 3375 18
 4870 0114 1123     		movs	r3, #17
 4871 0116 7B61     		str	r3, [r7, #20]
 4872 0118 01E0     		b	.L417
 4873              	.L418:
3376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 4874              		.loc 1 3379 18
 4875 011a 0723     		movs	r3, #7
 4876 011c 7B61     		str	r3, [r7, #20]
 4877              	.L417:
3380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 4878              		.loc 1 3382 29
 4879 011e 3B69     		ldr	r3, [r7, #16]
 4880 0120 FA68     		ldr	r2, [r7, #12]
 4881 0122 03FB02F2 		mul	r2, r3, r2
 4882              		.loc 1 3382 19
 4883 0126 7B69     		ldr	r3, [r7, #20]
 4884 0128 B2FBF3F3 		udiv	r3, r2, r3
 4885 012c FB61     		str	r3, [r7, #28]
 4886 012e 33E0     		b	.L410
 4887              	.L416:
3383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
3386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
3387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccPVd4ih.s 			page 152


3392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
3394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PLL)
3397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK) != 0U)
3399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */
3403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
3404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
3410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1)
3431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
3433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
3444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
3446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccPVd4ih.s 			page 153


3449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
3450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 4888              		.loc 1 3474 12
 4889 0130 BB69     		ldr	r3, [r7, #24]
 4890 0132 B3F5800F 		cmp	r3, #4194304
 4891 0136 03D0     		beq	.L419
 4892              		.loc 1 3474 51 discriminator 1
 4893 0138 BB69     		ldr	r3, [r7, #24]
 4894 013a B3F1807F 		cmp	r3, #16777216
 4895 013e 2BD1     		bne	.L410
 4896              	.L419:
3475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 4897              		.loc 1 3476 10
 4898 0140 194B     		ldr	r3, .L423
 4899 0142 5B69     		ldr	r3, [r3, #20]
 4900 0144 03F48033 		and	r3, r3, #65536
 4901              		.loc 1 3476 9
 4902 0148 002B     		cmp	r3, #0
 4903 014a 25D0     		beq	.L410
3477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
3480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2 Source) / PLLSAI2M */
3481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFG
3482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 4904              		.loc 1 3484 30
 4905 014c 164B     		ldr	r3, .L423
 4906 014e DB68     		ldr	r3, [r3, #12]
 4907              		.loc 1 3484 71
 4908 0150 1B09     		lsrs	r3, r3, #4
ARM GAS  /tmp/ccPVd4ih.s 			page 154


 4909 0152 03F00703 		and	r3, r3, #7
 4910              		.loc 1 3484 96
 4911 0156 0133     		adds	r3, r3, #1
 4912              		.loc 1 3484 16
 4913 0158 3A69     		ldr	r2, [r7, #16]
 4914 015a B2FBF3F3 		udiv	r3, r2, r3
 4915 015e 3B61     		str	r3, [r7, #16]
3485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
3487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos
 4916              		.loc 1 3487 16
 4917 0160 114B     		ldr	r3, .L423
 4918 0162 5B69     		ldr	r3, [r3, #20]
 4919              		.loc 1 3487 69
 4920 0164 1B0A     		lsrs	r3, r3, #8
 4921              		.loc 1 3487 14
 4922 0166 03F07F03 		and	r3, r3, #127
 4923 016a FB60     		str	r3, [r7, #12]
3488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PD
3490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 4924              		.loc 1 3491 11
 4925 016c 7B69     		ldr	r3, [r7, #20]
 4926 016e 002B     		cmp	r3, #0
 4927 0170 0AD1     		bne	.L420
3492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 4928              		.loc 1 3493 14
 4929 0172 0D4B     		ldr	r3, .L423
 4930 0174 5B69     		ldr	r3, [r3, #20]
 4931 0176 03F40033 		and	r3, r3, #131072
 4932              		.loc 1 3493 13
 4933 017a 002B     		cmp	r3, #0
 4934 017c 02D0     		beq	.L421
3494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 4935              		.loc 1 3495 18
 4936 017e 1123     		movs	r3, #17
 4937 0180 7B61     		str	r3, [r7, #20]
 4938 0182 01E0     		b	.L420
 4939              	.L421:
3496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 4940              		.loc 1 3499 18
 4941 0184 0723     		movs	r3, #7
 4942 0186 7B61     		str	r3, [r7, #20]
 4943              	.L420:
3500:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3501:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 4944              		.loc 1 3502 29
 4945 0188 3B69     		ldr	r3, [r7, #16]
 4946 018a FA68     		ldr	r2, [r7, #12]
 4947 018c 03FB02F2 		mul	r2, r3, r2
ARM GAS  /tmp/ccPVd4ih.s 			page 155


 4948              		.loc 1 3502 19
 4949 0190 7B69     		ldr	r3, [r7, #20]
 4950 0192 B2FBF3F3 		udiv	r3, r2, r3
 4951 0196 FB61     		str	r3, [r7, #28]
 4952              	.L410:
3503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3504:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3507:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
3509:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
3511:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3513:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return frequency;
 4953              		.loc 1 3515 10
 4954 0198 FB69     		ldr	r3, [r7, #28]
3516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4955              		.loc 1 3516 1
 4956 019a 1846     		mov	r0, r3
 4957 019c 2437     		adds	r7, r7, #36
 4958              	.LCFI97:
 4959              		.cfi_def_cfa_offset 4
 4960 019e BD46     		mov	sp, r7
 4961              	.LCFI98:
 4962              		.cfi_def_cfa_register 13
 4963              		@ sp needed
 4964 01a0 5DF8047B 		ldr	r7, [sp], #4
 4965              	.LCFI99:
 4966              		.cfi_restore 7
 4967              		.cfi_def_cfa_offset 0
 4968 01a4 7047     		bx	lr
 4969              	.L424:
 4970 01a6 00BF     		.align	2
 4971              	.L423:
 4972 01a8 00100240 		.word	1073876992
 4973 01ac 68FF1F00 		.word	2097000
 4974              		.cfi_endproc
 4975              	.LFE333:
 4977              		.text
 4978              	.Letext0:
 4979              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 4980              		.file 3 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 4981              		.file 4 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 4982              		.file 5 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 4983              		.file 6 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 4984              		.file 7 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 4985              		.file 8 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
ARM GAS  /tmp/ccPVd4ih.s 			page 156


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc_ex.c
     /tmp/ccPVd4ih.s:18     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccPVd4ih.s:26     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccPVd4ih.s:4029   .text.RCCEx_PLLSAI1_Config:0000000000000000 RCCEx_PLLSAI1_Config
     /tmp/ccPVd4ih.s:4370   .text.RCCEx_PLLSAI2_Config:0000000000000000 RCCEx_PLLSAI2_Config
     /tmp/ccPVd4ih.s:405    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000260 $d
     /tmp/ccPVd4ih.s:409    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000268 $t
     /tmp/ccPVd4ih.s:761    .text.HAL_RCCEx_PeriphCLKConfig:00000000000004ec $d
     /tmp/ccPVd4ih.s:764    .text.HAL_RCCEx_PeriphCLKConfig:00000000000004f0 $t
     /tmp/ccPVd4ih.s:898    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005d0 $d
     /tmp/ccPVd4ih.s:903    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccPVd4ih.s:910    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccPVd4ih.s:1203   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000001d8 $d
     /tmp/ccPVd4ih.s:1209   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccPVd4ih.s:1216   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccPVd4ih.s:1496   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000238 $d
     /tmp/ccPVd4ih.s:1528   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002b8 $t
     /tmp/ccPVd4ih.s:4688   .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 RCCEx_GetSAIxPeriphCLKFreq
     /tmp/ccPVd4ih.s:1554   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002e0 $d
     /tmp/ccPVd4ih.s:1561   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002f4 $t
     /tmp/ccPVd4ih.s:1755   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000438 $d
     /tmp/ccPVd4ih.s:1759   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000448 $t
     /tmp/ccPVd4ih.s:1826   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000004a8 $d
     /tmp/ccPVd4ih.s:1839   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000004dc $t
     /tmp/ccPVd4ih.s:1974   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000059c $d
     /tmp/ccPVd4ih.s:1979   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000005a8 $t
     /tmp/ccPVd4ih.s:2374   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000081c $d
     /tmp/ccPVd4ih.s:2378   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000824 $t
     /tmp/ccPVd4ih.s:2777   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000a9c $d
     /tmp/ccPVd4ih.s:2781   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000aa4 $t
     /tmp/ccPVd4ih.s:2803   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 $t
     /tmp/ccPVd4ih.s:2810   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 HAL_RCCEx_EnablePLLSAI1
     /tmp/ccPVd4ih.s:2956   .text.HAL_RCCEx_EnablePLLSAI1:00000000000000c8 $d
     /tmp/ccPVd4ih.s:2962   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 $t
     /tmp/ccPVd4ih.s:2969   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 HAL_RCCEx_DisablePLLSAI1
     /tmp/ccPVd4ih.s:3060   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000070 $d
     /tmp/ccPVd4ih.s:3065   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 $t
     /tmp/ccPVd4ih.s:3072   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 HAL_RCCEx_EnablePLLSAI2
     /tmp/ccPVd4ih.s:3212   .text.HAL_RCCEx_EnablePLLSAI2:00000000000000bc $d
     /tmp/ccPVd4ih.s:3218   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 $t
     /tmp/ccPVd4ih.s:3225   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 HAL_RCCEx_DisablePLLSAI2
     /tmp/ccPVd4ih.s:3316   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000070 $d
     /tmp/ccPVd4ih.s:3321   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/ccPVd4ih.s:3328   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/ccPVd4ih.s:3371   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000024 $d
     /tmp/ccPVd4ih.s:3376   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 $t
     /tmp/ccPVd4ih.s:3383   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 HAL_RCCEx_StandbyMSIRangeConfig
     /tmp/ccPVd4ih.s:3427   .text.HAL_RCCEx_StandbyMSIRangeConfig:000000000000002c $d
     /tmp/ccPVd4ih.s:3432   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccPVd4ih.s:3439   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccPVd4ih.s:3473   .text.HAL_RCCEx_EnableLSECSS:0000000000000020 $d
     /tmp/ccPVd4ih.s:3478   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccPVd4ih.s:3485   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccPVd4ih.s:3525   .text.HAL_RCCEx_DisableLSECSS:000000000000002c $d
     /tmp/ccPVd4ih.s:3530   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccPVd4ih.s:3537   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
ARM GAS  /tmp/ccPVd4ih.s 			page 157


     /tmp/ccPVd4ih.s:3589   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000044 $d
     /tmp/ccPVd4ih.s:3595   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccPVd4ih.s:3602   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccPVd4ih.s:3648   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccPVd4ih.s:3636   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000024 $d
     /tmp/ccPVd4ih.s:3641   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccPVd4ih.s:3677   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
     /tmp/ccPVd4ih.s:3684   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/ccPVd4ih.s:3815   .text.HAL_RCCEx_EnableLSCO:00000000000000cc $d
     /tmp/ccPVd4ih.s:3821   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/ccPVd4ih.s:3828   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/ccPVd4ih.s:3925   .text.HAL_RCCEx_DisableLSCO:0000000000000080 $d
     /tmp/ccPVd4ih.s:3931   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 $t
     /tmp/ccPVd4ih.s:3938   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 HAL_RCCEx_EnableMSIPLLMode
     /tmp/ccPVd4ih.s:3972   .text.HAL_RCCEx_EnableMSIPLLMode:000000000000001c $d
     /tmp/ccPVd4ih.s:3977   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 $t
     /tmp/ccPVd4ih.s:3984   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 HAL_RCCEx_DisableMSIPLLMode
     /tmp/ccPVd4ih.s:4018   .text.HAL_RCCEx_DisableMSIPLLMode:000000000000001c $d
     /tmp/ccPVd4ih.s:4023   .text.RCCEx_PLLSAI1_Config:0000000000000000 $t
     /tmp/ccPVd4ih.s:4359   .text.RCCEx_PLLSAI1_Config:00000000000001e4 $d
     /tmp/ccPVd4ih.s:4364   .text.RCCEx_PLLSAI2_Config:0000000000000000 $t
     /tmp/ccPVd4ih.s:4677   .text.RCCEx_PLLSAI2_Config:00000000000001b8 $d
     /tmp/ccPVd4ih.s:4682   .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 $t
     /tmp/ccPVd4ih.s:4972   .text.RCCEx_GetSAIxPeriphCLKFreq:00000000000001a8 $d

UNDEFINED SYMBOLS
HAL_GetTick
MSIRangeTable
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
