SigmaDSP SigmaDSP Digital Audio Processor, 147.456 MHz, 8kword Data RAM, I2C/SPI, LFCSP-72
sigmadsp audio
https://www.analog.com/media/en/technical-documentation/data-sheets/ADAU1452_1451_1450.pdf


	                 +-----------+
	            DGND |[ 1]   [73]| EP
	           IOVDD |[ 2]   [72]| DGND
	          VDRIVE |[ 3]   [71]| DVDD
	         SPDIFIN |[ 4]   [70]| SDATA_IN3
	        SPDIFOUT |[ 5]   [69]| LRCLK_IN3/MP13
	            AGND |[ 6]   [68]| BCLK_IN3
	            AVDD |[ 7]   [67]| SDATA_IN2
	         AUXADC0 |[ 8]   [66]| LRCLK_IN2/MP12
	         AUXADC1 |[ 9]   [65]| BCLK_IN2
	         AUXADC2 |[10]   [64]| THD_P
	         AUXADC3 |[11]   [63]| THD_M
	         AUXADC4 |[12]   [62]| SDATA_IN1
	         AUXADC5 |[13]   [61]| LRCLK_IN1/MP11
	            PGND |[14]   [60]| BCLK_IN1
	            PVDD |[15]   [59]| SDATA_IN0
	         PLLFILT |[16]   [58]| LRCLK_IN0/MP10
	            DGND |[17]   [57]| BCLK_IN0
	           IOVDD |[18]   [56]| IOVDD
	            DGND |[19]   [55]| DGND
	            DVDD |[20]   [54]| DGND
	     XTALIN/MCLK |[21]   [53]| DVDD
	         XTALOUT |[22]   [52]| SDATA_OUT3
	          CLKOUT |[23]   [51]| BCLK_OUT3
	        ~{RESET} |[24]   [50]| LRCLK_OUT3/MP9
	            DGND |[25]   [49]| SDATA_OUT2
	        SS_M/MP0 |[26]   [48]| BCLK_OUT2
	      MOSI_M/MP1 |[27]   [47]| LRCLK_OUT2/MP8
	SCL_M/SCLK_M/MP2 |[28]   [46]| MP7
	SDA_M/MISO_M/MP3 |[29]   [45]| MP6
	        MISO/SDA |[30]   [44]| SDATA_OUT1
	        SCLK/SCL |[31]   [43]| BCLK_OUT1
	      MOSI/ADDR1 |[32]   [42]| LRCLK_OUT1/MP5
	        SS/ADDR0 |[33]   [41]| SDATA_OUT0
	        SELFBOOT |[34]   [40]| BCLK_OUT0
	            DVDD |[35]   [39]| LRCLK_OUT0/MP4
	            DGND |[36]   [38]| IOVDD
	                 +-----------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/DSP_AnalogDevices.kicad_sym