TimeQuest Timing Analyzer report for DE2_70
Wed May 25 21:48:56 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CCD_PIXCLK'
 13. Slow Model Setup: 'N/C'
 14. Slow Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'
 15. Slow Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 16. Slow Model Setup: 'iCLK_50'
 17. Slow Model Hold: 'CCD_PIXCLK'
 18. Slow Model Hold: 'iCLK_50'
 19. Slow Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 20. Slow Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'
 21. Slow Model Hold: 'N/C'
 22. Slow Model Recovery: 'CCD_PIXCLK'
 23. Slow Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 24. Slow Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'
 25. Slow Model Recovery: 'iCLK_50'
 26. Slow Model Removal: 'CCD_PIXCLK'
 27. Slow Model Removal: 'iCLK_50'
 28. Slow Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 29. Slow Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'
 30. Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 31. Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'
 32. Slow Model Minimum Pulse Width: 'oDRAM0_CLK'
 33. Slow Model Minimum Pulse Width: 'CCD_PIXCLK'
 34. Slow Model Minimum Pulse Width: 'iCLK_50'
 35. Slow Model Minimum Pulse Width: 'iCLK_50_2'
 36. Slow Model Minimum Pulse Width: 'iCLK_50_3'
 37. Slow Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'
 38. Slow Model Minimum Pulse Width: 'CCD_MCLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Fast Model Setup Summary
 46. Fast Model Hold Summary
 47. Fast Model Recovery Summary
 48. Fast Model Removal Summary
 49. Fast Model Minimum Pulse Width Summary
 50. Fast Model Setup: 'CCD_PIXCLK'
 51. Fast Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'
 52. Fast Model Setup: 'N/C'
 53. Fast Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 54. Fast Model Setup: 'iCLK_50'
 55. Fast Model Hold: 'CCD_PIXCLK'
 56. Fast Model Hold: 'iCLK_50'
 57. Fast Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 58. Fast Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'
 59. Fast Model Hold: 'N/C'
 60. Fast Model Recovery: 'CCD_PIXCLK'
 61. Fast Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 62. Fast Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'
 63. Fast Model Recovery: 'iCLK_50'
 64. Fast Model Removal: 'CCD_PIXCLK'
 65. Fast Model Removal: 'iCLK_50'
 66. Fast Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 67. Fast Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'
 68. Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 69. Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'
 70. Fast Model Minimum Pulse Width: 'oDRAM0_CLK'
 71. Fast Model Minimum Pulse Width: 'CCD_PIXCLK'
 72. Fast Model Minimum Pulse Width: 'iCLK_50'
 73. Fast Model Minimum Pulse Width: 'iCLK_50_2'
 74. Fast Model Minimum Pulse Width: 'iCLK_50_3'
 75. Fast Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'
 76. Fast Model Minimum Pulse Width: 'CCD_MCLK'
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Propagation Delay
 82. Minimum Propagation Delay
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Progagation Delay
 89. Minimum Progagation Delay
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_70                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_70.sdc    ; OK     ; Wed May 25 21:48:54 2016 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+
; Clock Name                                 ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                           ; Targets                            ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+
; CCD_MCLK                                   ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { GPIO_CLKOUT_N1 }                 ;
; CCD_PIXCLK                                 ; Base      ; 16.667 ; 60.0 MHz   ; 0.000  ; 8.333  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { GPIO_CLKIN_N1 }                  ;
; iCLK_50                                    ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50 }                        ;
; iCLK_50_2                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50_2 }                      ;
; iCLK_50_3                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50_3 }                      ;
; N/C                                        ; Virtual   ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { }                                ;
; oDRAM0_CLK                                 ; Base      ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { oDRAM0_CLK }                     ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; Generated ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[0] } ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; Generated ; 6.666  ; 150.02 MHz ; -1.666 ; 1.667  ; 50.00      ; 1         ; 3           ; -90.0 ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[1] } ;
; sdram_pll:u6|altpll:altpll_component|_clk2 ; Generated ; 6.666  ; 150.02 MHz ; -1.666 ; 1.667  ; 50.00      ; 1         ; 3           ; -90.0 ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[2] } ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; Generated ; 30.000 ; 33.33 MHz  ; 0.000  ; 15.000 ; 50.00      ; 3         ; 2           ;       ;        ;           ;            ; false    ; iCLK_50_2 ; u5|altpll_component|pll|inclk[0] ; { u5|altpll_component|pll|clk[0] } ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                          ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 22.44 MHz  ; 22.44 MHz       ; CCD_PIXCLK                                 ;      ;
; 109.54 MHz ; 109.54 MHz      ; vga_pll:u5|altpll:altpll_component|_clk0   ;      ;
; 161.92 MHz ; 161.92 MHz      ; iCLK_50                                    ;      ;
; 191.24 MHz ; 191.24 MHz      ; sdram_pll:u6|altpll:altpll_component|_clk0 ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+--------------------------------------------+---------+---------------+
; Clock                                      ; Slack   ; End Point TNS ;
+--------------------------------------------+---------+---------------+
; CCD_PIXCLK                                 ; -27.896 ; -518.548      ;
; N/C                                        ; -5.659  ; -167.398      ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; -5.319  ; -126.233      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; -0.330  ; -6.562        ;
; iCLK_50                                    ; 13.824  ; 0.000         ;
+--------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CCD_PIXCLK                                 ; 0.391 ; 0.000         ;
; iCLK_50                                    ; 0.391 ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.391 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 0.391 ; 0.000         ;
; N/C                                        ; 2.476 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -2.924 ; -722.756      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.626  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 13.271 ; 0.000         ;
; iCLK_50                                    ; 14.653 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Removal Summary                                          ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; 1.967  ; 0.000         ;
; iCLK_50                                    ; 1.999  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 4.363  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 16.028 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.953  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; 3.333  ; 0.000         ;
; oDRAM0_CLK                                 ; 3.889  ; 0.000         ;
; CCD_PIXCLK                                 ; 5.953  ; 0.000         ;
; iCLK_50                                    ; 9.000  ; 0.000         ;
; iCLK_50_2                                  ; 10.000 ; 0.000         ;
; iCLK_50_3                                  ; 10.000 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 12.873 ; 0.000         ;
; CCD_MCLK                                   ; 37.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                 ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.896 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.072      ; 44.600     ;
; -27.886 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.072      ; 44.590     ;
; -27.883 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.072      ; 44.587     ;
; -27.699 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.076      ; 44.407     ;
; -27.689 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.076      ; 44.397     ;
; -27.686 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.076      ; 44.394     ;
; -27.591 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.072      ; 44.295     ;
; -27.557 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 44.255     ;
; -27.515 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 44.213     ;
; -27.484 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 44.182     ;
; -27.470 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 44.163     ;
; -27.400 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 44.093     ;
; -27.394 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.076      ; 44.102     ;
; -27.386 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 44.092     ;
; -27.383 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 44.076     ;
; -27.376 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 44.082     ;
; -27.373 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 44.079     ;
; -27.360 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 44.062     ;
; -27.333 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 44.026     ;
; -27.331 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 44.029     ;
; -27.318 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 44.020     ;
; -27.287 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 43.989     ;
; -27.283 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.976     ;
; -27.273 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.970     ;
; -27.254 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.947     ;
; -27.203 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.900     ;
; -27.187 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.880     ;
; -27.186 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.883     ;
; -27.136 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.833     ;
; -27.134 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 43.836     ;
; -27.090 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.783     ;
; -27.086 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.783     ;
; -27.081 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 43.787     ;
; -27.057 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.754     ;
; -27.047 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 43.747     ;
; -27.005 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 43.705     ;
; -26.990 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.687     ;
; -26.974 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 43.674     ;
; -26.960 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.655     ;
; -26.940 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.633     ;
; -26.893 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.590     ;
; -26.890 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.585     ;
; -26.873 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.568     ;
; -26.823 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.518     ;
; -26.821 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 43.521     ;
; -26.773 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.468     ;
; -26.744 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.439     ;
; -26.743 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.440     ;
; -26.726 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.419     ;
; -26.677 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.372     ;
; -26.596 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.289     ;
; -26.580 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.275     ;
; -26.535 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.059      ; 43.226     ;
; -26.529 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.226     ;
; -26.472 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.059      ; 43.163     ;
; -26.453 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 43.146     ;
; -26.430 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.125     ;
; -26.399 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 43.096     ;
; -26.354 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.059      ; 43.045     ;
; -26.338 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 43.033     ;
; -26.275 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 42.970     ;
; -26.256 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 42.953     ;
; -26.216 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 42.911     ;
; -26.215 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.059      ; 42.906     ;
; -26.198 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.892     ;
; -26.157 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 42.852     ;
; -26.109 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.803     ;
; -26.107 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.801     ;
; -26.086 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 42.781     ;
; -26.062 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.756     ;
; -26.030 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.724     ;
; -26.025 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 42.718     ;
; -26.018 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 42.713     ;
; -26.005 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.699     ;
; -26.001 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.699     ;
; -25.983 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.677     ;
; -25.962 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 42.655     ;
; -25.943 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 42.638     ;
; -25.912 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.610     ;
; -25.910 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.608     ;
; -25.865 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.563     ;
; -25.844 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 42.537     ;
; -25.833 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.531     ;
; -25.832 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.062      ; 42.526     ;
; -25.808 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.506     ;
; -25.786 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.484     ;
; -25.705 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 42.398     ;
; -25.688 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 42.384     ;
; -25.635 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.066      ; 42.333     ;
; -25.599 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 42.295     ;
; -25.597 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 42.293     ;
; -25.552 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 42.248     ;
; -25.537 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.076      ; 42.245     ;
; -25.527 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.076      ; 42.235     ;
; -25.524 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.076      ; 42.232     ;
; -25.520 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 42.216     ;
; -25.495 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 42.191     ;
; -25.479 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.072      ; 42.183     ;
; -25.473 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 42.169     ;
; -25.469 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.072      ; 42.173     ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -5.659 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.398      ;
; -5.552 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.318      ;
; -5.552 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.318      ;
; -5.542 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.281      ;
; -5.501 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 6.234      ;
; -5.490 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.229      ;
; -5.429 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.195      ;
; -5.427 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.166      ;
; -5.425 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.259     ; 6.166      ;
; -5.421 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.259     ; 6.162      ;
; -5.418 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.157      ;
; -5.399 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.165      ;
; -5.383 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.259     ; 6.124      ;
; -5.369 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.135      ;
; -5.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.067      ;
; -5.312 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.051      ;
; -5.306 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.045      ;
; -5.306 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 6.037      ;
; -5.302 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.041      ;
; -5.286 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.052      ;
; -5.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.988      ;
; -5.253 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.019      ;
; -5.242 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.008      ;
; -5.236 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 6.002      ;
; -5.225 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 5.991      ;
; -5.225 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.259     ; 5.966      ;
; -5.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.945      ;
; -5.190 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.259     ; 5.931      ;
; -5.189 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.922      ;
; -5.186 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.925      ;
; -5.177 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.259     ; 5.918      ;
; -5.177 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 5.943      ;
; -5.172 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.259     ; 5.913      ;
; -5.172 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.911      ;
; -5.171 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.910      ;
; -5.156 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 5.922      ;
; -5.155 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.894      ;
; -5.145 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.878      ;
; -5.093 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.830      ;
; -5.073 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 5.839      ;
; -5.060 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.797      ;
; -5.041 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.780      ;
; -5.025 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.762      ;
; -5.024 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 5.790      ;
; -4.997 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.728      ;
; -4.993 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.732      ;
; -4.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.722      ;
; -4.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.722      ;
; -4.975 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 5.741      ;
; -4.973 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.706      ;
; -4.962 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.693      ;
; -4.961 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.698      ;
; -4.950 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.687      ;
; -4.894 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.234     ; 5.660      ;
; -4.889 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.626      ;
; -4.883 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.614      ;
; -4.872 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.603      ;
; -4.864 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.597      ;
; -4.863 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.600      ;
; -4.856 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.587      ;
; -4.843 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.608      ;
; -4.820 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.557      ;
; -4.819 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.269     ; 5.550      ;
; -4.728 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.493      ;
; -4.724 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.489      ;
; -4.696 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.485      ;
; -4.672 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.409      ;
; -4.648 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.413      ;
; -4.647 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.412      ;
; -4.639 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.391      ;
; -4.610 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.343      ;
; -4.585 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.350      ;
; -4.571 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.336      ;
; -4.565 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.330      ;
; -4.565 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.330      ;
; -4.560 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.325      ;
; -4.555 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.320      ;
; -4.544 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.309      ;
; -4.541 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.293      ;
; -4.511 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.263      ;
; -4.483 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.272      ;
; -4.457 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.222      ;
; -4.457 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.222      ;
; -4.442 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.207      ;
; -4.439 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.228      ;
; -4.434 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.223      ;
; -4.424 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.235     ; 5.189      ;
; -4.393 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.182      ;
; -4.347 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.136      ;
; -4.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.075      ;
; -4.285 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.037      ;
; -4.279 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.068      ;
; -4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.030      ;
; -4.227 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.979      ;
; -4.178 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.930      ;
; -4.173 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.925      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.083     ; 2.521      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                              ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -5.319 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.703      ;
; -5.319 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.703      ;
; -5.318 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.702      ;
; -5.318 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.702      ;
; -5.317 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.701      ;
; -5.317 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.701      ;
; -5.315 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.699      ;
; -5.315 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.699      ;
; -5.312 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.696      ;
; -5.309 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.693      ;
; -5.309 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.693      ;
; -5.305 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.689      ;
; -5.305 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.689      ;
; -5.300 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.684      ;
; -5.300 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.684      ;
; -5.295 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.679      ;
; -5.259 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.643      ;
; -5.259 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.643      ;
; -5.258 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.642      ;
; -5.258 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.642      ;
; -5.257 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.641      ;
; -5.257 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.641      ;
; -5.255 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.639      ;
; -5.255 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.639      ;
; -5.252 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.636      ;
; -5.249 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.633      ;
; -5.249 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.633      ;
; -5.245 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.629      ;
; -5.245 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.629      ;
; -5.240 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.624      ;
; -5.240 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.624      ;
; -5.235 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.619      ;
; -5.223 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.607      ;
; -5.223 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.607      ;
; -5.222 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.606      ;
; -5.222 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.606      ;
; -5.221 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.605      ;
; -5.221 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.605      ;
; -5.219 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.603      ;
; -5.219 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.603      ;
; -5.216 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.600      ;
; -5.213 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.597      ;
; -5.213 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.597      ;
; -5.209 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.593      ;
; -5.209 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.593      ;
; -5.204 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.588      ;
; -5.204 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.588      ;
; -5.199 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.583      ;
; -5.162 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.545      ;
; -5.160 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.543      ;
; -5.159 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.542      ;
; -5.159 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.542      ;
; -5.156 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.539      ;
; -5.156 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.539      ;
; -5.154 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.537      ;
; -5.154 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.537      ;
; -5.117 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.501      ;
; -5.117 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.501      ;
; -5.116 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.500      ;
; -5.116 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.500      ;
; -5.115 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.499      ;
; -5.115 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.499      ;
; -5.113 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.497      ;
; -5.113 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.497      ;
; -5.110 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.494      ;
; -5.107 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.491      ;
; -5.107 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.491      ;
; -5.103 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.487      ;
; -5.103 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.487      ;
; -5.102 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.485      ;
; -5.100 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.483      ;
; -5.099 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.482      ;
; -5.099 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.482      ;
; -5.098 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.482      ;
; -5.098 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.482      ;
; -5.096 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.479      ;
; -5.096 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.479      ;
; -5.094 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.477      ;
; -5.094 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.477      ;
; -5.093 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.477      ;
; -5.082 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.466      ;
; -5.082 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.466      ;
; -5.081 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.465      ;
; -5.081 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.465      ;
; -5.080 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.464      ;
; -5.080 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.464      ;
; -5.078 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.462      ;
; -5.078 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.462      ;
; -5.075 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.459      ;
; -5.072 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.456      ;
; -5.072 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.456      ;
; -5.068 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.452      ;
; -5.068 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.452      ;
; -5.066 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.449      ;
; -5.064 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.447      ;
; -5.063 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.447      ;
; -5.063 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.653     ; 2.447      ;
; -5.063 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.446      ;
; -5.063 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.446      ;
; -5.060 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.443      ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.330 ; DRAM_DQ[30]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.025     ; 1.229      ;
; -0.317 ; DRAM_DQ[28]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.012     ; 1.229      ;
; -0.310 ; DRAM_DQ[29]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.025     ; 1.209      ;
; -0.296 ; DRAM_DQ[25]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.009      ; 1.229      ;
; -0.296 ; DRAM_DQ[24]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.009      ; 1.229      ;
; -0.296 ; DRAM_DQ[4]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.239      ;
; -0.296 ; DRAM_DQ[3]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.239      ;
; -0.286 ; DRAM_DQ[2]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.229      ;
; -0.276 ; DRAM_DQ[5]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.029      ; 1.229      ;
; -0.270 ; DRAM_DQ[22]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.270 ; DRAM_DQ[21]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.270 ; DRAM_DQ[19]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.268 ; DRAM_DQ[23]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.017      ; 1.209      ;
; -0.267 ; DRAM_DQ[7]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.048      ; 1.239      ;
; -0.267 ; DRAM_DQ[6]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.048      ; 1.239      ;
; -0.262 ; DRAM_DQ[10]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.063      ; 1.249      ;
; -0.262 ; DRAM_DQ[9]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.063      ; 1.249      ;
; -0.260 ; DRAM_DQ[20]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.209      ;
; -0.256 ; DRAM_DQ[14]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.249      ;
; -0.256 ; DRAM_DQ[13]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.249      ;
; -0.254 ; DRAM_DQ[18]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.031      ; 1.209      ;
; -0.246 ; DRAM_DQ[12]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.239      ;
; -0.229 ; DRAM_DQ[11]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.076      ; 1.229      ;
; -0.222 ; DRAM_DQ[8]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.073      ; 1.219      ;
; 1.437  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.265      ;
; 1.443  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.259      ;
; 1.465  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 5.216      ;
; 1.465  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 5.216      ;
; 1.465  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 5.216      ;
; 1.465  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 5.216      ;
; 1.465  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 5.216      ;
; 1.491  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.211      ;
; 1.497  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.205      ;
; 1.497  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.205      ;
; 1.503  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.199      ;
; 1.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.154      ;
; 1.554  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.148      ;
; 1.556  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.146      ;
; 1.562  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.140      ;
; 1.575  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.127      ;
; 1.576  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.126      ;
; 1.612  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.090      ;
; 1.613  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.089      ;
; 1.628  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.074      ;
; 1.629  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.073      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.087      ;
; 1.656  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.087      ;
; 1.656  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.087      ;
; 1.656  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.087      ;
; 1.656  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.087      ;
; 1.656  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.087      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 5.026      ;
; 1.656  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.087      ;
; 1.659  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.084      ;
; 1.659  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.084      ;
; 1.659  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.084      ;
; 1.659  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.084      ;
; 1.659  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.084      ;
; 1.659  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.084      ;
; 1.659  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.041      ; 5.084      ;
; 1.660  ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.038     ; 5.004      ;
; 1.664  ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.038     ; 5.000      ;
; 1.697  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 5.005      ;
; 1.703  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 4.999      ;
; 1.726  ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.977      ;
; 1.726  ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.977      ;
; 1.726  ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.977      ;
; 1.726  ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.977      ;
; 1.726  ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.977      ;
; 1.726  ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.977      ;
; 1.726  ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.977      ;
; 1.738  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 4.943      ;
; 1.738  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 4.943      ;
; 1.738  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 4.943      ;
; 1.738  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 4.943      ;
; 1.738  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 4.943      ;
; 1.751  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 4.951      ;
; 1.757  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 4.945      ;
; 1.761  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.984      ;
; 1.761  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.984      ;
; 1.761  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.984      ;
; 1.761  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.984      ;
; 1.761  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.984      ;
; 1.761  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.984      ;
; 1.761  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.984      ;
; 1.803  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 4.899      ;
; 1.805  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.940      ;
; 1.805  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.940      ;
; 1.805  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.940      ;
; 1.805  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.940      ;
; 1.805  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.043      ; 4.940      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_50'                                                                                                                            ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.824 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 6.225      ;
; 13.863 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 6.186      ;
; 13.971 ; Reset_Delay:u1|Cont[14]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 6.078      ;
; 14.028 ; Reset_Delay:u1|Cont[11]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 6.023      ;
; 14.120 ; Reset_Delay:u1|Cont[12]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 5.929      ;
; 14.133 ; Reset_Delay:u1|Cont[1]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.918      ;
; 14.169 ; Reset_Delay:u1|Cont[0]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.882      ;
; 14.192 ; Reset_Delay:u1|Cont[10]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.859      ;
; 14.283 ; Reset_Delay:u1|Cont[3]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.768      ;
; 14.303 ; Reset_Delay:u1|Cont[8]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.748      ;
; 14.412 ; Reset_Delay:u1|Cont[2]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.639      ;
; 14.420 ; Reset_Delay:u1|Cont[6]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.631      ;
; 14.440 ; Reset_Delay:u1|Cont[9]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.611      ;
; 14.456 ; Reset_Delay:u1|Cont[7]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.595      ;
; 14.566 ; Reset_Delay:u1|Cont[4]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.485      ;
; 14.703 ; Reset_Delay:u1|Cont[5]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 5.348      ;
; 14.894 ; Reset_Delay:u1|Cont[18]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 5.155      ;
; 14.926 ; Reset_Delay:u1|Cont[19]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 5.123      ;
; 15.040 ; Reset_Delay:u1|Cont[16]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 5.009      ;
; 15.173 ; Reset_Delay:u1|Cont[17]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.876      ;
; 15.175 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.726     ; 4.135      ;
; 15.214 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.726     ; 4.096      ;
; 15.322 ; Reset_Delay:u1|Cont[14]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.726     ; 3.988      ;
; 15.379 ; Reset_Delay:u1|Cont[11]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.724     ; 3.933      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.439 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.599      ;
; 15.458 ; Reset_Delay:u1|Cont[23]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.591      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.469 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.569      ;
; 15.471 ; Reset_Delay:u1|Cont[12]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.726     ; 3.839      ;
; 15.484 ; Reset_Delay:u1|Cont[1]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.724     ; 3.828      ;
; 15.520 ; Reset_Delay:u1|Cont[0]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.724     ; 3.792      ;
; 15.543 ; Reset_Delay:u1|Cont[10]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.724     ; 3.769      ;
; 15.580 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.004      ; 4.460      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.585 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.453      ;
; 15.587 ; Reset_Delay:u1|Cont[22]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.462      ;
; 15.610 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.004      ; 4.430      ;
; 15.634 ; Reset_Delay:u1|Cont[3]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.724     ; 3.678      ;
; 15.654 ; Reset_Delay:u1|Cont[8]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.724     ; 3.658      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[1]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[2]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[3]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[4]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[5]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[6]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[7]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[8]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[9]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[10]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.718 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[11]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 4.316      ;
; 15.720 ; Reset_Delay:u1|Cont[21]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.329      ;
; 15.726 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.004      ; 4.314      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
; 15.735 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.002      ; 4.303      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[1]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|state[0]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|addrHolding[8]                                                                                                                                      ; Histo:H0|addrHolding[8]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Histo:H0|DvalHolding                                                                                                                                         ; Histo:H0|DvalHolding2                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.789      ;
; 0.528 ; RAW2RGB:u3|oDval                                                                                                                                             ; Greyscale:wine1|oGVALd                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; Histo:H0|addrHolding[2]                                                                                                                                      ; Histo:H0|addrHolding2[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; Histo:H0|addrHolding2[0]                                                                                                                                     ; Histo:H0|addrHolding3[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; Histo:H0|addrHolding[0]                                                                                                                                      ; Histo:H0|addrHolding2[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.807      ;
; 0.543 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.809      ;
; 0.547 ; Histo:H0|addrHolding[1]                                                                                                                                      ; Histo:H0|addrHolding2[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; Histo:H0|PixCount[8]                                                                                                                                         ; Histo:H0|PixCount[8]                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.814      ;
; 0.565 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.831      ;
; 0.574 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.840      ;
; 0.586 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.852      ;
; 0.592 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.858      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; Greyscale:wine1|oGVALd                                                                                                                                       ; Histo:H0|DvalHolding                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; Histo:H0|addrHolding2[3]                                                                                                                                     ; Histo:H0|addrHolding3[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; Histo:H0|redFound                                                                                                                                            ; Histo:H0|redFound                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; RAW2RGB:u3|wData0_d1[6]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[6]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.928      ;
; 0.664 ; RAW2RGB:u3|wData0_d1[11]                                                                                                                                     ; RAW2RGB:u3|wData0_d2[11]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; Histo:H0|addrHolding2[5]                                                                                                                                     ; Histo:H0|addrHolding3[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; RAW2RGB:u3|wData0_d1[1]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[1]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; RAW2RGB:u3|wData0_d1[4]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[4]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; Histo:H0|addrHolding2[1]                                                                                                                                     ; Histo:H0|addrHolding3[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.935      ;
; 0.672 ; RAW2RGB:u3|wData0_d1[10]                                                                                                                                     ; RAW2RGB:u3|wData0_d2[10]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.938      ;
; 0.674 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.940      ;
; 0.683 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.949      ;
; 0.685 ; RAW2RGB:u3|wData1_d1[7]                                                                                                                                      ; RAW2RGB:u3|wData1_d2[7]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.951      ;
; 0.695 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 0.964      ;
; 0.703 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~portb_address_reg9   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 1.009      ;
; 0.703 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.969      ;
; 0.704 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.002      ; 0.972      ;
; 0.705 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 0.974      ;
; 0.706 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[7]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~portb_address_reg7   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 1.012      ;
; 0.711 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~portb_address_reg6   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 1.017      ;
; 0.719 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.001      ; 0.986      ;
; 0.720 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.001      ; 0.987      ;
; 0.731 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~porta_address_reg9   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 1.009      ;
; 0.734 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[7]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~porta_address_reg7   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 1.012      ;
; 0.739 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~porta_address_reg6   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 1.017      ;
; 0.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.001     ; 1.004      ;
; 0.748 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.014      ;
; 0.766 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.032      ;
; 0.792 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.061      ;
; 0.794 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.061      ;
; 0.799 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.002      ; 1.067      ;
; 0.803 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_50'                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[0]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u1|oRST_2                                   ; Reset_Delay:u1|oRST_2                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                                 ; rClk[0]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.783      ;
; 0.527 ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|Cont[23]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.801      ;
; 0.619 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.599      ; 1.484      ;
; 0.788 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.054      ;
; 0.788 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; Reset_Delay:u1|Cont[12]                                 ; Reset_Delay:u1|Cont[12]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; I2C_CCD_Config:u9|combo_cnt[12]                         ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.804 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; Reset_Delay:u1|Cont[3]                                  ; Reset_Delay:u1|Cont[3]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; Reset_Delay:u1|Cont[5]                                  ; Reset_Delay:u1|Cont[5]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; I2C_CCD_Config:u9|combo_cnt[5]                          ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; Reset_Delay:u1|Cont[7]                                  ; Reset_Delay:u1|Cont[7]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|Cont[21]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; I2C_CCD_Config:u9|combo_cnt[7]                          ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; Reset_Delay:u1|Cont[9]                                  ; Reset_Delay:u1|Cont[9]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:u1|Cont[10]                                 ; Reset_Delay:u1|Cont[10]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[0]                          ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[3]                          ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[9]                          ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[10]                         ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; Reset_Delay:u1|Cont[14]                                 ; Reset_Delay:u1|Cont[14]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; Reset_Delay:u1|Cont[11]                                 ; Reset_Delay:u1|Cont[11]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; Reset_Delay:u1|Cont[16]                                 ; Reset_Delay:u1|Cont[16]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; Reset_Delay:u1|Cont[19]                                 ; Reset_Delay:u1|Cont[19]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[16]                         ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[19]                         ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[21]                         ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; I2C_CCD_Config:u9|combo_cnt[23]                         ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.081      ;
; 0.835 ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|combo_cnt[1]                          ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u9|combo_cnt[2]                          ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; I2C_CCD_Config:u9|combo_cnt[20]                         ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; Reset_Delay:u1|Cont[2]                                  ; Reset_Delay:u1|Cont[2]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u9|combo_cnt[22]                         ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Reset_Delay:u1|Cont[1]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; Reset_Delay:u1|Cont[4]                                  ; Reset_Delay:u1|Cont[4]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|Cont[20]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|Cont[22]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; I2C_CCD_Config:u9|combo_cnt[4]                          ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; Reset_Delay:u1|Cont[6]                                  ; Reset_Delay:u1|Cont[6]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; Reset_Delay:u1|Cont[8]                                  ; Reset_Delay:u1|Cont[8]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u9|combo_cnt[8]                          ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Reset_Delay:u1|Cont[17]                                 ; Reset_Delay:u1|Cont[17]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u9|combo_cnt[17]                         ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u9|combo_cnt[24]                         ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; Reset_Delay:u1|Cont[18]                                 ; Reset_Delay:u1|Cont[18]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; I2C_CCD_Config:u9|combo_cnt[18]                         ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.113      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                                ; Sdram_Control_4Port:u7|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                           ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                            ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                              ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                            ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                            ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                       ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                             ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                               ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                            ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                           ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                       ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|ST[0]                                                                                                               ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                            ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mWR                                                                                                                 ; Sdram_Control_4Port:u8|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                              ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Read                                                                                                                ; Sdram_Control_4Port:u8|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                           ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                            ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                          ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                       ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                            ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                           ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                            ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                             ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                       ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                            ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                            ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                              ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                              ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                           ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.520 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.792      ;
; 0.568 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.834      ;
; 0.572 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.838      ;
; 0.574 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.840      ;
; 0.574 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.840      ;
; 0.649 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.915      ;
; 0.653 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.919      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.924      ;
; 0.662 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.928      ;
; 0.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.933      ;
; 0.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.949      ;
; 0.697 ; touch_tcon:u10|mden                                                                                                                                          ; touch_tcon:u10|oDEN                                                                                                                                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.966      ;
; 0.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.964      ;
; 0.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.968      ;
; 0.701 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.965      ;
; 0.703 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.971      ;
; 0.711 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.047      ; 0.992      ;
; 0.713 ; touch_tcon:u10|mvd                                                                                                                                           ; touch_tcon:u10|oVD                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.982      ;
; 0.720 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.984      ;
; 0.733 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.999      ;
; 0.734 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.000      ;
; 0.738 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 1.006      ;
; 0.764 ; touch_tcon:u10|y_cnt[0]                                                                                                                                      ; touch_tcon:u10|mvd                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 1.034      ;
; 0.795 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.062      ;
; 0.795 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.799 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 1.067      ;
; 0.804 ; touch_tcon:u10|x_cnt[9]                                                                                                                                      ; touch_tcon:u10|x_cnt[9]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; touch_tcon:u10|y_cnt[1]                                                                                                                                      ; touch_tcon:u10|y_cnt[1]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; touch_tcon:u10|y_cnt[4]                                                                                                                                      ; touch_tcon:u10|y_cnt[4]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.073      ;
; 0.810 ; touch_tcon:u10|x_cnt[7]                                                                                                                                      ; touch_tcon:u10|x_cnt[7]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.814 ; touch_tcon:u10|x_cnt[0]                                                                                                                                      ; touch_tcon:u10|x_cnt[0]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.080      ;
; 0.818 ; touch_tcon:u10|x_cnt[3]                                                                                                                                      ; touch_tcon:u10|x_cnt[3]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.084      ;
; 0.819 ; touch_tcon:u10|y_cnt[6]                                                                                                                                      ; touch_tcon:u10|y_cnt[6]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; touch_tcon:u10|y_cnt[8]                                                                                                                                      ; touch_tcon:u10|y_cnt[8]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.087      ;
; 0.828 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.094      ;
; 0.837 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 1.105      ;
; 0.838 ; touch_tcon:u10|mhd                                                                                                                                           ; touch_tcon:u10|oHD                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 1.106      ;
; 0.842 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.108      ;
; 0.846 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 1.110      ;
; 0.848 ; touch_tcon:u10|y_cnt[7]                                                                                                                                      ; touch_tcon:u10|y_cnt[7]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.114      ;
; 0.851 ; touch_tcon:u10|x_cnt[4]                                                                                                                                      ; touch_tcon:u10|x_cnt[4]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.117      ;
; 0.851 ; touch_tcon:u10|y_cnt[5]                                                                                                                                      ; touch_tcon:u10|y_cnt[5]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.117      ;
; 0.853 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.119      ;
; 0.854 ; touch_tcon:u10|x_cnt[2]                                                                                                                                      ; touch_tcon:u10|x_cnt[2]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.120      ;
; 0.855 ; touch_tcon:u10|x_cnt[1]                                                                                                                                      ; touch_tcon:u10|x_cnt[1]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.121      ;
; 0.855 ; touch_tcon:u10|x_cnt[6]                                                                                                                                      ; touch_tcon:u10|x_cnt[6]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.121      ;
; 0.857 ; touch_tcon:u10|x_cnt[8]                                                                                                                                      ; touch_tcon:u10|x_cnt[8]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.124      ;
; 0.942 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.208      ;
; 0.943 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.209      ;
; 0.943 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 1.207      ;
; 0.957 ; touch_tcon:u10|y_cnt[9]                                                                                                                                      ; touch_tcon:u10|mvd                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 1.227      ;
; 0.959 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; touch_tcon:u10|oLCD_R[7]                                                                                                                                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.014     ; 1.211      ;
; 0.967 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.969 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.047      ; 1.250      ;
; 0.972 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.047      ; 1.253      ;
; 0.973 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.034      ; 1.241      ;
; 0.974 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 1.232      ;
; 0.974 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.240      ;
; 0.975 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.047      ; 1.256      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 2.476 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.481      ;
; 2.496 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.501      ;
; 2.496 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.501      ;
; 2.509 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.008     ; 2.501      ;
; 2.509 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.008     ; 2.501      ;
; 2.518 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.037     ; 2.481      ;
; 2.520 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.491      ;
; 2.526 ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.025     ; 2.501      ;
; 2.526 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.025     ; 2.501      ;
; 2.526 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.481      ;
; 2.530 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.501      ;
; 2.530 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.501      ;
; 2.532 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.051     ; 2.481      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.540 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.501      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.511      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.511      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.501      ;
; 2.555 ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.064     ; 2.491      ;
; 2.555 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.064     ; 2.491      ;
; 2.579 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.068     ; 2.511      ;
; 2.579 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.068     ; 2.511      ;
; 2.584 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.093     ; 2.491      ;
; 2.597 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.096     ; 2.501      ;
; 2.600 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.511      ;
; 2.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.083     ; 2.521      ;
; 2.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.083     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 5.173 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.925      ;
; 5.178 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.930      ;
; 5.227 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.979      ;
; 5.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 5.030      ;
; 5.279 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.068      ;
; 5.285 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 5.037      ;
; 5.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 5.075      ;
; 5.347 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.136      ;
; 5.393 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.182      ;
; 5.424 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.189      ;
; 5.434 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.223      ;
; 5.439 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.228      ;
; 5.442 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.207      ;
; 5.457 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.222      ;
; 5.457 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.222      ;
; 5.483 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.272      ;
; 5.511 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 5.263      ;
; 5.541 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 5.293      ;
; 5.544 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.309      ;
; 5.555 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.320      ;
; 5.560 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.325      ;
; 5.565 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.330      ;
; 5.565 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.330      ;
; 5.571 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.336      ;
; 5.585 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.350      ;
; 5.610 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.343      ;
; 5.639 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 5.391      ;
; 5.647 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.412      ;
; 5.648 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.413      ;
; 5.672 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.409      ;
; 5.696 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.485      ;
; 5.724 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.489      ;
; 5.728 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.493      ;
; 5.819 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.550      ;
; 5.820 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.557      ;
; 5.843 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.235     ; 5.608      ;
; 5.856 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.587      ;
; 5.863 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.600      ;
; 5.864 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.597      ;
; 5.872 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.603      ;
; 5.883 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.614      ;
; 5.889 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.626      ;
; 5.894 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.234     ; 5.660      ;
; 5.950 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.687      ;
; 5.961 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.698      ;
; 5.962 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.693      ;
; 5.973 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.706      ;
; 5.975 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.234     ; 5.741      ;
; 5.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.722      ;
; 5.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.722      ;
; 5.993 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.732      ;
; 5.997 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.269     ; 5.728      ;
; 6.024 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.234     ; 5.790      ;
; 6.025 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.762      ;
; 6.041 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.780      ;
; 6.060 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.797      ;
; 6.073 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.234     ; 5.839      ;
; 6.093 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.830      ;
; 6.145 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.878      ;
; 6.155 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.894      ;
; 6.156 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.234     ; 5.922      ;
; 6.171 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.910      ;
; 6.172 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.259     ; 5.913      ;
; 6.172 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.911      ;
; 6.177 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.259     ; 5.918      ;
; 6.177 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.234     ; 5.943      ;
; 6.186 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.925      ;
; 6.189 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.922      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CCD_PIXCLK'                                                                                                                                                                                                                                   ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.029      ; 2.990      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.029      ; 2.990      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.029      ; 2.990      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.029      ; 2.990      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.991      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.029      ; 2.990      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.029      ; 2.990      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.008     ; 2.953      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.008     ; 2.953      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.031      ; 2.992      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.032      ; 2.993      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.014      ; 2.975      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.014      ; 2.975      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.011      ; 2.972      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.014      ; 2.975      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.014      ; 2.975      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.013      ; 2.974      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.013      ; 2.974      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.012      ; 2.973      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.012      ; 2.973      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.017      ; 2.978      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.016      ; 2.977      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.012      ; 2.973      ;
; -2.924 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.012      ; 2.973      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mSTART                                                                                                                                        ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.030      ; 2.893      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.013      ; 2.876      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.013      ; 2.876      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[3]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[5]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[6]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[8]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
; -2.826 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.025     ; 2.838      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.626 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.739      ;
; 1.626 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.739      ;
; 1.626 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.739      ;
; 1.626 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.739      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.007      ; 1.733      ;
; 1.649 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.716      ;
; 1.649 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.716      ;
; 1.649 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.716      ;
; 1.649 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.716      ;
; 1.649 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.004     ; 1.716      ;
; 1.653 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.716      ;
; 1.653 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.716      ;
; 1.653 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.716      ;
; 1.653 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.716      ;
; 1.653 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.716      ;
; 1.655 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.714      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.495      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 1.885 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.483      ;
; 2.065 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.304      ;
; 2.065 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.304      ;
; 2.065 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.304      ;
; 2.065 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.304      ;
; 2.065 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.304      ;
; 2.065 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.304      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
; 2.073 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.296      ;
; 2.073 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.296      ;
; 2.073 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.296      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 13.271 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.009      ; 1.774      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 1.487      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.451      ;
; 13.726 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.310      ;
; 13.726 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.310      ;
; 13.726 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.310      ;
; 13.726 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.310      ;
; 13.742 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.294      ;
; 13.742 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.294      ;
; 13.742 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.294      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'iCLK_50'                                                                                                                      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 14.653 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.711      ; 6.094      ;
; 15.013 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; 1.310      ; 6.333      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.081 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.946      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.111 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.916      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.227 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.800      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.377 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 4.650      ;
; 15.441 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.590      ; 5.185      ;
; 15.471 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.590      ; 5.155      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.574 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.012     ; 4.450      ;
; 15.587 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.590      ; 5.039      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CCD_PIXCLK'                                                                                               ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[0]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[1]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.741      ; 2.974      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[1]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[2]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[2]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.741      ; 2.974      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[0]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.741      ; 2.974      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[3]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.741      ; 2.974      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[3]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[1]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[4]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[4]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.747      ; 2.980      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[2]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[3]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[5]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.747      ; 2.980      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[5]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[6]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.747      ; 2.980      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[6]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[4]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.754      ; 2.987      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[7]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[7]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.747      ; 2.980      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[5]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.754      ; 2.987      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[6]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.754      ; 2.987      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[8]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.751      ; 2.984      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[8]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.752      ; 2.985      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.757      ; 2.990      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.758      ; 2.991      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[9]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.751      ; 2.984      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[9]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.751      ; 2.984      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[7]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.754      ; 2.987      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[8]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.749      ; 2.982      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[10]    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.751      ; 2.984      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.759      ; 2.992      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.760      ; 2.993      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[10]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.751      ; 2.984      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.756      ; 2.989      ;
; 1.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.755      ; 2.988      ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'iCLK_50'                                                                                                                                                    ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.726      ; 2.991      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.726      ; 2.991      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.726      ; 2.991      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.726      ; 2.991      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.723      ; 2.988      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.720      ; 2.985      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.722      ; 2.987      ;
; 1.999 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.724      ; 2.989      ;
; 2.416 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.584      ; 3.266      ;
; 2.441 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.584      ; 3.291      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.727 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 2.989      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.776 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.027      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 2.801 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.015     ; 3.052      ;
; 3.153 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.590      ; 4.009      ;
; 3.288 ; I2C_CCD_Config:u9|combo_cnt[9]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.587      ; 4.141      ;
; 3.326 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.571     ; 3.021      ;
; 3.339 ; I2C_CCD_Config:u9|combo_cnt[17]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.590      ; 4.195      ;
; 3.425 ; I2C_CCD_Config:u9|combo_cnt[8]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.587      ; 4.278      ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.296      ;
; 4.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.296      ;
; 4.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.296      ;
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.304      ;
; 4.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.304      ;
; 4.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.304      ;
; 4.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.304      ;
; 4.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.304      ;
; 4.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.304      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.551 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.483      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.495      ;
; 4.781 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.714      ;
; 4.783 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.716      ;
; 4.783 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.716      ;
; 4.783 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.716      ;
; 4.783 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.716      ;
; 4.783 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.716      ;
; 4.787 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.716      ;
; 4.787 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.716      ;
; 4.787 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.716      ;
; 4.787 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.716      ;
; 4.787 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.716      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.793 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.007      ; 1.733      ;
; 4.810 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.739      ;
; 4.810 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.739      ;
; 4.810 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.739      ;
; 4.810 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.004     ; 1.739      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 16.028 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.294      ;
; 16.028 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.294      ;
; 16.028 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.294      ;
; 16.044 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.310      ;
; 16.044 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.310      ;
; 16.044 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.310      ;
; 16.044 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.310      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.185 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.451      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 1.487      ;
; 16.499 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.009      ; 1.774      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.889 ; 6.666        ; 2.777          ; Port Rate        ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'oDRAM0_CLK'                                             ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; 3.889 ; 6.666        ; 2.777          ; Port Rate ; oDRAM0_CLK ; Rise       ; oDRAM0_CLK ;
+-------+--------------+----------------+-----------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CCD_PIXCLK'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50_2'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_2 ; Rise       ; iCLK_50_2                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50_3'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_3 ; Rise       ; iCLK_50_3                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CCD_MCLK'                                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target         ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; CCD_MCLK ; Rise       ; GPIO_CLKOUT_N1 ;
+--------+--------------+----------------+-----------+----------+------------+----------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -1.369 ; -1.369 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -1.435 ; -1.435 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -1.435 ; -1.435 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -1.438 ; -1.438 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -1.438 ; -1.438 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -1.380 ; -1.380 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -1.389 ; -1.389 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -1.380 ; -1.380 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -1.389 ; -1.389 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -1.369 ; -1.369 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -1.414 ; -1.414 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -1.426 ; -1.426 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -1.446 ; -1.446 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 2.640  ; 2.640  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 10.039 ; 10.039 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 7.779  ; 7.779  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 10.039 ; 10.039 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; 9.314  ; 9.314  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 4.791  ; 4.791  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 4.791  ; 4.791  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 6.521  ; 6.521  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 6.521  ; 6.521  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 1.222  ; 1.222  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 1.229  ; 1.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 1.246  ; 1.246  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 1.254  ; 1.254  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 1.268  ; 1.268  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 1.317  ; 1.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 1.310  ; 1.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 7.415  ; 7.415  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 7.415  ; 7.415  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 1.533  ; 1.533  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 1.578  ; 1.578  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.590  ; 1.590  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -2.410 ; -2.410 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -2.676 ; -2.676 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -2.410 ; -2.410 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -5.433 ; -5.433 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -5.433 ; -5.433 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -6.062 ; -6.062 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; -6.756 ; -6.756 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -3.032 ; -3.032 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -3.032 ; -3.032 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -3.658 ; -3.658 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -3.658 ; -3.658 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -1.058 ; -1.058 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -1.122 ; -1.122 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -1.112 ; -1.112 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -1.103 ; -1.103 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -1.103 ; -1.103 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -1.058 ; -1.058 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -1.098 ; -1.098 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -1.098 ; -1.098 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -1.065 ; -1.065 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -1.082 ; -1.082 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -1.092 ; -1.092 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -1.092 ; -1.092 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -1.090 ; -1.090 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -1.096 ; -1.096 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -1.104 ; -1.104 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -1.153 ; -1.153 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -1.146 ; -1.146 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -1.166 ; -1.166 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -7.084 ; -7.084 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -7.084 ; -7.084 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 10.997 ; 10.997 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 10.627 ; 10.627 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 10.350 ; 10.350 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 10.138 ; 10.138 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 10.518 ; 10.518 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 10.962 ; 10.962 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 10.754 ; 10.754 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 10.997 ; 10.997 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 13.676 ; 13.676 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 13.676 ; 13.676 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 12.912 ; 12.912 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 13.171 ; 13.171 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 13.177 ; 13.177 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 13.336 ; 13.336 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 13.621 ; 13.621 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 13.390 ; 13.390 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 13.277 ; 13.277 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 10.221 ; 10.221 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 10.019 ; 10.019 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 10.033 ; 10.033 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 10.261 ; 10.261 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 13.277 ; 13.277 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 12.380 ; 12.380 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 12.389 ; 12.389 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 8.252  ; 8.252  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 7.319  ; 7.319  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.616  ; 7.616  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 7.964  ; 7.964  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.657  ; 7.657  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 8.252  ; 8.252  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.930  ; 7.930  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.948  ; 7.948  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 7.670  ; 7.670  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 7.346  ; 7.346  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 7.355  ; 7.355  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.597  ; 7.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.633  ; 7.633  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.631  ; 7.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.670  ; 7.670  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.654  ; 7.654  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 8.283  ; 8.283  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.843  ; 7.843  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.689  ; 7.689  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.647  ; 7.647  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 7.967  ; 7.967  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.855  ; 7.855  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 7.983  ; 7.983  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 8.283  ; 8.283  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.733  ; 8.733  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.705  ; 8.705  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.723  ; 8.723  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.713  ; 8.713  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.709  ; 8.709  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.611  ; 8.611  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.733  ; 8.733  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.441  ; 8.441  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 8.679  ; 8.679  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 8.059  ; 8.059  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 8.379  ; 8.379  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 8.367  ; 8.367  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 8.373  ; 8.373  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 8.080  ; 8.080  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.679  ; 8.679  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 8.372  ; 8.372  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 9.821  ; 9.821  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.443  ; 8.443  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 9.821  ; 9.821  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 9.501  ; 9.501  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 8.057  ; 8.057  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.273  ; 9.273  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 8.666  ; 8.666  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 8.193  ; 8.193  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 8.992  ; 8.992  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 8.227  ; 8.227  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 10.887 ; 10.887 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 10.305 ; 10.305 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 8.864  ; 8.864  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 10.887 ; 10.887 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 10.139 ; 10.139 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 8.662  ; 8.662  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 10.479 ; 10.479 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 9.540  ; 9.540  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 9.777  ; 9.777  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 10.544 ; 10.544 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 8.999  ; 8.999  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.991  ; 8.991  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 9.327  ; 9.327  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 10.155 ; 10.155 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 9.013  ; 9.013  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 10.574 ; 10.574 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 8.916  ; 8.916  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 10.221 ; 10.221 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 8.464  ; 8.464  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 12.350 ; 12.350 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 12.350 ; 12.350 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 10.234 ; 10.234 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.234 ; 10.234 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 9.843  ; 9.843  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 6.659  ; 6.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 6.306  ; 6.306  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 6.328  ; 6.328  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 6.225  ; 6.225  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 6.242  ; 6.242  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 6.236  ; 6.236  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 6.427  ; 6.427  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 6.542  ; 6.542  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 6.659  ; 6.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 6.552  ; 6.552  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 6.501  ; 6.501  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 6.369  ; 6.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 6.041  ; 6.041  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 6.286  ; 6.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 6.206  ; 6.206  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 6.429  ; 6.429  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 6.552  ; 6.552  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 5.889  ; 5.889  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 5.843  ; 5.843  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 5.820  ; 5.820  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 5.961  ; 5.961  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 6.060  ; 6.060  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 5.950  ; 5.950  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 6.025  ; 6.025  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 5.863  ; 5.863  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 6.093  ; 6.093  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 6.172  ; 6.172  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 6.190  ; 6.190  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 6.425  ; 6.425  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 6.421  ; 6.421  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 6.383  ; 6.383  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 6.225  ; 6.225  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 6.177  ; 6.177  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 5.570  ; 5.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.672  ; 4.672  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 4.922  ; 4.922  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 4.961  ; 4.961  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 5.257  ; 5.257  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 5.570  ; 5.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 4.891  ; 4.891  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 5.280  ; 5.280  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 5.466  ; 5.466  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 4.981  ; 4.981  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 5.096  ; 5.096  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 4.944  ; 4.944  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 5.197  ; 5.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 5.544  ; 5.544  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 5.544  ; 5.544  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 5.071  ; 5.071  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.741  ; 4.741  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 4.507  ; 4.507  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 5.067  ; 5.067  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 4.939  ; 4.939  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 5.443  ; 5.443  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.655  ; 4.655  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 5.642  ; 5.642  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.615  ; 4.615  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 5.044  ; 5.044  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.880  ; 4.880  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.291  ; 4.291  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.745  ; 4.745  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 5.338  ; 5.338  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 5.369  ; 5.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 5.053  ; 5.053  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 5.642  ; 5.642  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 5.208  ; 5.208  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.786  ; 4.786  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 5.173  ; 5.173  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.784  ; 4.784  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.784  ; 4.784  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.482  ; 4.482  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.415  ; 5.415  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 5.122  ; 5.122  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 6.456  ; 6.456  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.364  ; 5.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.763  ; 4.763  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.926  ; 5.926  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 8.069  ; 8.069  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 7.149  ; 7.149  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 5.849  ; 5.849  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 7.969  ; 7.969  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 5.752  ; 5.752  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 7.256  ; 7.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 6.474  ; 6.474  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 5.772  ; 5.772  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 6.815  ; 6.815  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 6.831  ; 6.831  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 7.023  ; 7.023  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 6.755  ; 6.755  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 6.928  ; 6.928  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 5.281  ; 5.281  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 7.747  ; 7.747  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 5.551  ; 5.551  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 6.221  ; 6.221  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 7.833  ; 7.833  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 5.988  ; 5.988  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 7.142  ; 7.142  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 8.069  ; 8.069  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 6.352  ; 6.352  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 6.501  ; 6.501  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 8.027  ; 8.027  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 6.778  ; 6.778  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 6.371  ; 6.371  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 6.256  ; 6.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 7.065  ; 7.065  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 8.404  ; 8.404  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 9.261  ; 9.261  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 8.609  ; 8.609  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 8.404  ; 8.404  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 8.784  ; 8.784  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 9.228  ; 9.228  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 9.030  ; 9.030  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 9.264  ; 9.264  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 10.229 ; 10.229 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 10.959 ; 10.959 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 10.229 ; 10.229 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 10.487 ; 10.487 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 10.484 ; 10.484 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 10.620 ; 10.620 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 10.957 ; 10.957 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 10.702 ; 10.702 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 9.613  ; 9.613  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 9.795  ; 9.795  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 9.613  ; 9.613  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 9.628  ; 9.628  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 9.860  ; 9.860  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 12.845 ; 12.845 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 12.005 ; 12.005 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 11.983 ; 11.983 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 6.845  ; 6.845  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 6.845  ; 6.845  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.122  ; 7.122  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 7.471  ; 7.471  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.158  ; 7.158  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 7.788  ; 7.788  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.464  ; 7.464  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.455  ; 7.455  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 6.933  ; 6.933  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 6.933  ; 6.933  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 6.935  ; 6.935  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.207  ; 7.207  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.216  ; 7.216  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.216  ; 7.216  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.255  ; 7.255  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.237  ; 7.237  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 7.339  ; 7.339  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.511  ; 7.511  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.353  ; 7.353  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.339  ; 7.339  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 7.630  ; 7.630  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.517  ; 7.517  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 7.646  ; 7.646  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 7.947  ; 7.947  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.161  ; 8.161  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.424  ; 8.424  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.442  ; 8.442  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.432  ; 8.432  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.433  ; 8.433  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.333  ; 8.333  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.452  ; 8.452  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.161  ; 8.161  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 7.584  ; 7.584  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 7.584  ; 7.584  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 7.904  ; 7.904  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 7.916  ; 7.916  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 7.897  ; 7.897  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 7.605  ; 7.605  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.205  ; 8.205  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 7.897  ; 7.897  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 8.057  ; 8.057  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.443  ; 8.443  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 9.821  ; 9.821  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 9.501  ; 9.501  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 8.057  ; 8.057  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.273  ; 9.273  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 8.666  ; 8.666  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 8.193  ; 8.193  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 8.992  ; 8.992  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 8.227  ; 8.227  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 8.464  ; 8.464  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 10.305 ; 10.305 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 8.864  ; 8.864  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 10.887 ; 10.887 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 10.139 ; 10.139 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 8.662  ; 8.662  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 10.479 ; 10.479 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 9.540  ; 9.540  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 9.777  ; 9.777  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 10.544 ; 10.544 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 8.999  ; 8.999  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.991  ; 8.991  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 9.327  ; 9.327  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 10.155 ; 10.155 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 9.013  ; 9.013  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 10.574 ; 10.574 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 8.916  ; 8.916  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 10.221 ; 10.221 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 8.464  ; 8.464  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 12.350 ; 12.350 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 12.350 ; 12.350 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 9.843  ; 9.843  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.234 ; 10.234 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 9.843  ; 9.843  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 2.476  ; 2.476  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 2.540  ; 2.540  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 2.579  ; 2.579  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 2.579  ; 2.579  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 2.584  ; 2.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 2.597  ; 2.597  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 2.600  ; 2.600  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 2.555  ; 2.555  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 2.555  ; 2.555  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 2.532  ; 2.532  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 2.518  ; 2.518  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 2.530  ; 2.530  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 2.530  ; 2.530  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 2.520  ; 2.520  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 2.509  ; 2.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 2.509  ; 2.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 2.476  ; 2.476  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 2.496  ; 2.496  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 2.496  ; 2.496  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 4.672  ; 4.672  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.672  ; 4.672  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 4.922  ; 4.922  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 4.961  ; 4.961  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 5.257  ; 5.257  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 5.570  ; 5.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 4.891  ; 4.891  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 5.280  ; 5.280  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 5.466  ; 5.466  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 4.981  ; 4.981  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 5.096  ; 5.096  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 4.944  ; 4.944  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 5.197  ; 5.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 5.071  ; 5.071  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 5.544  ; 5.544  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 5.071  ; 5.071  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.741  ; 4.741  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 4.507  ; 4.507  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 5.067  ; 5.067  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 4.939  ; 4.939  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 5.443  ; 5.443  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.655  ; 4.655  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 4.291  ; 4.291  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.615  ; 4.615  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 5.044  ; 5.044  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.880  ; 4.880  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.291  ; 4.291  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.745  ; 4.745  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 5.338  ; 5.338  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 5.369  ; 5.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 5.053  ; 5.053  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 5.642  ; 5.642  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 5.208  ; 5.208  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.786  ; 4.786  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 5.173  ; 5.173  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.482  ; 4.482  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.784  ; 4.784  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.482  ; 4.482  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.415  ; 5.415  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 5.122  ; 5.122  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 6.456  ; 6.456  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.364  ; 5.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.763  ; 4.763  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.926  ; 5.926  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 5.281  ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 7.149  ; 7.149  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 5.849  ; 5.849  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 7.969  ; 7.969  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 5.752  ; 5.752  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 7.256  ; 7.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 6.474  ; 6.474  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 5.772  ; 5.772  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 6.815  ; 6.815  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 6.831  ; 6.831  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 7.023  ; 7.023  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 6.755  ; 6.755  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 6.928  ; 6.928  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 5.281  ; 5.281  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 7.747  ; 7.747  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 5.551  ; 5.551  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 6.221  ; 6.221  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 7.833  ; 7.833  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 5.988  ; 5.988  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 7.142  ; 7.142  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 8.069  ; 8.069  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 6.352  ; 6.352  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 6.501  ; 6.501  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 8.027  ; 8.027  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 6.778  ; 6.778  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 6.371  ; 6.371  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 6.256  ; 6.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 7.065  ; 7.065  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.579 ;    ;    ; 8.579 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.579 ;    ;    ; 8.579 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -3.077 ; -16.866       ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; -2.892 ; -68.528       ;
; N/C                                        ; -2.447 ; -71.222       ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.142  ; 0.000         ;
; iCLK_50                                    ; 17.060 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CCD_PIXCLK                                 ; 0.215 ; 0.000         ;
; iCLK_50                                    ; 0.215 ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 0.215 ; 0.000         ;
; N/C                                        ; 1.240 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -1.753 ; -415.718      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 2.422  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 14.096 ; 0.000         ;
; iCLK_50                                    ; 17.661 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Removal Summary                                          ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; 1.007  ; 0.000         ;
; iCLK_50                                    ; 1.038  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.914  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 15.580 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.953  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; 3.333  ; 0.000         ;
; oDRAM0_CLK                                 ; 3.889  ; 0.000         ;
; CCD_PIXCLK                                 ; 5.953  ; 0.000         ;
; iCLK_50                                    ; 9.000  ; 0.000         ;
; iCLK_50_2                                  ; 10.000 ; 0.000         ;
; iCLK_50_3                                  ; 10.000 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 12.873 ; 0.000         ;
; CCD_MCLK                                   ; 37.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.077 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 19.806     ;
; -3.069 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 19.798     ;
; -3.056 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 19.785     ;
; -3.005 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.735     ;
; -2.997 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.727     ;
; -2.984 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.714     ;
; -2.938 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 19.667     ;
; -2.919 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.060      ; 19.645     ;
; -2.903 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.060      ; 19.629     ;
; -2.886 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.060      ; 19.612     ;
; -2.879 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.601     ;
; -2.866 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.596     ;
; -2.854 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.584     ;
; -2.852 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.574     ;
; -2.850 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.572     ;
; -2.847 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.574     ;
; -2.846 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.576     ;
; -2.840 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.562     ;
; -2.833 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.563     ;
; -2.831 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.558     ;
; -2.814 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.541     ;
; -2.809 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.060      ; 19.535     ;
; -2.807 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.530     ;
; -2.800 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.522     ;
; -2.780 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.503     ;
; -2.778 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.501     ;
; -2.772 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.494     ;
; -2.768 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.491     ;
; -2.762 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.484     ;
; -2.737 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.464     ;
; -2.728 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.451     ;
; -2.725 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.447     ;
; -2.715 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 19.445     ;
; -2.700 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 19.421     ;
; -2.700 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.423     ;
; -2.696 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.423     ;
; -2.690 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.413     ;
; -2.680 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.407     ;
; -2.663 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.390     ;
; -2.656 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.379     ;
; -2.653 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.376     ;
; -2.629 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.352     ;
; -2.628 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.350     ;
; -2.627 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.350     ;
; -2.617 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.340     ;
; -2.593 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 19.314     ;
; -2.586 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.061      ; 19.313     ;
; -2.577 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.300     ;
; -2.549 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.272     ;
; -2.540 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 19.261     ;
; -2.539 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.262     ;
; -2.521 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.243     ;
; -2.502 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 19.225     ;
; -2.496 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 19.215     ;
; -2.478 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 19.199     ;
; -2.477 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.199     ;
; -2.468 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 19.187     ;
; -2.468 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.190     ;
; -2.424 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 19.144     ;
; -2.417 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 19.136     ;
; -2.406 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.128     ;
; -2.396 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 19.116     ;
; -2.370 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.092     ;
; -2.360 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 19.079     ;
; -2.345 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 19.065     ;
; -2.340 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 19.061     ;
; -2.317 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.039     ;
; -2.309 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.031     ;
; -2.304 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 19.026     ;
; -2.288 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 19.009     ;
; -2.288 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 19.008     ;
; -2.273 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 18.993     ;
; -2.268 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.990     ;
; -2.255 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.977     ;
; -2.251 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 18.972     ;
; -2.245 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 18.965     ;
; -2.240 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.962     ;
; -2.237 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 18.960     ;
; -2.232 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 18.955     ;
; -2.217 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 18.938     ;
; -2.216 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.938     ;
; -2.194 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 18.914     ;
; -2.190 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.912     ;
; -2.179 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.901     ;
; -2.168 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 18.891     ;
; -2.145 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.867     ;
; -2.137 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.054      ; 18.857     ;
; -2.118 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 18.841     ;
; -2.117 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.839     ;
; -2.086 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 18.809     ;
; -2.081 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 18.804     ;
; -2.065 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.787     ;
; -2.049 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 18.779     ;
; -2.041 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 18.771     ;
; -2.028 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.750     ;
; -2.028 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.064      ; 18.758     ;
; -2.017 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.057      ; 18.740     ;
; -2.009 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 18.738     ;
; -2.001 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.063      ; 18.730     ;
; -1.994 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 18.716     ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                              ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -2.892 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.260      ;
; -2.892 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.260      ;
; -2.892 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.260      ;
; -2.892 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.260      ;
; -2.890 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.258      ;
; -2.890 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.258      ;
; -2.889 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.257      ;
; -2.889 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.257      ;
; -2.886 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.254      ;
; -2.883 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.251      ;
; -2.883 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.251      ;
; -2.880 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.248      ;
; -2.880 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.248      ;
; -2.877 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.245      ;
; -2.877 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.245      ;
; -2.871 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.239      ;
; -2.862 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.230      ;
; -2.862 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.230      ;
; -2.862 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.230      ;
; -2.862 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.230      ;
; -2.860 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.228      ;
; -2.860 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.228      ;
; -2.859 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.227      ;
; -2.859 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.227      ;
; -2.856 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.224      ;
; -2.853 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.221      ;
; -2.853 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.221      ;
; -2.850 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.218      ;
; -2.850 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.218      ;
; -2.847 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.215      ;
; -2.847 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.215      ;
; -2.841 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.209      ;
; -2.840 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.208      ;
; -2.840 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.208      ;
; -2.840 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.208      ;
; -2.840 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.208      ;
; -2.838 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.206      ;
; -2.838 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.206      ;
; -2.837 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.205      ;
; -2.837 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.205      ;
; -2.834 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.202      ;
; -2.831 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.199      ;
; -2.831 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.199      ;
; -2.828 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.196      ;
; -2.828 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.196      ;
; -2.825 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.193      ;
; -2.825 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.193      ;
; -2.819 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.187      ;
; -2.800 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.167      ;
; -2.797 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.164      ;
; -2.797 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.164      ;
; -2.797 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.164      ;
; -2.795 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.162      ;
; -2.795 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.162      ;
; -2.793 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.161      ;
; -2.793 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.161      ;
; -2.793 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.161      ;
; -2.793 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.161      ;
; -2.792 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.159      ;
; -2.792 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.159      ;
; -2.791 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.159      ;
; -2.791 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.159      ;
; -2.790 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.158      ;
; -2.790 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.158      ;
; -2.787 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.155      ;
; -2.784 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.152      ;
; -2.784 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.152      ;
; -2.781 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.149      ;
; -2.781 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.149      ;
; -2.778 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.146      ;
; -2.778 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.146      ;
; -2.772 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.140      ;
; -2.771 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.139      ;
; -2.771 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.139      ;
; -2.771 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.139      ;
; -2.771 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.139      ;
; -2.770 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.137      ;
; -2.769 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.137      ;
; -2.769 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.137      ;
; -2.768 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.136      ;
; -2.768 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.136      ;
; -2.767 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.134      ;
; -2.767 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.134      ;
; -2.767 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.134      ;
; -2.765 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.133      ;
; -2.765 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.132      ;
; -2.765 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.132      ;
; -2.762 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.130      ;
; -2.762 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.130      ;
; -2.762 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.129      ;
; -2.762 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.129      ;
; -2.759 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.127      ;
; -2.759 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.127      ;
; -2.756 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.124      ;
; -2.756 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.124      ;
; -2.750 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.665     ; 1.118      ;
; -2.748 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.115      ;
; -2.745 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.112      ;
; -2.745 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.112      ;
; -2.745 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.112      ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -2.447 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.275      ;
; -2.413 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.241      ;
; -2.404 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.232      ;
; -2.364 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 3.189      ;
; -2.345 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.212      ;
; -2.341 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.169      ;
; -2.336 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.165      ;
; -2.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.161      ;
; -2.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.152      ;
; -2.316 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.183      ;
; -2.306 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.135      ;
; -2.301 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.129      ;
; -2.297 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.125      ;
; -2.294 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.161      ;
; -2.292 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.120      ;
; -2.289 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.156      ;
; -2.282 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.149      ;
; -2.275 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.103      ;
; -2.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 3.079      ;
; -2.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 3.081      ;
; -2.253 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.082      ;
; -2.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.074      ;
; -2.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.070      ;
; -2.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.070      ;
; -2.234 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.062      ;
; -2.221 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.050      ;
; -2.219 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.047      ;
; -2.218 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.085      ;
; -2.218 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.046      ;
; -2.217 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.045      ;
; -2.209 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.076      ;
; -2.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 3.034      ;
; -2.180 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.047      ;
; -2.180 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 3.005      ;
; -2.178 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.045      ;
; -2.164 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 3.031      ;
; -2.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.982      ;
; -2.151 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.979      ;
; -2.147 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.975      ;
; -2.128 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.995      ;
; -2.125 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.948      ;
; -2.111 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.936      ;
; -2.111 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.978      ;
; -2.110 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.933      ;
; -2.107 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.935      ;
; -2.101 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.929      ;
; -2.101 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.968      ;
; -2.099 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.966      ;
; -2.094 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.922      ;
; -2.090 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.913      ;
; -2.088 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.916      ;
; -2.073 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.896      ;
; -2.067 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.892      ;
; -2.060 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.883      ;
; -2.054 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.921      ;
; -2.046 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.869      ;
; -2.039 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.862      ;
; -2.026 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.893      ;
; -2.022 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.850      ;
; -2.016 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.844      ;
; -2.015 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.177     ; 2.838      ;
; -2.008 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.836      ;
; -1.984 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.850      ;
; -1.939 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.767      ;
; -1.932 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.757      ;
; -1.928 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.794      ;
; -1.916 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.782      ;
; -1.901 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.779      ;
; -1.884 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.750      ;
; -1.883 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.749      ;
; -1.867 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.710      ;
; -1.851 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.717      ;
; -1.849 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.715      ;
; -1.849 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.715      ;
; -1.846 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.712      ;
; -1.843 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.709      ;
; -1.838 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.704      ;
; -1.838 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.704      ;
; -1.814 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.657      ;
; -1.802 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.668      ;
; -1.800 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.666      ;
; -1.786 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.664      ;
; -1.783 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.626      ;
; -1.781 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.647      ;
; -1.772 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.134     ; 2.638      ;
; -1.760 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.638      ;
; -1.737 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.615      ;
; -1.734 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.612      ;
; -1.723 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.566      ;
; -1.708 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.586      ;
; -1.703 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.546      ;
; -1.698 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.541      ;
; -1.690 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.533      ;
; -1.688 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.566      ;
; -1.655 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.498      ;
; -1.655 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.498      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.019      ; 1.382      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.142 ; DRAM_DQ[30]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.112     ; 0.711      ;
; 0.155 ; DRAM_DQ[28]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.099     ; 0.711      ;
; 0.162 ; DRAM_DQ[29]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.112     ; 0.691      ;
; 0.174 ; DRAM_DQ[25]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.080     ; 0.711      ;
; 0.174 ; DRAM_DQ[24]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.080     ; 0.711      ;
; 0.174 ; DRAM_DQ[4]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.721      ;
; 0.174 ; DRAM_DQ[3]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.721      ;
; 0.184 ; DRAM_DQ[2]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.711      ;
; 0.194 ; DRAM_DQ[5]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.060     ; 0.711      ;
; 0.200 ; DRAM_DQ[22]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.200 ; DRAM_DQ[21]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.200 ; DRAM_DQ[19]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.202 ; DRAM_DQ[7]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.042     ; 0.721      ;
; 0.202 ; DRAM_DQ[6]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.042     ; 0.721      ;
; 0.203 ; DRAM_DQ[23]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.071     ; 0.691      ;
; 0.205 ; DRAM_DQ[10]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.029     ; 0.731      ;
; 0.205 ; DRAM_DQ[9]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.029     ; 0.731      ;
; 0.210 ; DRAM_DQ[20]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.691      ;
; 0.211 ; DRAM_DQ[14]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.731      ;
; 0.211 ; DRAM_DQ[13]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.731      ;
; 0.217 ; DRAM_DQ[18]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.057     ; 0.691      ;
; 0.221 ; DRAM_DQ[12]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.721      ;
; 0.238 ; DRAM_DQ[11]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.016     ; 0.711      ;
; 0.245 ; DRAM_DQ[8]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.019     ; 0.701      ;
; 4.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.480      ;
; 4.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.480      ;
; 4.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.480      ;
; 4.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.480      ;
; 4.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.480      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg1 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.473      ;
; 4.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.473      ;
; 4.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.473      ;
; 4.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.473      ;
; 4.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.473      ;
; 4.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.473      ;
; 4.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.473      ;
; 4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                          ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.459      ;
; 4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                          ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.459      ;
; 4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                          ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.459      ;
; 4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                          ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.459      ;
; 4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                          ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.459      ;
; 4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                          ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.459      ;
; 4.278 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                          ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.039      ; 2.459      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.282 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.020     ; 2.396      ;
; 4.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.361      ;
; 4.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.361      ;
; 4.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.361      ;
; 4.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.361      ;
; 4.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.021     ; 2.361      ;
; 4.317 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.036     ; 2.345      ;
; 4.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.042      ; 2.422      ;
; 4.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.042      ; 2.422      ;
; 4.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.042      ; 2.422      ;
; 4.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.042      ; 2.422      ;
; 4.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.042      ; 2.422      ;
; 4.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.042      ; 2.422      ;
; 4.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.042      ; 2.422      ;
; 4.320 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.036     ; 2.342      ;
; 4.321 ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                                           ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 2.378      ;
; 4.321 ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                                           ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 2.378      ;
; 4.321 ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                                           ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 2.378      ;
; 4.321 ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                                           ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 2.378      ;
; 4.321 ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                                           ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 2.378      ;
; 4.321 ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                                           ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 2.378      ;
; 4.321 ; Sdram_Control_4Port:u8|ST[7]                                                                                                                                                           ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 2.378      ;
; 4.348 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.000      ; 2.350      ;
; 4.351 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.040      ; 2.387      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_50'                                                                                                                            ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.060 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.987      ;
; 17.077 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.970      ;
; 17.119 ; Reset_Delay:u1|Cont[14]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.928      ;
; 17.150 ; Reset_Delay:u1|Cont[11]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.899      ;
; 17.202 ; Reset_Delay:u1|Cont[1]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.847      ;
; 17.206 ; Reset_Delay:u1|Cont[12]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.841      ;
; 17.218 ; Reset_Delay:u1|Cont[0]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.831      ;
; 17.224 ; Reset_Delay:u1|Cont[10]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.825      ;
; 17.264 ; Reset_Delay:u1|Cont[3]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.785      ;
; 17.267 ; Reset_Delay:u1|Cont[8]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.782      ;
; 17.337 ; Reset_Delay:u1|Cont[2]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.712      ;
; 17.340 ; Reset_Delay:u1|Cont[6]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.709      ;
; 17.347 ; Reset_Delay:u1|Cont[9]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.702      ;
; 17.356 ; Reset_Delay:u1|Cont[7]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.693      ;
; 17.399 ; Reset_Delay:u1|Cont[4]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.650      ;
; 17.478 ; Reset_Delay:u1|Cont[5]          ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 2.571      ;
; 17.523 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.624     ; 1.885      ;
; 17.540 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.624     ; 1.868      ;
; 17.545 ; Reset_Delay:u1|Cont[18]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.502      ;
; 17.557 ; Reset_Delay:u1|Cont[19]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.490      ;
; 17.582 ; Reset_Delay:u1|Cont[14]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.624     ; 1.826      ;
; 17.604 ; Reset_Delay:u1|Cont[16]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.443      ;
; 17.613 ; Reset_Delay:u1|Cont[11]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.797      ;
; 17.665 ; Reset_Delay:u1|Cont[1]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.745      ;
; 17.669 ; Reset_Delay:u1|Cont[12]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.624     ; 1.739      ;
; 17.679 ; Reset_Delay:u1|Cont[17]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.368      ;
; 17.681 ; Reset_Delay:u1|Cont[0]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.729      ;
; 17.687 ; Reset_Delay:u1|Cont[10]         ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.723      ;
; 17.727 ; Reset_Delay:u1|Cont[3]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.683      ;
; 17.730 ; Reset_Delay:u1|Cont[8]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.680      ;
; 17.787 ; Reset_Delay:u1|Cont[23]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.260      ;
; 17.800 ; Reset_Delay:u1|Cont[2]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.610      ;
; 17.803 ; Reset_Delay:u1|Cont[6]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.607      ;
; 17.810 ; Reset_Delay:u1|Cont[9]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.600      ;
; 17.819 ; Reset_Delay:u1|Cont[7]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.591      ;
; 17.842 ; Reset_Delay:u1|Cont[22]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.205      ;
; 17.862 ; Reset_Delay:u1|Cont[4]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.548      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.169      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.157      ;
; 17.918 ; Reset_Delay:u1|Cont[21]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.129      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.924 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.001      ; 2.109      ;
; 17.941 ; Reset_Delay:u1|Cont[5]          ; Reset_Delay:u1|oRST_1                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.622     ; 1.469      ;
; 17.978 ; Reset_Delay:u1|Cont[20]         ; Reset_Delay:u1|oRST_2                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.015      ; 2.069      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[1]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[2]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[3]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[4]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[5]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[6]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[7]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[8]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[9]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[10]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 17.986 ; Reset_Delay:u1|Cont[15]         ; Reset_Delay:u1|Cont[11]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.044      ;
; 18.003 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|Cont[1]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.027      ;
; 18.003 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|Cont[2]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.027      ;
; 18.003 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|Cont[3]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.027      ;
; 18.003 ; Reset_Delay:u1|Cont[13]         ; Reset_Delay:u1|Cont[4]                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.002     ; 2.027      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[1]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|state[0]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|addrHolding[8]                                                                                                                                      ; Histo:H0|addrHolding[8]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Histo:H0|DvalHolding                                                                                                                                         ; Histo:H0|DvalHolding2                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; RAW2RGB:u3|oDval                                                                                                                                             ; Greyscale:wine1|oGVALd                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Histo:H0|addrHolding[2]                                                                                                                                      ; Histo:H0|addrHolding2[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Histo:H0|addrHolding2[0]                                                                                                                                     ; Histo:H0|addrHolding3[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Histo:H0|addrHolding[0]                                                                                                                                      ; Histo:H0|addrHolding2[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; Histo:H0|PixCount[8]                                                                                                                                         ; Histo:H0|PixCount[8]                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.405      ;
; 0.256 ; Histo:H0|addrHolding[1]                                                                                                                                      ; Histo:H0|addrHolding2[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.408      ;
; 0.262 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.414      ;
; 0.267 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.419      ;
; 0.274 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.426      ;
; 0.279 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.431      ;
; 0.296 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.448      ;
; 0.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.455      ;
; 0.305 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.457      ;
; 0.313 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~portb_address_reg9   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.502      ;
; 0.316 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.001      ; 0.469      ;
; 0.317 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~porta_address_reg9   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.502      ;
; 0.317 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[7]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~portb_address_reg7   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.507      ;
; 0.319 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~portb_address_reg6   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.508      ;
; 0.322 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[7]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~porta_address_reg7   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.507      ;
; 0.322 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.002      ; 0.476      ;
; 0.323 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a16~porta_address_reg6   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.508      ;
; 0.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Greyscale:wine1|oGVALd                                                                                                                                       ; Histo:H0|DvalHolding                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Histo:H0|redFound                                                                                                                                            ; Histo:H0|redFound                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; RAW2RGB:u3|wData0_d1[6]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[6]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Histo:H0|addrHolding2[3]                                                                                                                                     ; Histo:H0|addrHolding3[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.001      ; 0.478      ;
; 0.326 ; RAW2RGB:u3|wData0_d1[11]                                                                                                                                     ; RAW2RGB:u3|wData0_d2[11]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; RAW2RGB:u3|wData0_d1[1]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[1]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.002      ; 0.481      ;
; 0.328 ; RAW2RGB:u3|wData0_d1[4]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[4]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.002      ; 0.482      ;
; 0.329 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Histo:H0|addrHolding2[5]                                                                                                                                     ; Histo:H0|addrHolding3[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; RAW2RGB:u3|wData0_d1[10]                                                                                                                                     ; RAW2RGB:u3|wData0_d2[10]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; Histo:H0|addrHolding2[1]                                                                                                                                     ; Histo:H0|addrHolding3[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.484      ;
; 0.337 ; RAW2RGB:u3|wData1_d1[7]                                                                                                                                      ; RAW2RGB:u3|wData1_d2[7]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.489      ;
; 0.339 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.001     ; 0.490      ;
; 0.344 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.496      ;
; 0.354 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_50'                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[0]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u1|oRST_2                                   ; Reset_Delay:u1|oRST_2                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                                 ; rClk[0]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|Cont[23]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.353 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.505      ;
; 0.353 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; Reset_Delay:u1|Cont[12]                                 ; Reset_Delay:u1|Cont[12]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|combo_cnt[12]                         ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|Cont[21]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; I2C_CCD_Config:u9|combo_cnt[5]                          ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Reset_Delay:u1|Cont[3]                                  ; Reset_Delay:u1|Cont[3]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Reset_Delay:u1|Cont[5]                                  ; Reset_Delay:u1|Cont[5]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Reset_Delay:u1|Cont[7]                                  ; Reset_Delay:u1|Cont[7]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; I2C_CCD_Config:u9|combo_cnt[7]                          ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Reset_Delay:u1|Cont[9]                                  ; Reset_Delay:u1|Cont[9]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u1|Cont[10]                                 ; Reset_Delay:u1|Cont[10]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u1|Cont[11]                                 ; Reset_Delay:u1|Cont[11]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[3]                          ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[9]                          ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[10]                         ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; I2C_CCD_Config:u9|combo_cnt[0]                          ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Reset_Delay:u1|Cont[14]                                 ; Reset_Delay:u1|Cont[14]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[21]                         ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[23]                         ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Reset_Delay:u1|Cont[16]                                 ; Reset_Delay:u1|Cont[16]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Reset_Delay:u1|Cont[19]                                 ; Reset_Delay:u1|Cont[19]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u9|combo_cnt[16]                         ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u9|combo_cnt[19]                         ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|Cont[20]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|Cont[22]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; I2C_CCD_Config:u9|combo_cnt[1]                          ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; I2C_CCD_Config:u9|combo_cnt[2]                          ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; Reset_Delay:u1|Cont[2]                                  ; Reset_Delay:u1|Cont[2]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[20]                         ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[22]                         ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[24]                         ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Reset_Delay:u1|Cont[1]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Reset_Delay:u1|Cont[4]                                  ; Reset_Delay:u1|Cont[4]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Reset_Delay:u1|Cont[6]                                  ; Reset_Delay:u1|Cont[6]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[4]                          ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Reset_Delay:u1|Cont[8]                                  ; Reset_Delay:u1|Cont[8]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[17]                                 ; Reset_Delay:u1|Cont[17]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[18]                                 ; Reset_Delay:u1|Cont[18]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[8]                          ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[17]                         ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[18]                         ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.435 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.110      ; 0.697      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                ; Sdram_Control_4Port:u7|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                           ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                            ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                              ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                            ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                            ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                       ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                             ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                               ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                            ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                           ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                       ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|ST[0]                                                                                                               ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                            ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mWR                                                                                                                 ; Sdram_Control_4Port:u8|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                              ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Read                                                                                                                ; Sdram_Control_4Port:u8|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                           ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                            ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                          ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                       ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                            ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                           ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                            ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                             ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                       ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                            ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                            ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                              ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                              ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                           ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.245 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.416      ;
; 0.268 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.420      ;
; 0.268 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.420      ;
; 0.269 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.421      ;
; 0.287 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.439      ;
; 0.290 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.443      ;
; 0.307 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.459      ;
; 0.307 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.049      ; 0.494      ;
; 0.316 ; touch_tcon:u10|mden                                                                                                                                         ; touch_tcon:u10|oDEN                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.471      ;
; 0.320 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.470      ;
; 0.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.475      ;
; 0.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.477      ;
; 0.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.482      ;
; 0.334 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.488      ;
; 0.338 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.492      ;
; 0.345 ; touch_tcon:u10|mvd                                                                                                                                          ; touch_tcon:u10|oVD                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.500      ;
; 0.354 ; touch_tcon:u10|y_cnt[0]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.509      ;
; 0.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; touch_tcon:u10|x_cnt[9]                                                                                                                                     ; touch_tcon:u10|x_cnt[9]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; touch_tcon:u10|y_cnt[1]                                                                                                                                     ; touch_tcon:u10|y_cnt[1]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; touch_tcon:u10|y_cnt[4]                                                                                                                                     ; touch_tcon:u10|y_cnt[4]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; touch_tcon:u10|x_cnt[7]                                                                                                                                     ; touch_tcon:u10|x_cnt[7]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; touch_tcon:u10|x_cnt[0]                                                                                                                                     ; touch_tcon:u10|x_cnt[0]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; touch_tcon:u10|x_cnt[3]                                                                                                                                     ; touch_tcon:u10|x_cnt[3]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; touch_tcon:u10|y_cnt[6]                                                                                                                                     ; touch_tcon:u10|y_cnt[6]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; touch_tcon:u10|y_cnt[8]                                                                                                                                     ; touch_tcon:u10|y_cnt[8]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.525      ;
; 0.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; touch_tcon:u10|x_cnt[4]                                                                                                                                     ; touch_tcon:u10|x_cnt[4]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; touch_tcon:u10|y_cnt[5]                                                                                                                                     ; touch_tcon:u10|y_cnt[5]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; touch_tcon:u10|y_cnt[7]                                                                                                                                     ; touch_tcon:u10|y_cnt[7]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; touch_tcon:u10|x_cnt[2]                                                                                                                                     ; touch_tcon:u10|x_cnt[2]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; touch_tcon:u10|x_cnt[8]                                                                                                                                     ; touch_tcon:u10|x_cnt[8]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; touch_tcon:u10|x_cnt[1]                                                                                                                                     ; touch_tcon:u10|x_cnt[1]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; touch_tcon:u10|x_cnt[6]                                                                                                                                     ; touch_tcon:u10|x_cnt[6]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.536      ;
; 0.387 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.539      ;
; 0.393 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.548      ;
; 0.401 ; touch_tcon:u10|mhd                                                                                                                                          ; touch_tcon:u10|oHD                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.556      ;
; 0.404 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.558      ;
; 0.418 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.571      ;
; 0.423 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.635      ;
; 0.427 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.067      ; 0.632      ;
; 0.427 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.577      ;
; 0.433 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.048      ; 0.619      ;
; 0.434 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.048      ; 0.620      ;
; 0.436 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.049      ; 0.623      ;
; 0.436 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.038      ; 0.612      ;
; 0.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.048      ; 0.624      ;
; 0.438 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.590      ;
; 0.440 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.009      ; 0.601      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 1.240 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.342      ;
; 1.260 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.362      ;
; 1.260 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.362      ;
; 1.273 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.089      ; 1.362      ;
; 1.273 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.089      ; 1.362      ;
; 1.281 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.061      ; 1.342      ;
; 1.282 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.352      ;
; 1.288 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.342      ;
; 1.290 ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.072      ; 1.362      ;
; 1.290 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.072      ; 1.362      ;
; 1.292 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.362      ;
; 1.292 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.362      ;
; 1.295 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.047      ; 1.342      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.302 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.362      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.372      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.372      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.050      ; 1.362      ;
; 1.316 ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.036      ; 1.352      ;
; 1.316 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.036      ; 1.352      ;
; 1.340 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.032      ; 1.372      ;
; 1.340 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.032      ; 1.372      ;
; 1.343 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.009      ; 1.352      ;
; 1.356 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.006      ; 1.362      ;
; 1.359 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.372      ;
; 1.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.019      ; 1.382      ;
; 1.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.019      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 2.655 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.498      ;
; 2.655 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.498      ;
; 2.688 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.566      ;
; 2.690 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.533      ;
; 2.698 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.541      ;
; 2.703 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.546      ;
; 2.708 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.586      ;
; 2.723 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.566      ;
; 2.734 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.612      ;
; 2.737 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.615      ;
; 2.760 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.638      ;
; 2.772 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.638      ;
; 2.781 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.647      ;
; 2.783 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.626      ;
; 2.786 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.664      ;
; 2.800 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.666      ;
; 2.802 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.668      ;
; 2.814 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.657      ;
; 2.838 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.704      ;
; 2.838 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.704      ;
; 2.843 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.709      ;
; 2.846 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.712      ;
; 2.849 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.715      ;
; 2.849 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.715      ;
; 2.851 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.717      ;
; 2.867 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.710      ;
; 2.883 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.749      ;
; 2.884 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.750      ;
; 2.901 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.779      ;
; 2.916 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.782      ;
; 2.928 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.794      ;
; 2.932 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.757      ;
; 2.939 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.767      ;
; 2.984 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.134     ; 2.850      ;
; 3.008 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.836      ;
; 3.015 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.838      ;
; 3.016 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.844      ;
; 3.022 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.850      ;
; 3.026 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.893      ;
; 3.039 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.862      ;
; 3.046 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.869      ;
; 3.054 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.921      ;
; 3.060 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.883      ;
; 3.067 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.892      ;
; 3.073 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.896      ;
; 3.088 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.916      ;
; 3.090 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.913      ;
; 3.094 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.922      ;
; 3.099 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.966      ;
; 3.101 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.929      ;
; 3.101 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.968      ;
; 3.107 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.935      ;
; 3.110 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.933      ;
; 3.111 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.936      ;
; 3.111 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.978      ;
; 3.125 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.177     ; 2.948      ;
; 3.128 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.995      ;
; 3.147 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.975      ;
; 3.151 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.979      ;
; 3.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.982      ;
; 3.164 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 3.031      ;
; 3.178 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 3.045      ;
; 3.180 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 3.005      ;
; 3.180 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 3.047      ;
; 3.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 3.034      ;
; 3.209 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 3.076      ;
; 3.217 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 3.045      ;
; 3.218 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 3.085      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CCD_PIXCLK'                                                                                                                                                                                                                                   ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.034      ; 1.820      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.034      ; 1.820      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.034      ; 1.820      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.034      ; 1.820      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.036      ; 1.822      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.035      ; 1.821      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.034      ; 1.820      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.034      ; 1.820      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.002     ; 1.784      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.002     ; 1.784      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.037      ; 1.823      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.020      ; 1.806      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.020      ; 1.806      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.019      ; 1.805      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.020      ; 1.806      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.020      ; 1.806      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.019      ; 1.805      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.019      ; 1.805      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.023      ; 1.809      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.025      ; 1.811      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.022      ; 1.808      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.019      ; 1.805      ;
; -1.753 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.019      ; 1.805      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mSTART                                                                                                                                        ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.028      ; 1.795      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.015      ; 1.782      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; 0.015      ; 1.782      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[3]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[5]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[6]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[8]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
; -1.734 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.023     ; 1.744      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.422 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.003     ; 0.940      ;
; 2.422 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.003     ; 0.940      ;
; 2.422 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.003     ; 0.940      ;
; 2.422 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.003     ; 0.940      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.438 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.006      ; 0.933      ;
; 2.444 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.921      ;
; 2.444 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.921      ;
; 2.444 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.921      ;
; 2.444 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.921      ;
; 2.444 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.921      ;
; 2.444 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.919      ;
; 2.444 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.919      ;
; 2.444 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.919      ;
; 2.444 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.919      ;
; 2.444 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.919      ;
; 2.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.920      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.826      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.816      ;
; 2.628 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.632 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 14.096 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.008      ; 0.944      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.818      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.811      ;
; 14.293 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.739      ;
; 14.293 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.739      ;
; 14.293 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.739      ;
; 14.293 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.739      ;
; 14.300 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.732      ;
; 14.300 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.732      ;
; 14.300 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.732      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'iCLK_50'                                                                                                                                   ;
+--------+---------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.661 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.360      ;
; 17.665 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.099      ; 2.466      ;
; 17.668 ; Reset_Delay:u1|oRST_0           ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.515     ; 1.849      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.673 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.348      ;
; 17.677 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.099      ; 2.454      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]              ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]              ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]              ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]              ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]              ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]              ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.678 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]               ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.611      ; 2.965      ;
; 17.682 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.721      ; 3.071      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.721 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.300      ;
; 17.725 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.099      ; 2.406      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.806 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 2.215      ;
; 17.810 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                 ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.099      ; 2.321      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]               ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
; 17.885 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.014     ; 2.133      ;
+--------+---------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CCD_PIXCLK'                                                                                               ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.660      ; 1.819      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[0]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.656      ; 1.815      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[1]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.648      ; 1.807      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[1]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[2]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[2]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.648      ; 1.807      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[0]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.648      ; 1.807      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[3]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.648      ; 1.807      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[3]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[1]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.656      ; 1.815      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.660      ; 1.819      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[4]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[4]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.651      ; 1.810      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[2]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.656      ; 1.815      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[3]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.656      ; 1.815      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.660      ; 1.819      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[5]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.651      ; 1.810      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[5]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[6]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.651      ; 1.810      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[6]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[4]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.660      ; 1.819      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[7]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[7]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.651      ; 1.810      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[5]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[6]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[8]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.656      ; 1.815      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[8]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.657      ; 1.816      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.660      ; 1.819      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[9]       ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.656      ; 1.815      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[9]     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[7]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[8]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.654      ; 1.813      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[10]    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.655      ; 1.814      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.661      ; 1.820      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.663      ; 1.822      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[10]      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.656      ; 1.815      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.659      ; 1.818      ;
; 1.007 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.658      ; 1.817      ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'iCLK_50'                                                                                                                                                    ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.627      ; 1.817      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.627      ; 1.817      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.627      ; 1.817      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.627      ; 1.817      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.622      ; 1.812      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.623      ; 1.813      ;
; 1.038 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.625      ; 1.815      ;
; 1.344 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.094      ; 1.590      ;
; 1.347 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.094      ; 1.593      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.348 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.484      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.351 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.016     ; 1.487      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.665 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.004     ; 1.813      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.099      ; 1.938      ;
; 1.691 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.011     ; 1.832      ;
; 1.691 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.011     ; 1.832      ;
; 1.691 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.011     ; 1.832      ;
; 1.691 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.011     ; 1.832      ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.914 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.918 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 3.997 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.816      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.826      ;
; 4.101 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.920      ;
; 4.102 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.921      ;
; 4.102 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.921      ;
; 4.102 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.921      ;
; 4.102 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.921      ;
; 4.102 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.921      ;
; 4.102 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.919      ;
; 4.102 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.919      ;
; 4.102 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.919      ;
; 4.102 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.919      ;
; 4.102 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.919      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.006      ; 0.933      ;
; 4.124 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.003     ; 0.940      ;
; 4.124 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.003     ; 0.940      ;
; 4.124 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.003     ; 0.940      ;
; 4.124 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.003     ; 0.940      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 15.580 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.732      ;
; 15.580 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.732      ;
; 15.580 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.732      ;
; 15.587 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.739      ;
; 15.587 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.739      ;
; 15.587 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.739      ;
; 15.587 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.739      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.811      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.818      ;
; 15.784 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.008      ; 0.944      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.889 ; 6.666        ; 2.777          ; Port Rate        ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'oDRAM0_CLK'                                             ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; 3.889 ; 6.666        ; 2.777          ; Port Rate ; oDRAM0_CLK ; Rise       ; oDRAM0_CLK ;
+-------+--------------+----------------+-----------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CCD_PIXCLK'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50_2'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_2 ; Rise       ; iCLK_50_2                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50_3'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_3 ; Rise       ; iCLK_50_3                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CCD_MCLK'                                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target         ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; CCD_MCLK ; Rise       ; GPIO_CLKOUT_N1 ;
+--------+--------------+----------------+-----------+----------+------------+----------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -0.906 ; -0.906 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -0.916 ; -0.916 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -0.936 ; -0.936 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 1.565  ; 1.565  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 1.565  ; 1.565  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 1.449  ; 1.449  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 4.958  ; 4.958  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 3.883  ; 3.883  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 4.958  ; 4.958  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; 4.639  ; 4.639  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 2.508  ; 2.508  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 2.508  ; 2.508  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 3.316  ; 3.316  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 3.316  ; 3.316  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 0.858  ; 0.858  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 0.816  ; 0.816  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 0.806  ; 0.806  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 0.798  ; 0.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 0.798  ; 0.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 0.755  ; 0.755  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 0.795  ; 0.795  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 0.795  ; 0.795  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 0.762  ; 0.762  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 0.779  ; 0.779  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 0.789  ; 0.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 0.789  ; 0.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 0.783  ; 0.783  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 0.790  ; 0.790  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 0.797  ; 0.797  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 0.845  ; 0.845  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 0.838  ; 0.838  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 0.858  ; 0.858  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 4.217  ; 4.217  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 4.217  ; 4.217  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.022  ; 1.022  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.009  ; 1.009  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.009  ; 1.009  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.019  ; 1.019  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.014  ; 1.014  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.019  ; 1.019  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.014  ; 1.014  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 0.957  ; 0.957  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 0.965  ; 0.965  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 0.957  ; 0.957  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 0.965  ; 0.965  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 0.945  ; 0.945  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 0.992  ; 0.992  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.002  ; 1.002  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.022  ; 1.022  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -2.842 ; -2.842 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -2.842 ; -2.842 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -3.119 ; -3.119 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; -3.406 ; -3.406 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -1.638 ; -1.638 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -1.638 ; -1.638 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -1.999 ; -1.999 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -1.999 ; -1.999 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -0.730 ; -0.730 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -0.720 ; -0.720 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -0.676 ; -0.676 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -0.693 ; -0.693 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -0.697 ; -0.697 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -0.704 ; -0.704 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -0.711 ; -0.711 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -0.759 ; -0.759 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -0.752 ; -0.752 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -0.772 ; -0.772 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -4.031 ; -4.031 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -4.031 ; -4.031 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 5.816  ; 5.816  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.683  ; 5.683  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 5.515  ; 5.515  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 5.478  ; 5.478  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 5.596  ; 5.596  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.815  ; 5.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.797  ; 5.797  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.816  ; 5.816  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 7.167  ; 7.167  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 7.167  ; 7.167  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 6.798  ; 6.798  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 6.933  ; 6.933  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 6.926  ; 6.926  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 6.981  ; 6.981  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 7.142  ; 7.142  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 7.014  ; 7.014  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 6.953  ; 6.953  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.493  ; 5.493  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.414  ; 5.414  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.432  ; 5.432  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.534  ; 5.534  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.953  ; 6.953  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.584  ; 6.584  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.605  ; 6.605  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 4.479  ; 4.479  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 4.039  ; 4.039  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 4.175  ; 4.175  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.341  ; 4.341  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 4.181  ; 4.181  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.479  ; 4.479  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.322  ; 4.322  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.316  ; 4.316  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 4.216  ; 4.216  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 4.057  ; 4.057  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 4.055  ; 4.055  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 4.173  ; 4.173  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.177  ; 4.177  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.175  ; 4.175  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.216  ; 4.216  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.197  ; 4.197  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.495  ; 4.495  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.291  ; 4.291  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.228  ; 4.228  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.215  ; 4.215  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.345  ; 4.345  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.302  ; 4.302  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.364  ; 4.364  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.495  ; 4.495  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.735  ; 4.735  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.717  ; 4.717  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.726  ; 4.726  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.715  ; 4.715  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.718  ; 4.718  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.686  ; 4.686  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.735  ; 4.735  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.603  ; 4.603  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.714  ; 4.714  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.411  ; 4.411  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.568  ; 4.568  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.581  ; 4.581  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.560  ; 4.560  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.432  ; 4.432  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.714  ; 4.714  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.567  ; 4.567  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 5.372  ; 5.372  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.628  ; 4.628  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 5.372  ; 5.372  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 5.078  ; 5.078  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.498  ; 4.498  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.003  ; 5.003  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.791  ; 4.791  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 4.598  ; 4.598  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 4.964  ; 4.964  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 4.607  ; 4.607  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 5.873  ; 5.873  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 5.688  ; 5.688  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 5.020  ; 5.020  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 5.873  ; 5.873  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 5.638  ; 5.638  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 4.942  ; 4.942  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 5.811  ; 5.811  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 5.313  ; 5.313  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 5.411  ; 5.411  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 5.864  ; 5.864  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 4.939  ; 4.939  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 5.037  ; 5.037  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 5.115  ; 5.115  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 5.461  ; 5.461  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 4.996  ; 4.996  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 5.693  ; 5.693  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 5.023  ; 5.023  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 5.584  ; 5.584  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 4.815  ; 4.815  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 6.286  ; 6.286  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 6.286  ; 6.286  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 5.251  ; 5.251  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.251  ; 5.251  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 5.033  ; 5.033  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 3.447  ; 3.447  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 3.301  ; 3.301  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 3.297  ; 3.297  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 3.219  ; 3.219  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 3.246  ; 3.246  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 3.178  ; 3.178  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 3.341  ; 3.341  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 3.413  ; 3.413  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 3.447  ; 3.447  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 3.404  ; 3.404  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 3.364  ; 3.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 3.282  ; 3.282  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 3.151  ; 3.151  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 3.218  ; 3.218  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 3.234  ; 3.234  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 3.294  ; 3.294  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 3.345  ; 3.345  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 3.016  ; 3.016  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 2.984  ; 2.984  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 3.008  ; 3.008  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 3.094  ; 3.094  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 3.107  ; 3.107  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 3.088  ; 3.088  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 3.101  ; 3.101  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 3.022  ; 3.022  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 3.147  ; 3.147  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 3.241  ; 3.241  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 3.221  ; 3.221  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 3.336  ; 3.336  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 3.323  ; 3.323  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 3.306  ; 3.306  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 3.253  ; 3.253  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 3.241  ; 3.241  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.849  ; 2.849  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.424  ; 2.424  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.528  ; 2.528  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.556  ; 2.556  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.697  ; 2.697  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 2.849  ; 2.849  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.525  ; 2.525  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.717  ; 2.717  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.786  ; 2.786  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.580  ; 2.580  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 2.654  ; 2.654  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.542  ; 2.542  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.712  ; 2.712  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.825  ; 2.825  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.825  ; 2.825  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.635  ; 2.635  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.460  ; 2.460  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.328  ; 2.328  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.584  ; 2.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.541  ; 2.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 2.809  ; 2.809  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.405  ; 2.405  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.861  ; 2.861  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.415  ; 2.415  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.578  ; 2.578  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.261  ; 2.261  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.439  ; 2.439  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.715  ; 2.715  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.733  ; 2.733  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.596  ; 2.596  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.861  ; 2.861  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.698  ; 2.698  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.459  ; 2.459  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.676  ; 2.676  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.444  ; 2.444  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.444  ; 2.444  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.310  ; 2.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.759  ; 2.759  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 3.297  ; 3.297  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.777  ; 2.777  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.449  ; 2.449  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 3.039  ; 3.039  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 4.097  ; 4.097  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 3.646  ; 3.646  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 3.112  ; 3.112  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 4.097  ; 4.097  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 3.054  ; 3.054  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 3.698  ; 3.698  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 3.378  ; 3.378  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 3.033  ; 3.033  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 3.479  ; 3.479  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 3.495  ; 3.495  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 3.562  ; 3.562  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 3.443  ; 3.443  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 3.549  ; 3.549  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 2.804  ; 2.804  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 3.919  ; 3.919  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 2.918  ; 2.918  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 3.244  ; 3.244  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.008  ; 4.008  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 3.152  ; 3.152  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 3.623  ; 3.623  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 4.070  ; 4.070  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 3.284  ; 3.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.308  ; 3.308  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 4.087  ; 4.087  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.445  ; 3.445  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 3.228  ; 3.228  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 3.322  ; 3.322  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 3.662  ; 3.662  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 4.697  ; 4.697  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.023  ; 5.023  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 4.734  ; 4.734  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 4.697  ; 4.697  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 4.822  ; 4.822  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.042  ; 5.042  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.021  ; 5.021  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.043  ; 5.043  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 5.631  ; 5.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 5.992  ; 5.992  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 5.631  ; 5.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 5.760  ; 5.760  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 5.752  ; 5.752  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 5.811  ; 5.811  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 5.968  ; 5.968  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 5.840  ; 5.840  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 5.245  ; 5.245  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.328  ; 5.328  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.245  ; 5.245  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.264  ; 5.264  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.368  ; 5.368  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.787  ; 6.787  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.417  ; 6.417  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.438  ; 6.438  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 3.818  ; 3.818  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 3.818  ; 3.818  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 3.961  ; 3.961  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.119  ; 4.119  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 3.962  ; 3.962  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.264  ; 4.264  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.102  ; 4.102  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.101  ; 4.101  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 3.882  ; 3.882  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 3.887  ; 3.887  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 3.882  ; 3.882  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 3.999  ; 3.999  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.008  ; 4.008  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.008  ; 4.008  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.044  ; 4.044  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.029  ; 4.029  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.070  ; 4.070  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.142  ; 4.142  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.076  ; 4.076  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.070  ; 4.070  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.194  ; 4.194  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.150  ; 4.150  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.209  ; 4.209  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.346  ; 4.346  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.480  ; 4.480  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.589  ; 4.589  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.599  ; 4.599  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.592  ; 4.592  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.592  ; 4.592  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.563  ; 4.563  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.611  ; 4.611  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.480  ; 4.480  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.208  ; 4.208  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.208  ; 4.208  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.363  ; 4.363  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.367  ; 4.367  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.357  ; 4.357  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.223  ; 4.223  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.503  ; 4.503  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.363  ; 4.363  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 4.498  ; 4.498  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.628  ; 4.628  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 5.372  ; 5.372  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 5.078  ; 5.078  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.498  ; 4.498  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.003  ; 5.003  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.791  ; 4.791  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 4.598  ; 4.598  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 4.964  ; 4.964  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 4.607  ; 4.607  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 4.815  ; 4.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 5.688  ; 5.688  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 5.020  ; 5.020  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 5.873  ; 5.873  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 5.638  ; 5.638  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 4.942  ; 4.942  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 5.811  ; 5.811  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 5.313  ; 5.313  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 5.411  ; 5.411  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 5.864  ; 5.864  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 4.939  ; 4.939  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 5.037  ; 5.037  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 5.115  ; 5.115  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 5.461  ; 5.461  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 4.996  ; 4.996  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 5.693  ; 5.693  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 5.023  ; 5.023  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 5.584  ; 5.584  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 4.815  ; 4.815  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 6.286  ; 6.286  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 6.286  ; 6.286  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 5.033  ; 5.033  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.251  ; 5.251  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 5.033  ; 5.033  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 1.302  ; 1.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 1.343  ; 1.343  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 1.356  ; 1.356  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 1.359  ; 1.359  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 1.295  ; 1.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 1.288  ; 1.288  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 1.282  ; 1.282  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.424  ; 2.424  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.424  ; 2.424  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.528  ; 2.528  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.556  ; 2.556  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.697  ; 2.697  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 2.849  ; 2.849  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.525  ; 2.525  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.717  ; 2.717  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.786  ; 2.786  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.580  ; 2.580  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 2.654  ; 2.654  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.542  ; 2.542  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.712  ; 2.712  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.635  ; 2.635  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.825  ; 2.825  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.635  ; 2.635  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.460  ; 2.460  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.328  ; 2.328  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.584  ; 2.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.541  ; 2.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 2.809  ; 2.809  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.405  ; 2.405  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.261  ; 2.261  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.415  ; 2.415  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.578  ; 2.578  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.261  ; 2.261  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.439  ; 2.439  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.715  ; 2.715  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.733  ; 2.733  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.596  ; 2.596  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.861  ; 2.861  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.698  ; 2.698  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.459  ; 2.459  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.676  ; 2.676  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.310  ; 2.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.444  ; 2.444  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.310  ; 2.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.759  ; 2.759  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 3.297  ; 3.297  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.777  ; 2.777  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.449  ; 2.449  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 3.039  ; 3.039  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.804  ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 3.646  ; 3.646  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 3.112  ; 3.112  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 4.097  ; 4.097  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 3.054  ; 3.054  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 3.698  ; 3.698  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 3.378  ; 3.378  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 3.033  ; 3.033  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 3.479  ; 3.479  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 3.495  ; 3.495  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 3.562  ; 3.562  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 3.443  ; 3.443  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 3.549  ; 3.549  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 2.804  ; 2.804  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 3.919  ; 3.919  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 2.918  ; 2.918  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 3.244  ; 3.244  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.008  ; 4.008  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 3.152  ; 3.152  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 3.623  ; 3.623  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 4.070  ; 4.070  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 3.284  ; 3.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.308  ; 3.308  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 4.087  ; 4.087  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.445  ; 3.445  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 3.228  ; 3.228  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 3.322  ; 3.322  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 3.662  ; 3.662  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.891 ;    ;    ; 4.891 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.891 ;    ;    ; 4.891 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; -27.896  ; 0.215 ; -2.924   ; 1.007   ; 0.953               ;
;  CCD_MCLK                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 37.223              ;
;  CCD_PIXCLK                                 ; -27.896  ; 0.215 ; -2.924   ; 1.007   ; 5.953               ;
;  N/C                                        ; -5.659   ; 1.240 ; N/A      ; N/A     ; N/A                 ;
;  iCLK_50                                    ; 13.824   ; 0.215 ; 14.653   ; 1.038   ; 9.000               ;
;  iCLK_50_2                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  iCLK_50_3                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  oDRAM0_CLK                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 3.889               ;
;  sdram_pll:u6|altpll:altpll_component|_clk0 ; -0.330   ; 0.215 ; 1.626    ; 3.914   ; 0.953               ;
;  sdram_pll:u6|altpll:altpll_component|_clk1 ; N/A      ; N/A   ; N/A      ; N/A     ; 3.333               ;
;  vga_pll:u5|altpll:altpll_component|_clk0   ; -5.319   ; 0.215 ; 13.271   ; 15.580  ; 12.873              ;
; Design-wide TNS                             ; -818.741 ; 0.0   ; -722.756 ; 0.0     ; 0.0                 ;
;  CCD_MCLK                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CCD_PIXCLK                                 ; -518.548 ; 0.000 ; -722.756 ; 0.000   ; 0.000               ;
;  N/C                                        ; -167.398 ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  iCLK_50                                    ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  iCLK_50_2                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50_3                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  oDRAM0_CLK                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sdram_pll:u6|altpll:altpll_component|_clk0 ; -6.562   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sdram_pll:u6|altpll:altpll_component|_clk1 ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  vga_pll:u5|altpll:altpll_component|_clk0   ; -126.233 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -0.906 ; -0.906 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -0.916 ; -0.916 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -0.936 ; -0.936 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 2.640  ; 2.640  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 10.039 ; 10.039 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 7.779  ; 7.779  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 10.039 ; 10.039 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; 9.314  ; 9.314  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 4.791  ; 4.791  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 4.791  ; 4.791  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 6.521  ; 6.521  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 6.521  ; 6.521  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 1.222  ; 1.222  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 1.229  ; 1.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 1.246  ; 1.246  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 1.254  ; 1.254  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 1.268  ; 1.268  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 1.317  ; 1.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 1.310  ; 1.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 7.415  ; 7.415  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 7.415  ; 7.415  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 1.533  ; 1.533  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 1.578  ; 1.578  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.590  ; 1.590  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -2.842 ; -2.842 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -2.842 ; -2.842 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -3.119 ; -3.119 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; -3.406 ; -3.406 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -1.638 ; -1.638 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -1.638 ; -1.638 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -1.999 ; -1.999 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -1.999 ; -1.999 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -0.730 ; -0.730 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -0.720 ; -0.720 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -0.676 ; -0.676 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -0.693 ; -0.693 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -0.697 ; -0.697 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -0.704 ; -0.704 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -0.711 ; -0.711 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -0.759 ; -0.759 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -0.752 ; -0.752 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -0.772 ; -0.772 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -4.031 ; -4.031 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -4.031 ; -4.031 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 10.997 ; 10.997 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 10.627 ; 10.627 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 10.350 ; 10.350 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 10.138 ; 10.138 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 10.518 ; 10.518 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 10.962 ; 10.962 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 10.754 ; 10.754 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 10.997 ; 10.997 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 13.676 ; 13.676 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 13.676 ; 13.676 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 12.912 ; 12.912 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 13.171 ; 13.171 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 13.177 ; 13.177 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 13.336 ; 13.336 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 13.621 ; 13.621 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 13.390 ; 13.390 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 13.277 ; 13.277 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 10.221 ; 10.221 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 10.019 ; 10.019 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 10.033 ; 10.033 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 10.261 ; 10.261 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 13.277 ; 13.277 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 12.380 ; 12.380 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 12.389 ; 12.389 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 8.252  ; 8.252  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 7.319  ; 7.319  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.616  ; 7.616  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 7.964  ; 7.964  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.657  ; 7.657  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 8.252  ; 8.252  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.930  ; 7.930  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.948  ; 7.948  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 7.670  ; 7.670  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 7.346  ; 7.346  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 7.355  ; 7.355  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.597  ; 7.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.633  ; 7.633  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.631  ; 7.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.670  ; 7.670  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.654  ; 7.654  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 8.283  ; 8.283  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.843  ; 7.843  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.689  ; 7.689  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.647  ; 7.647  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 7.967  ; 7.967  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.855  ; 7.855  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 7.983  ; 7.983  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 8.283  ; 8.283  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.733  ; 8.733  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.705  ; 8.705  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.723  ; 8.723  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.713  ; 8.713  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.709  ; 8.709  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.611  ; 8.611  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.733  ; 8.733  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.441  ; 8.441  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 8.679  ; 8.679  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 8.059  ; 8.059  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 8.379  ; 8.379  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 8.367  ; 8.367  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 8.373  ; 8.373  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 8.080  ; 8.080  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.679  ; 8.679  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 8.372  ; 8.372  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 9.821  ; 9.821  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.443  ; 8.443  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 9.821  ; 9.821  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 9.501  ; 9.501  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 8.057  ; 8.057  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.273  ; 9.273  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 8.666  ; 8.666  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 8.193  ; 8.193  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 8.992  ; 8.992  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 8.227  ; 8.227  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 10.887 ; 10.887 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 10.305 ; 10.305 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 8.864  ; 8.864  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 10.887 ; 10.887 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 10.139 ; 10.139 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 8.662  ; 8.662  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 10.479 ; 10.479 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 9.540  ; 9.540  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 9.777  ; 9.777  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 10.544 ; 10.544 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 8.999  ; 8.999  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.991  ; 8.991  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 9.327  ; 9.327  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 10.155 ; 10.155 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 9.013  ; 9.013  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 10.574 ; 10.574 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 8.916  ; 8.916  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 10.221 ; 10.221 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 8.464  ; 8.464  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 12.350 ; 12.350 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 12.350 ; 12.350 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 10.234 ; 10.234 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.234 ; 10.234 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 9.843  ; 9.843  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 6.659  ; 6.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 6.306  ; 6.306  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 6.328  ; 6.328  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 6.225  ; 6.225  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 6.242  ; 6.242  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 6.236  ; 6.236  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 6.427  ; 6.427  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 6.542  ; 6.542  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 6.659  ; 6.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 6.552  ; 6.552  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 6.501  ; 6.501  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 6.369  ; 6.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 6.041  ; 6.041  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 6.286  ; 6.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 6.206  ; 6.206  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 6.429  ; 6.429  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 6.552  ; 6.552  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 5.889  ; 5.889  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 5.843  ; 5.843  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 5.820  ; 5.820  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 5.961  ; 5.961  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 6.060  ; 6.060  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 5.950  ; 5.950  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 6.025  ; 6.025  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 5.863  ; 5.863  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 6.093  ; 6.093  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 6.172  ; 6.172  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 6.190  ; 6.190  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 6.425  ; 6.425  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 6.421  ; 6.421  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 6.383  ; 6.383  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 6.225  ; 6.225  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 6.177  ; 6.177  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 5.570  ; 5.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.672  ; 4.672  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 4.922  ; 4.922  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 4.961  ; 4.961  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 5.257  ; 5.257  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 5.570  ; 5.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 4.891  ; 4.891  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 5.280  ; 5.280  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 5.466  ; 5.466  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 4.981  ; 4.981  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 5.096  ; 5.096  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 4.944  ; 4.944  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 5.197  ; 5.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 5.544  ; 5.544  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 5.544  ; 5.544  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 5.071  ; 5.071  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.741  ; 4.741  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 4.507  ; 4.507  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 5.067  ; 5.067  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 4.939  ; 4.939  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 5.443  ; 5.443  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.655  ; 4.655  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 5.642  ; 5.642  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.615  ; 4.615  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 5.044  ; 5.044  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.880  ; 4.880  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.291  ; 4.291  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.745  ; 4.745  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 5.338  ; 5.338  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 5.369  ; 5.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 5.053  ; 5.053  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 5.642  ; 5.642  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 5.208  ; 5.208  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.786  ; 4.786  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 5.173  ; 5.173  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.784  ; 4.784  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.784  ; 4.784  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.482  ; 4.482  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.415  ; 5.415  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 5.122  ; 5.122  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 6.456  ; 6.456  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.364  ; 5.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.763  ; 4.763  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.926  ; 5.926  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 8.069  ; 8.069  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 7.149  ; 7.149  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 5.849  ; 5.849  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 7.969  ; 7.969  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 5.752  ; 5.752  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 7.256  ; 7.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 6.474  ; 6.474  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 5.772  ; 5.772  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 6.815  ; 6.815  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 6.831  ; 6.831  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 7.023  ; 7.023  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 6.755  ; 6.755  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 6.928  ; 6.928  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 5.281  ; 5.281  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 7.747  ; 7.747  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 5.551  ; 5.551  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 6.221  ; 6.221  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 7.833  ; 7.833  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 5.988  ; 5.988  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 7.142  ; 7.142  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 8.069  ; 8.069  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 6.352  ; 6.352  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 6.501  ; 6.501  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 8.027  ; 8.027  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 6.778  ; 6.778  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 6.371  ; 6.371  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 6.256  ; 6.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 7.065  ; 7.065  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 4.697  ; 4.697  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.023  ; 5.023  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 4.734  ; 4.734  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 4.697  ; 4.697  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 4.822  ; 4.822  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.042  ; 5.042  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.021  ; 5.021  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.043  ; 5.043  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 5.631  ; 5.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 5.992  ; 5.992  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 5.631  ; 5.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 5.760  ; 5.760  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 5.752  ; 5.752  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 5.811  ; 5.811  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 5.968  ; 5.968  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 5.840  ; 5.840  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 5.245  ; 5.245  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.328  ; 5.328  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.245  ; 5.245  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.264  ; 5.264  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.368  ; 5.368  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.787  ; 6.787  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.417  ; 6.417  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.438  ; 6.438  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 3.818  ; 3.818  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 3.818  ; 3.818  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 3.961  ; 3.961  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.119  ; 4.119  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 3.962  ; 3.962  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.264  ; 4.264  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.102  ; 4.102  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.101  ; 4.101  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 3.882  ; 3.882  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 3.887  ; 3.887  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 3.882  ; 3.882  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 3.999  ; 3.999  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.008  ; 4.008  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.008  ; 4.008  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.044  ; 4.044  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.029  ; 4.029  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.070  ; 4.070  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.142  ; 4.142  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.076  ; 4.076  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.070  ; 4.070  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.194  ; 4.194  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.150  ; 4.150  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.209  ; 4.209  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.346  ; 4.346  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.480  ; 4.480  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.589  ; 4.589  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.599  ; 4.599  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.592  ; 4.592  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.592  ; 4.592  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.563  ; 4.563  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.611  ; 4.611  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.480  ; 4.480  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.208  ; 4.208  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.208  ; 4.208  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.363  ; 4.363  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.367  ; 4.367  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.357  ; 4.357  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.223  ; 4.223  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.503  ; 4.503  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.363  ; 4.363  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 4.498  ; 4.498  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.628  ; 4.628  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 5.372  ; 5.372  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 5.078  ; 5.078  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.498  ; 4.498  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.003  ; 5.003  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.791  ; 4.791  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 4.598  ; 4.598  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 4.964  ; 4.964  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 4.607  ; 4.607  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 4.815  ; 4.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 5.688  ; 5.688  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 5.020  ; 5.020  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 5.873  ; 5.873  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 5.638  ; 5.638  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 4.942  ; 4.942  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 5.811  ; 5.811  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 5.313  ; 5.313  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 5.411  ; 5.411  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 5.864  ; 5.864  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 4.939  ; 4.939  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 5.037  ; 5.037  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 5.115  ; 5.115  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 5.461  ; 5.461  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 4.996  ; 4.996  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 5.693  ; 5.693  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 5.023  ; 5.023  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 5.584  ; 5.584  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 4.815  ; 4.815  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 6.286  ; 6.286  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 6.286  ; 6.286  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 5.033  ; 5.033  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.251  ; 5.251  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 5.033  ; 5.033  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 1.302  ; 1.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 1.343  ; 1.343  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 1.356  ; 1.356  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 1.359  ; 1.359  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 1.295  ; 1.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 1.288  ; 1.288  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 1.282  ; 1.282  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.424  ; 2.424  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.424  ; 2.424  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.528  ; 2.528  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.556  ; 2.556  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.697  ; 2.697  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 2.849  ; 2.849  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.525  ; 2.525  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.717  ; 2.717  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.786  ; 2.786  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.580  ; 2.580  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 2.654  ; 2.654  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.542  ; 2.542  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.712  ; 2.712  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.635  ; 2.635  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.825  ; 2.825  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.635  ; 2.635  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.460  ; 2.460  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.328  ; 2.328  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.584  ; 2.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.541  ; 2.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 2.809  ; 2.809  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.405  ; 2.405  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.261  ; 2.261  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.415  ; 2.415  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.578  ; 2.578  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.261  ; 2.261  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.439  ; 2.439  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.715  ; 2.715  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.733  ; 2.733  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.596  ; 2.596  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.861  ; 2.861  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.698  ; 2.698  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.459  ; 2.459  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.676  ; 2.676  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.310  ; 2.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.444  ; 2.444  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.310  ; 2.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.759  ; 2.759  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 3.297  ; 3.297  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.777  ; 2.777  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.449  ; 2.449  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 3.039  ; 3.039  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.804  ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 3.646  ; 3.646  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 3.112  ; 3.112  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 4.097  ; 4.097  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 3.054  ; 3.054  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 3.698  ; 3.698  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 3.378  ; 3.378  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 3.033  ; 3.033  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 3.479  ; 3.479  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 3.495  ; 3.495  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 3.562  ; 3.562  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 3.443  ; 3.443  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 3.549  ; 3.549  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 2.804  ; 2.804  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 3.919  ; 3.919  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 2.918  ; 2.918  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 3.244  ; 3.244  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.008  ; 4.008  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 3.152  ; 3.152  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 3.623  ; 3.623  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 4.070  ; 4.070  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 3.284  ; 3.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.308  ; 3.308  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 4.087  ; 4.087  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.445  ; 3.445  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 3.228  ; 3.228  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 3.322  ; 3.322  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 3.662  ; 3.662  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.579 ;    ;    ; 8.579 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.891 ;    ;    ; 4.891 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; CCD_PIXCLK                                 ; CCD_PIXCLK                                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; CCD_PIXCLK                                 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 3072         ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C                                        ; 128          ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 13843        ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; vga_pll:u5|altpll:altpll_component|_clk0   ; 192          ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path   ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 8510         ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; CCD_PIXCLK                                 ; CCD_PIXCLK                                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; CCD_PIXCLK                                 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 3072         ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C                                        ; 128          ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 13843        ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; vga_pll:u5|altpll:altpll_component|_clk0   ; 192          ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path   ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 8510         ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; iCLK_50                                    ; CCD_PIXCLK                                 ; 277        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 538        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path ; 0        ; false path ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0          ; 60       ; 0          ; 0        ;
; iCLK_50                                    ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path ; 0        ; false path ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 0          ; 30       ; 0          ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                       ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; iCLK_50                                    ; CCD_PIXCLK                                 ; 277        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 538        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path ; 0        ; false path ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0          ; 60       ; 0          ; 0        ;
; iCLK_50                                    ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path ; 0        ; false path ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 0          ; 30       ; 0          ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 11    ; 49   ;
; Unconstrained Input Port Paths  ; 190   ; 228  ;
; Unconstrained Output Ports      ; 162   ; 162  ;
; Unconstrained Output Port Paths ; 343   ; 343  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 25 21:48:53 2016
Info: Command: quartus_sta DE2_70 -c DE2_70
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info (332104): Reading SDC File: 'DE2_70.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk0} {u6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk1} {u6|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk2} {u6|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {u5|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {vga_pll:u5|altpll:altpll_component|_clk0} {u5|altpll_component|pll|clk[0]}
Warning (332174): Ignored filter at DE2_70.sdc(100): CCD_Capture:u2|mCCD_DATA could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(100): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u2|mCCD_DATA}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(101): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u2|mCCD_DATA}]
Warning (332174): Ignored filter at DE2_70.sdc(103): CCD_Capture:u3|Pre_FVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(103): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(104): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332174): Ignored filter at DE2_70.sdc(106): CCD_Capture:u3|mCCD_LVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(106): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(107): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332174): Ignored filter at DE2_70.sdc(112): Sdram_Control_4Port:u6|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(112): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(113): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332174): Ignored filter at DE2_70.sdc(115): Sdram_Control_4Port:u11|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(115): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(116): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332174): Ignored filter at DE2_70.sdc(126): GPIO_CLKOUT_N1 could not be matched with a clock
Warning (332174): Ignored filter at DE2_70.sdc(126): GPIO_CLKIN_N1 could not be matched with a clock
Warning (332060): Node: Reset_Delay:u1|oRST_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u9|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.896
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.896      -518.548 CCD_PIXCLK 
    Info (332119):    -5.659      -167.398 N/C 
    Info (332119):    -5.319      -126.233 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    -0.330        -6.562 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    13.824         0.000 iCLK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CCD_PIXCLK 
    Info (332119):     0.391         0.000 iCLK_50 
    Info (332119):     0.391         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     0.391         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):     2.476         0.000 N/C 
Info (332146): Worst-case recovery slack is -2.924
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.924      -722.756 CCD_PIXCLK 
    Info (332119):     1.626         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    13.271         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    14.653         0.000 iCLK_50 
Info (332146): Worst-case removal slack is 1.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.967         0.000 CCD_PIXCLK 
    Info (332119):     1.999         0.000 iCLK_50 
    Info (332119):     4.363         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    16.028         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 0.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.953         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     3.333         0.000 sdram_pll:u6|altpll:altpll_component|_clk1 
    Info (332119):     3.889         0.000 oDRAM0_CLK 
    Info (332119):     5.953         0.000 CCD_PIXCLK 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    10.000         0.000 iCLK_50_2 
    Info (332119):    10.000         0.000 iCLK_50_3 
    Info (332119):    12.873         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    37.223         0.000 CCD_MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -27.896
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -27.896 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : RAW2RGB:u3|rRed[3]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.856      2.856  R        clock network delay
    Info (332115):      3.106      0.250     uTco  RAW2RGB:u3|rRed[3]
    Info (332115):      3.106      0.000 FF  CELL  u3|rRed[3]|regout
    Info (332115):      3.528      0.422 FF    IC  wine1|Mult0|mult_core|romout[0][4]~23|dataa
    Info (332115):      3.965      0.437 FF  CELL  wine1|Mult0|mult_core|romout[0][4]~23|combout
    Info (332115):      4.640      0.675 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0|dataa
    Info (332115):      5.054      0.414 FF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0|cout
    Info (332115):      5.054      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2|cin
    Info (332115):      5.125      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2|cout
    Info (332115):      5.125      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4|cin
    Info (332115):      5.196      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4|cout
    Info (332115):      5.196      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cin
    Info (332115):      5.267      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cout
    Info (332115):      5.267      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cin
    Info (332115):      5.338      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cout
    Info (332115):      5.338      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cin
    Info (332115):      5.409      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cout
    Info (332115):      5.409      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cin
    Info (332115):      5.480      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cout
    Info (332115):      5.480      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cin
    Info (332115):      5.639      0.159 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      5.639      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      5.710      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      5.710      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      5.781      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      5.781      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      6.191      0.410 RR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|combout
    Info (332115):      6.851      0.660 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12|datab
    Info (332115):      7.244      0.393 RR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12|cout
    Info (332115):      7.244      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|cin
    Info (332115):      7.403      0.159 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      7.403      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      7.474      0.071 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      7.474      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      7.545      0.071 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      7.545      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      7.616      0.071 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cout
    Info (332115):      7.616      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cin
    Info (332115):      7.687      0.071 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cout
    Info (332115):      7.687      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|cin
    Info (332115):      8.097      0.410 FF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|combout
    Info (332115):      9.037      0.940 FF    IC  wine1|Add0~38|datab
    Info (332115):      9.522      0.485 FR  CELL  wine1|Add0~38|cout
    Info (332115):      9.522      0.000 RR    IC  wine1|Add0~40|cin
    Info (332115):      9.932      0.410 RR  CELL  wine1|Add0~40|combout
    Info (332115):     10.384      0.452 RR    IC  wine1|Add1~38|dataa
    Info (332115):     10.888      0.504 RF  CELL  wine1|Add1~38|cout
    Info (332115):     10.888      0.000 FF    IC  wine1|Add1~40|cin
    Info (332115):     11.298      0.410 FF  CELL  wine1|Add1~40|combout
    Info (332115):     11.975      0.677 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12|datab
    Info (332115):     12.460      0.485 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12|cout
    Info (332115):     12.460      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14|cin
    Info (332115):     12.531      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14|cout
    Info (332115):     12.531      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|cin
    Info (332115):     12.602      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|cout
    Info (332115):     12.602      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cin
    Info (332115):     12.673      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cout
    Info (332115):     12.673      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cin
    Info (332115):     12.744      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cout
    Info (332115):     12.744      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|cin
    Info (332115):     13.154      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|combout
    Info (332115):     13.643      0.489 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[213]~353|datad
    Info (332115):     13.793      0.150 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[213]~353|combout
    Info (332115):     14.738      0.945 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0|dataa
    Info (332115):     15.152      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0|cout
    Info (332115):     15.152      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|cin
    Info (332115):     15.223      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|cout
    Info (332115):     15.223      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cin
    Info (332115):     15.294      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cout
    Info (332115):     15.294      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cin
    Info (332115):     15.365      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cout
    Info (332115):     15.365      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cin
    Info (332115):     15.436      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cout
    Info (332115):     15.436      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cin
    Info (332115):     15.595      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cout
    Info (332115):     15.595      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cin
    Info (332115):     15.666      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cout
    Info (332115):     15.666      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cin
    Info (332115):     15.737      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cout
    Info (332115):     15.737      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cin
    Info (332115):     15.808      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cout
    Info (332115):     15.808      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cin
    Info (332115):     15.879      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cout
    Info (332115):     15.879      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cin
    Info (332115):     15.950      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cout
    Info (332115):     15.950      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|cin
    Info (332115):     16.360      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|combout
    Info (332115):     16.864      0.504 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[228]~365|datad
    Info (332115):     17.014      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[228]~365|combout
    Info (332115):     17.653      0.639 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|dataa
    Info (332115):     18.067      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|cout
    Info (332115):     18.067      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cin
    Info (332115):     18.138      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cout
    Info (332115):     18.138      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cin
    Info (332115):     18.209      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cout
    Info (332115):     18.209      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cin
    Info (332115):     18.280      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cout
    Info (332115):     18.280      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cin
    Info (332115):     18.351      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cout
    Info (332115):     18.351      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cin
    Info (332115):     18.510      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cout
    Info (332115):     18.510      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cin
    Info (332115):     18.581      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cout
    Info (332115):     18.581      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cin
    Info (332115):     18.652      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cout
    Info (332115):     18.652      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cin
    Info (332115):     18.723      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cout
    Info (332115):     18.723      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cin
    Info (332115):     18.794      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cout
    Info (332115):     18.794      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cin
    Info (332115):     18.865      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cout
    Info (332115):     18.865      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|cin
    Info (332115):     19.275      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|combout
    Info (332115):     20.008      0.733 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[244]~578|datad
    Info (332115):     20.158      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[244]~578|combout
    Info (332115):     21.046      0.888 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|datab
    Info (332115):     21.439      0.393 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|cout
    Info (332115):     21.439      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cin
    Info (332115):     21.510      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cout
    Info (332115):     21.510      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cin
    Info (332115):     21.669      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cout
    Info (332115):     21.669      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cin
    Info (332115):     21.740      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cout
    Info (332115):     21.740      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cin
    Info (332115):     21.811      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cout
    Info (332115):     21.811      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cin
    Info (332115):     21.882      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cout
    Info (332115):     21.882      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cin
    Info (332115):     21.953      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cout
    Info (332115):     21.953      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cin
    Info (332115):     22.024      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cout
    Info (332115):     22.024      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cin
    Info (332115):     22.095      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cout
    Info (332115):     22.095      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cin
    Info (332115):     22.166      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cout
    Info (332115):     22.166      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|cin
    Info (332115):     22.576      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|combout
    Info (332115):     23.627      1.051 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[258]~501|datad
    Info (332115):     23.777      0.150 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[258]~501|combout
    Info (332115):     24.534      0.757 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|datab
    Info (332115):     24.927      0.393 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|cout
    Info (332115):     24.927      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cin
    Info (332115):     24.998      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cout
    Info (332115):     24.998      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cin
    Info (332115):     25.069      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cout
    Info (332115):     25.069      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cin
    Info (332115):     25.140      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cout
    Info (332115):     25.140      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cin
    Info (332115):     25.211      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cout
    Info (332115):     25.211      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cin
    Info (332115):     25.282      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cout
    Info (332115):     25.282      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cin
    Info (332115):     25.353      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cout
    Info (332115):     25.353      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cin
    Info (332115):     25.512      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cout
    Info (332115):     25.512      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cin
    Info (332115):     25.583      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cout
    Info (332115):     25.583      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cin
    Info (332115):     25.654      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cout
    Info (332115):     25.654      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cin
    Info (332115):     25.725      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cout
    Info (332115):     25.725      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|cin
    Info (332115):     26.135      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|combout
    Info (332115):     26.910      0.775 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|datad
    Info (332115):     27.060      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|combout
    Info (332115):     27.761      0.701 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|dataa
    Info (332115):     28.175      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|cout
    Info (332115):     28.175      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cin
    Info (332115):     28.246      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cout
    Info (332115):     28.246      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cin
    Info (332115):     28.317      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cout
    Info (332115):     28.317      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cin
    Info (332115):     28.388      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cout
    Info (332115):     28.388      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cin
    Info (332115):     28.459      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cout
    Info (332115):     28.459      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cin
    Info (332115):     28.530      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cout
    Info (332115):     28.530      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cin
    Info (332115):     28.601      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cout
    Info (332115):     28.601      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cin
    Info (332115):     28.760      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cout
    Info (332115):     28.760      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cin
    Info (332115):     28.831      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cout
    Info (332115):     28.831      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cin
    Info (332115):     28.902      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cout
    Info (332115):     28.902      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cin
    Info (332115):     28.973      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cout
    Info (332115):     28.973      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|cin
    Info (332115):     29.383      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|combout
    Info (332115):     30.163      0.780 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[289]~418|datac
    Info (332115):     30.434      0.271 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[289]~418|combout
    Info (332115):     31.156      0.722 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|datab
    Info (332115):     31.549      0.393 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cout
    Info (332115):     31.549      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cin
    Info (332115):     31.620      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cout
    Info (332115):     31.620      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cin
    Info (332115):     31.779      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cout
    Info (332115):     31.779      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cin
    Info (332115):     31.850      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cout
    Info (332115):     31.850      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cin
    Info (332115):     31.921      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cout
    Info (332115):     31.921      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cin
    Info (332115):     31.992      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cout
    Info (332115):     31.992      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cin
    Info (332115):     32.063      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cout
    Info (332115):     32.063      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cin
    Info (332115):     32.134      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cout
    Info (332115):     32.134      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cin
    Info (332115):     32.205      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cout
    Info (332115):     32.205      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cin
    Info (332115):     32.276      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cout
    Info (332115):     32.276      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|cin
    Info (332115):     32.686      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|combout
    Info (332115):     33.413      0.727 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|datad
    Info (332115):     33.563      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|combout
    Info (332115):     34.519      0.956 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|datab
    Info (332115):     34.912      0.393 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|cout
    Info (332115):     34.912      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cin
    Info (332115):     34.983      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cout
    Info (332115):     34.983      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cin
    Info (332115):     35.054      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cout
    Info (332115):     35.054      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cin
    Info (332115):     35.125      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cout
    Info (332115):     35.125      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cin
    Info (332115):     35.196      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cout
    Info (332115):     35.196      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cin
    Info (332115):     35.267      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cout
    Info (332115):     35.267      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cin
    Info (332115):     35.338      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cout
    Info (332115):     35.338      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cin
    Info (332115):     35.497      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cout
    Info (332115):     35.497      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cin
    Info (332115):     35.568      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cout
    Info (332115):     35.568      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cin
    Info (332115):     35.639      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cout
    Info (332115):     35.639      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cin
    Info (332115):     35.710      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cout
    Info (332115):     35.710      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|cin
    Info (332115):     36.120      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|combout
    Info (332115):     36.842      0.722 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[319]~448|datad
    Info (332115):     36.992      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[319]~448|combout
    Info (332115):     37.652      0.660 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|dataa
    Info (332115):     38.066      0.414 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|cout
    Info (332115):     38.066      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cin
    Info (332115):     38.137      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cout
    Info (332115):     38.137      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cin
    Info (332115):     38.208      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cout
    Info (332115):     38.208      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cin
    Info (332115):     38.279      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cout
    Info (332115):     38.279      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cin
    Info (332115):     38.438      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cout
    Info (332115):     38.438      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cin
    Info (332115):     38.509      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cout
    Info (332115):     38.509      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cin
    Info (332115):     38.580      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cout
    Info (332115):     38.580      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cin
    Info (332115):     38.651      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cout
    Info (332115):     38.651      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cin
    Info (332115):     38.722      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cout
    Info (332115):     38.722      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cin
    Info (332115):     38.793      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cout
    Info (332115):     38.793      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|cin
    Info (332115):     39.203      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|combout
    Info (332115):     40.216      1.013 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[335]~554|datad
    Info (332115):     40.366      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[335]~554|combout
    Info (332115):     41.082      0.716 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|dataa
    Info (332115):     41.496      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cout
    Info (332115):     41.496      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cin
    Info (332115):     41.567      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cout
    Info (332115):     41.567      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cin
    Info (332115):     41.726      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cout
    Info (332115):     41.726      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cin
    Info (332115):     41.797      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cout
    Info (332115):     41.797      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cin
    Info (332115):     41.868      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cout
    Info (332115):     41.868      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cin
    Info (332115):     41.939      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cout
    Info (332115):     41.939      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cin
    Info (332115):     42.010      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cout
    Info (332115):     42.010      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cin
    Info (332115):     42.081      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cout
    Info (332115):     42.081      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cin
    Info (332115):     42.152      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cout
    Info (332115):     42.152      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|cin
    Info (332115):     42.562      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|combout
    Info (332115):     43.292      0.730 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[349]~479|datad
    Info (332115):     43.442      0.150 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[349]~479|combout
    Info (332115):     44.362      0.920 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~3|dataa
    Info (332115):     44.776      0.414 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~3|cout
    Info (332115):     44.776      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|cin
    Info (332115):     44.847      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|cout
    Info (332115):     44.847      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cin
    Info (332115):     44.918      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cout
    Info (332115):     44.918      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cin
    Info (332115):     45.077      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cout
    Info (332115):     45.077      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cin
    Info (332115):     45.148      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cout
    Info (332115):     45.148      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cin
    Info (332115):     45.219      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cout
    Info (332115):     45.219      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cin
    Info (332115):     45.290      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cout
    Info (332115):     45.290      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cin
    Info (332115):     45.361      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cout
    Info (332115):     45.361      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cin
    Info (332115):     45.432      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cout
    Info (332115):     45.432      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cin
    Info (332115):     45.503      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cout
    Info (332115):     45.503      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|cin
    Info (332115):     45.913      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|combout
    Info (332115):     46.165      0.252 FF    IC  wr2_data[10]~13|datad
    Info (332115):     46.315      0.150 FR  CELL  wr2_data[10]~13|combout
    Info (332115):     47.349      1.034 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9|portbdatain[1]
    Info (332115):     47.456      0.107 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.667     16.667           latch edge time
    Info (332115):     19.595      2.928  R        clock network delay
    Info (332115):     19.560     -0.035     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1
    Info (332115): 
    Info (332115): Data Arrival Time  :    47.456
    Info (332115): Data Required Time :    19.560
    Info (332115): Slack              :   -27.896 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.659
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.659 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]
    Info (332115): To Node      : DRAM_DQ[7]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.261      0.261  R        clock network delay
    Info (332115):      0.470      0.209     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]
    Info (332115):      0.558      0.088 RR  CELL  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|portadataout[7]
    Info (332115):      2.222      1.664 RR    IC  u7|mDATAIN[7]~7|datad
    Info (332115):      2.372      0.150 RR  CELL  u7|mDATAIN[7]~7|combout
    Info (332115):      3.997      1.625 RR    IC  DRAM_DQ[7]|datain
    Info (332115):      6.659      2.662 RR  CELL  DRAM_DQ[7]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      1.000      0.000  R        clock network delay
    Info (332115):      1.000      0.000  R  oExt  DRAM_DQ[7]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.659
    Info (332115): Data Required Time :     1.000
    Info (332115): Slack              :    -5.659 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.319
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.319 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Histo:H0|redVal[0]
    Info (332115): To Node      : touch_tcon:u10|oLCD_B[5]
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166619.999  166619.999           launch edge time
    Info (332115): 166622.836      2.837  R        clock network delay
    Info (332115): 166623.086      0.250     uTco  Histo:H0|redVal[0]
    Info (332115): 166623.086      0.000 FF  CELL  H0|redVal[0]|regout
    Info (332115): 166623.393      0.307 FF    IC  u10|LessThan6~1|datab
    Info (332115): 166623.786      0.393 FR  CELL  u10|LessThan6~1|cout
    Info (332115): 166623.786      0.000 RR    IC  u10|LessThan6~3|cin
    Info (332115): 166623.857      0.071 RF  CELL  u10|LessThan6~3|cout
    Info (332115): 166623.857      0.000 FF    IC  u10|LessThan6~5|cin
    Info (332115): 166623.928      0.071 FR  CELL  u10|LessThan6~5|cout
    Info (332115): 166623.928      0.000 RR    IC  u10|LessThan6~7|cin
    Info (332115): 166623.999      0.071 RF  CELL  u10|LessThan6~7|cout
    Info (332115): 166623.999      0.000 FF    IC  u10|LessThan6~9|cin
    Info (332115): 166624.070      0.071 FR  CELL  u10|LessThan6~9|cout
    Info (332115): 166624.070      0.000 RR    IC  u10|LessThan6~11|cin
    Info (332115): 166624.141      0.071 RF  CELL  u10|LessThan6~11|cout
    Info (332115): 166624.141      0.000 FF    IC  u10|LessThan6~13|cin
    Info (332115): 166624.300      0.159 FR  CELL  u10|LessThan6~13|cout
    Info (332115): 166624.300      0.000 RR    IC  u10|LessThan6~14|cin
    Info (332115): 166624.710      0.410 RR  CELL  u10|LessThan6~14|combout
    Info (332115): 166625.305      0.595 RR    IC  u10|read_blue[5]~5|datad
    Info (332115): 166625.455      0.150 RR  CELL  u10|read_blue[5]~5|combout
    Info (332115): 166625.455      0.000 RR    IC  u10|oLCD_B[5]|datain
    Info (332115): 166625.539      0.084 RR  CELL  touch_tcon:u10|oLCD_B[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166620.000  166620.000           latch edge time
    Info (332115): 166620.184      0.184  R        clock network delay
    Info (332115): 166620.220      0.036     uTsu  touch_tcon:u10|oLCD_B[5]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166625.539
    Info (332115): Data Required Time : 166620.220
    Info (332115): Slack              :    -5.319 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : DRAM_DQ[30]
    Info (332115): To Node      : Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  DRAM_DQ[30]
    Info (332115):      1.229      1.229 RR  CELL  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      0.975     -0.025  R        clock network delay
    Info (332115):      0.899     -0.076     uTsu  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.229
    Info (332115): Data Required Time :     0.899
    Info (332115): Slack              :    -0.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.824
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 13.824 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[15]
    Info (332115): To Node      : Reset_Delay:u1|oRST_2
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.841      2.841  R        clock network delay
    Info (332115):      3.091      0.250     uTco  Reset_Delay:u1|Cont[15]
    Info (332115):      3.091      0.000 RR  CELL  u1|Cont[15]|regout
    Info (332115):      3.435      0.344 RR    IC  u1|Equal0~4|dataa
    Info (332115):      3.845      0.410 RR  CELL  u1|Equal0~4|combout
    Info (332115):      4.555      0.710 RR    IC  u1|Equal0~5|datac
    Info (332115):      4.830      0.275 RR  CELL  u1|Equal0~5|combout
    Info (332115):      5.517      0.687 RR    IC  u1|oRST_2~0|datac
    Info (332115):      5.788      0.271 RR  CELL  u1|oRST_2~0|combout
    Info (332115):      8.563      2.775 RR    IC  u1|oRST_2~1|datab
    Info (332115):      8.982      0.419 RR  CELL  u1|oRST_2~1|combout
    Info (332115):      8.982      0.000 RR    IC  u1|oRST_2|datain
    Info (332115):      9.066      0.084 RR  CELL  Reset_Delay:u1|oRST_2
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.854      2.854  R        clock network delay
    Info (332115):     22.890      0.036     uTsu  Reset_Delay:u1|oRST_2
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.066
    Info (332115): Data Required Time :    22.890
    Info (332115): Slack              :    13.824 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : CCD_Capture:u2|mSTART
    Info (332115): To Node      : CCD_Capture:u2|mSTART
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.884      2.884  R        clock network delay
    Info (332115):      3.134      0.250     uTco  CCD_Capture:u2|mSTART
    Info (332115):      3.134      0.000 RR  CELL  u2|mSTART|regout
    Info (332115):      3.134      0.000 RR    IC  u2|mSTART~0|datac
    Info (332115):      3.457      0.323 RR  CELL  u2|mSTART~0|combout
    Info (332115):      3.457      0.000 RR    IC  u2|mSTART|datain
    Info (332115):      3.541      0.084 RR  CELL  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.884      2.884  R        clock network delay
    Info (332115):      3.150      0.266      uTh  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.541
    Info (332115): Data Required Time :     3.150
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[0]
    Info (332115): To Node      : Reset_Delay:u1|Cont[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.839      2.839  R        clock network delay
    Info (332115):      3.089      0.250     uTco  Reset_Delay:u1|Cont[0]
    Info (332115):      3.089      0.000 FF  CELL  u1|Cont[0]|regout
    Info (332115):      3.089      0.000 FF    IC  u1|Cont[0]~63|datac
    Info (332115):      3.412      0.323 FR  CELL  u1|Cont[0]~63|combout
    Info (332115):      3.412      0.000 RR    IC  u1|Cont[0]|datain
    Info (332115):      3.496      0.084 RR  CELL  Reset_Delay:u1|Cont[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.839      2.839  R        clock network delay
    Info (332115):      3.105      0.266      uTh  Reset_Delay:u1|Cont[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.496
    Info (332115): Data Required Time :     3.105
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.222      0.222  R        clock network delay
    Info (332115):      0.472      0.250     uTco  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115):      0.472      0.000 RR  CELL  u7|control1|init_timer[0]|regout
    Info (332115):      0.472      0.000 RR    IC  u7|control1|init_timer[0]~43|datac
    Info (332115):      0.795      0.323 RR  CELL  u7|control1|init_timer[0]~43|combout
    Info (332115):      0.795      0.000 RR    IC  u7|control1|init_timer[0]|datain
    Info (332115):      0.879      0.084 RR  CELL  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.222      0.222  R        clock network delay
    Info (332115):      0.488      0.266      uTh  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.879
    Info (332115): Data Required Time :     0.488
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.418      0.250     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115):      0.418      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|regout
    Info (332115):      0.418      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|datac
    Info (332115):      0.741      0.323 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|combout
    Info (332115):      0.741      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|datain
    Info (332115):      0.825      0.084 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.434      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.825
    Info (332115): Data Required Time :     0.434
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 2.476 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115): To Node      : DRAM_DQ[29]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.005     -0.005  R        clock network delay
    Info (332115):      0.147      0.152     uTco  Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115):      2.476      2.329 RR  CELL  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.476
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     2.476 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.924
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -2.924 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_0
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.000  166720.000           launch edge time
    Info (332115): 166722.843      2.843  R        clock network delay
    Info (332115): 166723.093      0.250     uTco  Reset_Delay:u1|oRST_0
    Info (332115): 166723.093      0.000 RR  CELL  u1|oRST_0|regout
    Info (332115): 166723.845      0.752 RR    IC  u1|oRST_0~clkctrl|inclk[0]
    Info (332115): 166723.845      0.000 RR  CELL  u1|oRST_0~clkctrl|outclk
    Info (332115): 166725.078      1.233 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0|aclr
    Info (332115): 166725.834      0.756 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.001  166720.001           latch edge time
    Info (332115): 166722.874      2.873  R        clock network delay
    Info (332115): 166722.910      0.036     uTsu  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0
    Info (332115): 
    Info (332115): Data Arrival Time  : 166725.834
    Info (332115): Data Required Time : 166722.910
    Info (332115): Slack              :    -2.924 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.626
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.626 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.563      0.230  F        clock network delay
    Info (332115):      3.813      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.813      0.000 RR  CELL  u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      4.546      0.733 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      5.302      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.666      6.666           latch edge time
    Info (332115):      6.892      0.226  R        clock network delay
    Info (332115):      6.928      0.036     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.302
    Info (332115): Data Required Time :     6.928
    Info (332115): Slack              :     1.626 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.271
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.271 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.158      0.158  F        clock network delay
    Info (332115):     15.408      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.408      0.000 RR  CELL  u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     16.176      0.768 RR    IC  u8|read_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):     16.932      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.167      0.167  R        clock network delay
    Info (332115):     30.203      0.036     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.932
    Info (332115): Data Required Time :    30.203
    Info (332115): Slack              :    13.271 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.653
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.653 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.115      2.115  R        clock network delay
    Info (332115):      2.365      0.250     uTco  Reset_Delay:u1|oRST_1
    Info (332115):      2.365      0.000 FF  CELL  u1|oRST_1|regout
    Info (332115):      5.897      3.532 FF    IC  u9|i2c_reset~0|datac
    Info (332115):      6.172      0.275 FR  CELL  u9|i2c_reset~0|combout
    Info (332115):      6.412      0.240 RR    IC  u9|i2c_reset|datad
    Info (332115):      6.561      0.149 RR  CELL  u9|i2c_reset|combout
    Info (332115):      7.453      0.892 RR    IC  u9|mI2C_CLK_DIV[0]|aclr
    Info (332115):      8.209      0.756 RF  CELL  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.826      2.826  R        clock network delay
    Info (332115):     22.862      0.036     uTsu  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.209
    Info (332115): Data Required Time :    22.862
    Info (332115): Slack              :    14.653 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.967
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.967 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : RAW2RGB:u3|wData1_d1[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.115      2.115  R        clock network delay
    Info (332115):      2.365      0.250     uTco  Reset_Delay:u1|oRST_1
    Info (332115):      2.365      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115):      3.117      0.752 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115):      3.117      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115):      4.349      1.232 RR    IC  u3|wData1_d1[0]|aclr
    Info (332115):      5.105      0.756 RR  CELL  RAW2RGB:u3|wData1_d1[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.872      2.872  R        clock network delay
    Info (332115):      3.138      0.266      uTh  RAW2RGB:u3|wData1_d1[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.105
    Info (332115): Data Required Time :     3.138
    Info (332115): Slack              :     1.967 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.999
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.999 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : I2C_CCD_Config:u9|iexposure_adj_delay[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.115      2.115  R        clock network delay
    Info (332115):      2.365      0.250     uTco  Reset_Delay:u1|oRST_1
    Info (332115):      2.365      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115):      3.117      0.752 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115):      3.117      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115):      4.350      1.233 RR    IC  u9|iexposure_adj_delay[0]|aclr
    Info (332115):      5.106      0.756 RR  CELL  I2C_CCD_Config:u9|iexposure_adj_delay[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.841      2.841  R        clock network delay
    Info (332115):      3.107      0.266      uTh  I2C_CCD_Config:u9|iexposure_adj_delay[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.106
    Info (332115): Data Required Time :     3.107
    Info (332115): Slack              :     1.999 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.363
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 4.363 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.572      0.239  F        clock network delay
    Info (332115):      3.822      0.250     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.822      0.000 RR  CELL  u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      4.112      0.290 RR    IC  u7|write_fifo2|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      4.868      0.756 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.239      0.239  R        clock network delay
    Info (332115):      0.505      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.868
    Info (332115): Data Required Time :     0.505
    Info (332115): Slack              :     4.363 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.028
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 16.028 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.168      0.168  F        clock network delay
    Info (332115):     15.418      0.250     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.418      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.706      0.288 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):     16.462      0.756 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.434      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.462
    Info (332115): Data Required Time :     0.434
    Info (332115): Slack              :    16.028 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.989      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      3.039      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -2.594     -5.633 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):     -1.546      1.048 RR    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.546      0.000 RR  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.393      1.153 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      0.243      0.636 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      3.333      3.333           launch edge time
    Info (332113):      3.333      0.000           source latency
    Info (332113):      3.333      0.000           iCLK_50_3
    Info (332113):      4.322      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      6.372      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):      0.739     -5.633 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):      1.787      1.048 FF    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):      1.787      0.000 FF  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):      2.940      1.153 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      3.576      0.636 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     0.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.333 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     -1.666     -1.666           launch edge time
    Info (332113):     -1.666      0.000           source latency
    Info (332113):     -1.666      0.000           iCLK_50_3
    Info (332113):     -0.677      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      1.373      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -4.260     -5.633 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):     -3.212      1.048 RR    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):     -3.212      0.000 RR  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):     -1.610      1.602 RR    IC  oDRAM0_CLK|datain
    Info (332113):      1.169      2.779 RR  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.667      1.667           launch edge time
    Info (332113):      1.667      0.000           source latency
    Info (332113):      1.667      0.000           iCLK_50_3
    Info (332113):      2.656      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      4.706      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -0.927     -5.633 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):      0.121      1.048 FF    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):      0.121      0.000 FF  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):      1.723      1.602 FF    IC  oDRAM0_CLK|datain
    Info (332113):      4.502      2.779 FF  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     3.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889
    Info (332113): Targets: [get_clocks {oDRAM0_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.889 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : oDRAM0_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :     6.666
    Info (332113): Slack            :     3.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953
    Info (332113): Targets: [get_clocks {CCD_PIXCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 5.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): Clock            : CCD_PIXCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           GPIO_CLKIN_N1
    Info (332113):      0.989      0.989 RR  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      2.257      1.154 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):      2.946      0.689 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           GPIO_CLKIN_N1
    Info (332113):      9.322      0.989 FF  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):     10.590      1.154 FF    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):     11.279      0.689 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     5.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000
    Info (332113): Targets: [get_clocks {iCLK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.000 
    Info (332113): ===================================================================
    Info (332113): Node             : I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): Clock            : iCLK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50
    Info (332113):      0.959      0.959 RR  CELL  iCLK_50|combout
    Info (332113):      1.071      0.112 RR    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):      1.071      0.000 RR  CELL  iCLK_50~clkctrl|outclk
    Info (332113):      2.301      1.230 RR    IC  u9|combo_cnt[0]|clk
    Info (332113):      2.838      0.537 RR  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50
    Info (332113):     10.959      0.959 FF  CELL  iCLK_50|combout
    Info (332113):     11.071      0.112 FF    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):     11.071      0.000 FF  CELL  iCLK_50~clkctrl|outclk
    Info (332113):     12.301      1.230 FF    IC  u9|combo_cnt[0]|clk
    Info (332113):     12.838      0.537 FF  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     9.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_2|combout
    Info (332113): Clock            : iCLK_50_2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_2
    Info (332113):     10.979      0.979 FF  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_3}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_3|combout
    Info (332113): Clock            : iCLK_50_3
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.989      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_3
    Info (332113):     10.989      0.989 FF  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873
    Info (332113): Targets: [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.873 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): Clock            : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113):      3.025      2.046 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     -2.608     -5.633 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     -1.570      1.038 RR    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.570      0.000 RR  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.446      1.124 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):      0.189      0.635 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     15.000     15.000           launch edge time
    Info (332113):     15.000      0.000           source latency
    Info (332113):     15.000      0.000           iCLK_50_2
    Info (332113):     15.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113):     18.025      2.046 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     12.392     -5.633 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     13.430      1.038 FF    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     13.430      0.000 FF  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     14.554      1.124 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):     15.189      0.635 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    15.000
    Info (332113): Slack            :    12.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223
    Info (332113): Targets: [get_clocks {CCD_MCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.223 
    Info (332113): ===================================================================
    Info (332113): Node             : GPIO_CLKOUT_N1
    Info (332113): Clock            : CCD_MCLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.223
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332060): Node: Reset_Delay:u1|oRST_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u9|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.077       -16.866 CCD_PIXCLK 
    Info (332119):    -2.892       -68.528 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    -2.447       -71.222 N/C 
    Info (332119):     0.142         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    17.060         0.000 iCLK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CCD_PIXCLK 
    Info (332119):     0.215         0.000 iCLK_50 
    Info (332119):     0.215         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     0.215         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):     1.240         0.000 N/C 
Info (332146): Worst-case recovery slack is -1.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.753      -415.718 CCD_PIXCLK 
    Info (332119):     2.422         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    14.096         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    17.661         0.000 iCLK_50 
Info (332146): Worst-case removal slack is 1.007
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.007         0.000 CCD_PIXCLK 
    Info (332119):     1.038         0.000 iCLK_50 
    Info (332119):     3.914         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    15.580         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 0.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.953         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     3.333         0.000 sdram_pll:u6|altpll:altpll_component|_clk1 
    Info (332119):     3.889         0.000 oDRAM0_CLK 
    Info (332119):     5.953         0.000 CCD_PIXCLK 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    10.000         0.000 iCLK_50_2 
    Info (332119):    10.000         0.000 iCLK_50_3 
    Info (332119):    12.873         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    37.223         0.000 CCD_MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.077
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -3.077 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : RAW2RGB:u3|rRed[3]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.783      1.783  R        clock network delay
    Info (332115):      1.924      0.141     uTco  RAW2RGB:u3|rRed[3]
    Info (332115):      1.924      0.000 FF  CELL  u3|rRed[3]|regout
    Info (332115):      2.139      0.215 FF    IC  wine1|Mult0|mult_core|romout[0][4]~23|dataa
    Info (332115):      2.319      0.180 FF  CELL  wine1|Mult0|mult_core|romout[0][4]~23|combout
    Info (332115):      2.612      0.293 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0|dataa
    Info (332115):      2.762      0.150 FF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0|cout
    Info (332115):      2.762      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2|cin
    Info (332115):      2.797      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2|cout
    Info (332115):      2.797      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4|cin
    Info (332115):      2.832      0.035 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4|cout
    Info (332115):      2.832      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cin
    Info (332115):      2.867      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cout
    Info (332115):      2.867      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cin
    Info (332115):      2.902      0.035 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cout
    Info (332115):      2.902      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cin
    Info (332115):      2.937      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cout
    Info (332115):      2.937      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cin
    Info (332115):      2.972      0.035 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cout
    Info (332115):      2.972      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cin
    Info (332115):      3.066      0.094 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      3.066      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      3.101      0.035 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      3.101      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      3.136      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      3.136      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      3.306      0.170 RR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|combout
    Info (332115):      3.594      0.288 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12|datab
    Info (332115):      3.737      0.143 RR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12|cout
    Info (332115):      3.737      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|cin
    Info (332115):      3.831      0.094 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      3.831      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      3.866      0.035 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      3.866      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      3.901      0.035 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      3.901      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      3.936      0.035 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cout
    Info (332115):      3.936      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cin
    Info (332115):      3.971      0.035 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cout
    Info (332115):      3.971      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|cin
    Info (332115):      4.141      0.170 FF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|combout
    Info (332115):      4.552      0.411 FF    IC  wine1|Add0~38|datab
    Info (332115):      4.750      0.198 FR  CELL  wine1|Add0~38|cout
    Info (332115):      4.750      0.000 RR    IC  wine1|Add0~40|cin
    Info (332115):      4.920      0.170 RR  CELL  wine1|Add0~40|combout
    Info (332115):      5.116      0.196 RR    IC  wine1|Add1~38|dataa
    Info (332115):      5.320      0.204 RF  CELL  wine1|Add1~38|cout
    Info (332115):      5.320      0.000 FF    IC  wine1|Add1~40|cin
    Info (332115):      5.490      0.170 FF  CELL  wine1|Add1~40|combout
    Info (332115):      5.785      0.295 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12|datab
    Info (332115):      5.983      0.198 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12|cout
    Info (332115):      5.983      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14|cin
    Info (332115):      6.018      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14|cout
    Info (332115):      6.018      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|cin
    Info (332115):      6.053      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|cout
    Info (332115):      6.053      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cin
    Info (332115):      6.088      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cout
    Info (332115):      6.088      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cin
    Info (332115):      6.123      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cout
    Info (332115):      6.123      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|cin
    Info (332115):      6.293      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|combout
    Info (332115):      6.511      0.218 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[213]~353|datad
    Info (332115):      6.570      0.059 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[213]~353|combout
    Info (332115):      6.994      0.424 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0|dataa
    Info (332115):      7.144      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0|cout
    Info (332115):      7.144      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|cin
    Info (332115):      7.179      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|cout
    Info (332115):      7.179      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cin
    Info (332115):      7.214      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cout
    Info (332115):      7.214      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cin
    Info (332115):      7.249      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cout
    Info (332115):      7.249      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cin
    Info (332115):      7.284      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cout
    Info (332115):      7.284      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cin
    Info (332115):      7.378      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cout
    Info (332115):      7.378      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cin
    Info (332115):      7.413      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cout
    Info (332115):      7.413      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cin
    Info (332115):      7.448      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cout
    Info (332115):      7.448      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cin
    Info (332115):      7.483      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cout
    Info (332115):      7.483      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cin
    Info (332115):      7.518      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cout
    Info (332115):      7.518      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cin
    Info (332115):      7.553      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cout
    Info (332115):      7.553      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|cin
    Info (332115):      7.723      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|combout
    Info (332115):      7.950      0.227 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[228]~365|datad
    Info (332115):      8.009      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[228]~365|combout
    Info (332115):      8.294      0.285 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|dataa
    Info (332115):      8.444      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|cout
    Info (332115):      8.444      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cin
    Info (332115):      8.479      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cout
    Info (332115):      8.479      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cin
    Info (332115):      8.514      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cout
    Info (332115):      8.514      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cin
    Info (332115):      8.549      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cout
    Info (332115):      8.549      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cin
    Info (332115):      8.584      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cout
    Info (332115):      8.584      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cin
    Info (332115):      8.678      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cout
    Info (332115):      8.678      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cin
    Info (332115):      8.713      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cout
    Info (332115):      8.713      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cin
    Info (332115):      8.748      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cout
    Info (332115):      8.748      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cin
    Info (332115):      8.783      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cout
    Info (332115):      8.783      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cin
    Info (332115):      8.818      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cout
    Info (332115):      8.818      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cin
    Info (332115):      8.853      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cout
    Info (332115):      8.853      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|cin
    Info (332115):      9.023      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|combout
    Info (332115):      9.351      0.328 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[244]~578|datad
    Info (332115):      9.410      0.059 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[244]~578|combout
    Info (332115):      9.799      0.389 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|datab
    Info (332115):      9.942      0.143 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|cout
    Info (332115):      9.942      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cin
    Info (332115):      9.977      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cout
    Info (332115):      9.977      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cin
    Info (332115):     10.071      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cout
    Info (332115):     10.071      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cin
    Info (332115):     10.106      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cout
    Info (332115):     10.106      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cin
    Info (332115):     10.141      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cout
    Info (332115):     10.141      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cin
    Info (332115):     10.176      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cout
    Info (332115):     10.176      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cin
    Info (332115):     10.211      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cout
    Info (332115):     10.211      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cin
    Info (332115):     10.246      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cout
    Info (332115):     10.246      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cin
    Info (332115):     10.281      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cout
    Info (332115):     10.281      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cin
    Info (332115):     10.316      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cout
    Info (332115):     10.316      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|cin
    Info (332115):     10.486      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|combout
    Info (332115):     10.961      0.475 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[258]~501|datad
    Info (332115):     11.020      0.059 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[258]~501|combout
    Info (332115):     11.358      0.338 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|datab
    Info (332115):     11.501      0.143 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|cout
    Info (332115):     11.501      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cin
    Info (332115):     11.536      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cout
    Info (332115):     11.536      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cin
    Info (332115):     11.571      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cout
    Info (332115):     11.571      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cin
    Info (332115):     11.606      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cout
    Info (332115):     11.606      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cin
    Info (332115):     11.641      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cout
    Info (332115):     11.641      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cin
    Info (332115):     11.676      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cout
    Info (332115):     11.676      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cin
    Info (332115):     11.711      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cout
    Info (332115):     11.711      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cin
    Info (332115):     11.805      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cout
    Info (332115):     11.805      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cin
    Info (332115):     11.840      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cout
    Info (332115):     11.840      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cin
    Info (332115):     11.875      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cout
    Info (332115):     11.875      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cin
    Info (332115):     11.910      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cout
    Info (332115):     11.910      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|cin
    Info (332115):     12.080      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|combout
    Info (332115):     12.443      0.363 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|datad
    Info (332115):     12.502      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|combout
    Info (332115):     12.815      0.313 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|dataa
    Info (332115):     12.965      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|cout
    Info (332115):     12.965      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cin
    Info (332115):     13.000      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cout
    Info (332115):     13.000      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cin
    Info (332115):     13.035      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cout
    Info (332115):     13.035      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cin
    Info (332115):     13.070      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cout
    Info (332115):     13.070      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cin
    Info (332115):     13.105      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cout
    Info (332115):     13.105      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cin
    Info (332115):     13.140      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cout
    Info (332115):     13.140      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cin
    Info (332115):     13.175      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cout
    Info (332115):     13.175      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cin
    Info (332115):     13.269      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cout
    Info (332115):     13.269      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cin
    Info (332115):     13.304      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cout
    Info (332115):     13.304      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cin
    Info (332115):     13.339      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cout
    Info (332115):     13.339      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cin
    Info (332115):     13.374      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cout
    Info (332115):     13.374      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|cin
    Info (332115):     13.544      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|combout
    Info (332115):     13.902      0.358 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[288]~522|datad
    Info (332115):     13.961      0.059 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[288]~522|combout
    Info (332115):     14.297      0.336 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|dataa
    Info (332115):     14.447      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|cout
    Info (332115):     14.447      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cin
    Info (332115):     14.482      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cout
    Info (332115):     14.482      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cin
    Info (332115):     14.517      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cout
    Info (332115):     14.517      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cin
    Info (332115):     14.611      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cout
    Info (332115):     14.611      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cin
    Info (332115):     14.646      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cout
    Info (332115):     14.646      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cin
    Info (332115):     14.681      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cout
    Info (332115):     14.681      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cin
    Info (332115):     14.716      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cout
    Info (332115):     14.716      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cin
    Info (332115):     14.751      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cout
    Info (332115):     14.751      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cin
    Info (332115):     14.786      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cout
    Info (332115):     14.786      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cin
    Info (332115):     14.821      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cout
    Info (332115):     14.821      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cin
    Info (332115):     14.856      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cout
    Info (332115):     14.856      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|cin
    Info (332115):     15.026      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|combout
    Info (332115):     15.352      0.326 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|datad
    Info (332115):     15.411      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|combout
    Info (332115):     15.831      0.420 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|datab
    Info (332115):     15.974      0.143 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|cout
    Info (332115):     15.974      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cin
    Info (332115):     16.009      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cout
    Info (332115):     16.009      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cin
    Info (332115):     16.044      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cout
    Info (332115):     16.044      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cin
    Info (332115):     16.079      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cout
    Info (332115):     16.079      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cin
    Info (332115):     16.114      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cout
    Info (332115):     16.114      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cin
    Info (332115):     16.149      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cout
    Info (332115):     16.149      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cin
    Info (332115):     16.184      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cout
    Info (332115):     16.184      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cin
    Info (332115):     16.278      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cout
    Info (332115):     16.278      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cin
    Info (332115):     16.313      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cout
    Info (332115):     16.313      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cin
    Info (332115):     16.348      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cout
    Info (332115):     16.348      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cin
    Info (332115):     16.383      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cout
    Info (332115):     16.383      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|cin
    Info (332115):     16.553      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|combout
    Info (332115):     16.876      0.323 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[319]~448|datad
    Info (332115):     16.935      0.059 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[319]~448|combout
    Info (332115):     17.234      0.299 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|dataa
    Info (332115):     17.384      0.150 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|cout
    Info (332115):     17.384      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cin
    Info (332115):     17.419      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cout
    Info (332115):     17.419      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cin
    Info (332115):     17.454      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cout
    Info (332115):     17.454      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cin
    Info (332115):     17.489      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cout
    Info (332115):     17.489      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cin
    Info (332115):     17.583      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cout
    Info (332115):     17.583      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cin
    Info (332115):     17.618      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cout
    Info (332115):     17.618      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cin
    Info (332115):     17.653      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cout
    Info (332115):     17.653      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cin
    Info (332115):     17.688      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cout
    Info (332115):     17.688      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cin
    Info (332115):     17.723      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cout
    Info (332115):     17.723      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cin
    Info (332115):     17.758      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cout
    Info (332115):     17.758      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|cin
    Info (332115):     17.928      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|combout
    Info (332115):     18.389      0.461 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[335]~554|datad
    Info (332115):     18.448      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[335]~554|combout
    Info (332115):     18.769      0.321 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|dataa
    Info (332115):     18.919      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cout
    Info (332115):     18.919      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cin
    Info (332115):     18.954      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cout
    Info (332115):     18.954      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cin
    Info (332115):     19.048      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cout
    Info (332115):     19.048      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cin
    Info (332115):     19.083      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cout
    Info (332115):     19.083      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cin
    Info (332115):     19.118      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cout
    Info (332115):     19.118      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cin
    Info (332115):     19.153      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cout
    Info (332115):     19.153      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cin
    Info (332115):     19.188      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cout
    Info (332115):     19.188      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cin
    Info (332115):     19.223      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cout
    Info (332115):     19.223      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cin
    Info (332115):     19.258      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cout
    Info (332115):     19.258      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|cin
    Info (332115):     19.428      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|combout
    Info (332115):     19.754      0.326 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[349]~479|datad
    Info (332115):     19.813      0.059 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[349]~479|combout
    Info (332115):     20.230      0.417 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~3|dataa
    Info (332115):     20.380      0.150 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~3|cout
    Info (332115):     20.380      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|cin
    Info (332115):     20.415      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|cout
    Info (332115):     20.415      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cin
    Info (332115):     20.450      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cout
    Info (332115):     20.450      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cin
    Info (332115):     20.544      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cout
    Info (332115):     20.544      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cin
    Info (332115):     20.579      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cout
    Info (332115):     20.579      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cin
    Info (332115):     20.614      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cout
    Info (332115):     20.614      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cin
    Info (332115):     20.649      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cout
    Info (332115):     20.649      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cin
    Info (332115):     20.684      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cout
    Info (332115):     20.684      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cin
    Info (332115):     20.719      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cout
    Info (332115):     20.719      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cin
    Info (332115):     20.754      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cout
    Info (332115):     20.754      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|cin
    Info (332115):     20.924      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|combout
    Info (332115):     21.034      0.110 FF    IC  wr2_data[10]~13|datad
    Info (332115):     21.093      0.059 FR  CELL  wr2_data[10]~13|combout
    Info (332115):     21.531      0.438 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9|portbdatain[1]
    Info (332115):     21.589      0.058 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.667     16.667           latch edge time
    Info (332115):     18.513      1.846  R        clock network delay
    Info (332115):     18.512     -0.001     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.589
    Info (332115): Data Required Time :    18.512
    Info (332115): Slack              :    -3.077 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.892
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.892 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Histo:H0|redVal[0]
    Info (332115): To Node      : touch_tcon:u10|oLCD_B[5]
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166619.999  166619.999           launch edge time
    Info (332115): 166621.759      1.760  R        clock network delay
    Info (332115): 166621.900      0.141     uTco  Histo:H0|redVal[0]
    Info (332115): 166621.900      0.000 FF  CELL  H0|redVal[0]|regout
    Info (332115): 166622.049      0.149 FF    IC  u10|LessThan6~1|datab
    Info (332115): 166622.192      0.143 FR  CELL  u10|LessThan6~1|cout
    Info (332115): 166622.192      0.000 RR    IC  u10|LessThan6~3|cin
    Info (332115): 166622.227      0.035 RF  CELL  u10|LessThan6~3|cout
    Info (332115): 166622.227      0.000 FF    IC  u10|LessThan6~5|cin
    Info (332115): 166622.262      0.035 FR  CELL  u10|LessThan6~5|cout
    Info (332115): 166622.262      0.000 RR    IC  u10|LessThan6~7|cin
    Info (332115): 166622.297      0.035 RF  CELL  u10|LessThan6~7|cout
    Info (332115): 166622.297      0.000 FF    IC  u10|LessThan6~9|cin
    Info (332115): 166622.332      0.035 FR  CELL  u10|LessThan6~9|cout
    Info (332115): 166622.332      0.000 RR    IC  u10|LessThan6~11|cin
    Info (332115): 166622.367      0.035 RF  CELL  u10|LessThan6~11|cout
    Info (332115): 166622.367      0.000 FF    IC  u10|LessThan6~13|cin
    Info (332115): 166622.461      0.094 FR  CELL  u10|LessThan6~13|cout
    Info (332115): 166622.461      0.000 RR    IC  u10|LessThan6~14|cin
    Info (332115): 166622.631      0.170 RR  CELL  u10|LessThan6~14|combout
    Info (332115): 166622.918      0.287 RR    IC  u10|read_blue[5]~5|datad
    Info (332115): 166622.977      0.059 RR  CELL  u10|read_blue[5]~5|combout
    Info (332115): 166622.977      0.000 RR    IC  u10|oLCD_B[5]|datain
    Info (332115): 166623.019      0.042 RR  CELL  touch_tcon:u10|oLCD_B[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166620.000  166620.000           latch edge time
    Info (332115): 166620.095      0.095  R        clock network delay
    Info (332115): 166620.127      0.032     uTsu  touch_tcon:u10|oLCD_B[5]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166623.019
    Info (332115): Data Required Time : 166620.127
    Info (332115): Slack              :    -2.892 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.447
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.447 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]
    Info (332115): To Node      : DRAM_DQ[7]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.172      0.172  R        clock network delay
    Info (332115):      0.294      0.122     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]
    Info (332115):      0.348      0.054 RR  CELL  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|portadataout[7]
    Info (332115):      1.150      0.802 RR    IC  u7|mDATAIN[7]~7|datad
    Info (332115):      1.209      0.059 RR  CELL  u7|mDATAIN[7]~7|combout
    Info (332115):      2.009      0.800 RR    IC  DRAM_DQ[7]|datain
    Info (332115):      3.447      1.438 RR  CELL  DRAM_DQ[7]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      1.000      0.000  R        clock network delay
    Info (332115):      1.000      0.000  R  oExt  DRAM_DQ[7]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.447
    Info (332115): Data Required Time :     1.000
    Info (332115): Slack              :    -2.447 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.142 
    Info (332115): ===================================================================
    Info (332115): From Node    : DRAM_DQ[30]
    Info (332115): To Node      : Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  DRAM_DQ[30]
    Info (332115):      0.711      0.711 RR  CELL  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      0.888     -0.112  R        clock network delay
    Info (332115):      0.853     -0.035     uTsu  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.711
    Info (332115): Data Required Time :     0.853
    Info (332115): Slack              :     0.142 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.060
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.060 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[15]
    Info (332115): To Node      : Reset_Delay:u1|oRST_2
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.759      1.759  R        clock network delay
    Info (332115):      1.900      0.141     uTco  Reset_Delay:u1|Cont[15]
    Info (332115):      1.900      0.000 RR  CELL  u1|Cont[15]|regout
    Info (332115):      2.071      0.171 RR    IC  u1|Equal0~4|dataa
    Info (332115):      2.258      0.187 RR  CELL  u1|Equal0~4|combout
    Info (332115):      2.566      0.308 RR    IC  u1|Equal0~5|datac
    Info (332115):      2.699      0.133 RR  CELL  u1|Equal0~5|combout
    Info (332115):      3.010      0.311 RR    IC  u1|oRST_2~0|datac
    Info (332115):      3.117      0.107 RR  CELL  u1|oRST_2~0|combout
    Info (332115):      4.529      1.412 RR    IC  u1|oRST_2~1|datab
    Info (332115):      4.704      0.175 RR  CELL  u1|oRST_2~1|combout
    Info (332115):      4.704      0.000 RR    IC  u1|oRST_2|datain
    Info (332115):      4.746      0.042 RR  CELL  Reset_Delay:u1|oRST_2
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.774      1.774  R        clock network delay
    Info (332115):     21.806      0.032     uTsu  Reset_Delay:u1|oRST_2
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.746
    Info (332115): Data Required Time :    21.806
    Info (332115): Slack              :    17.060 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : CCD_Capture:u2|mSTART
    Info (332115): To Node      : CCD_Capture:u2|mSTART
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.943      0.141     uTco  CCD_Capture:u2|mSTART
    Info (332115):      1.943      0.000 RR  CELL  u2|mSTART|regout
    Info (332115):      1.943      0.000 RR    IC  u2|mSTART~0|datac
    Info (332115):      2.127      0.184 RR  CELL  u2|mSTART~0|combout
    Info (332115):      2.127      0.000 RR    IC  u2|mSTART|datain
    Info (332115):      2.169      0.042 RR  CELL  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.954      0.152      uTh  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.169
    Info (332115): Data Required Time :     1.954
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[0]
    Info (332115): To Node      : Reset_Delay:u1|Cont[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.757      1.757  R        clock network delay
    Info (332115):      1.898      0.141     uTco  Reset_Delay:u1|Cont[0]
    Info (332115):      1.898      0.000 FF  CELL  u1|Cont[0]|regout
    Info (332115):      1.898      0.000 FF    IC  u1|Cont[0]~63|datac
    Info (332115):      2.082      0.184 FR  CELL  u1|Cont[0]~63|combout
    Info (332115):      2.082      0.000 RR    IC  u1|Cont[0]|datain
    Info (332115):      2.124      0.042 RR  CELL  Reset_Delay:u1|Cont[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.757      1.757  R        clock network delay
    Info (332115):      1.909      0.152      uTh  Reset_Delay:u1|Cont[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.124
    Info (332115): Data Required Time :     1.909
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.122      0.122  R        clock network delay
    Info (332115):      0.263      0.141     uTco  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115):      0.263      0.000 RR  CELL  u7|control1|init_timer[0]|regout
    Info (332115):      0.263      0.000 RR    IC  u7|control1|init_timer[0]~43|datac
    Info (332115):      0.447      0.184 RR  CELL  u7|control1|init_timer[0]~43|combout
    Info (332115):      0.447      0.000 RR    IC  u7|control1|init_timer[0]|datain
    Info (332115):      0.489      0.042 RR  CELL  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.122      0.122  R        clock network delay
    Info (332115):      0.274      0.152      uTh  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.489
    Info (332115): Data Required Time :     0.274
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.080      0.080  R        clock network delay
    Info (332115):      0.221      0.141     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115):      0.221      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|regout
    Info (332115):      0.221      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|datac
    Info (332115):      0.405      0.184 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|combout
    Info (332115):      0.405      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|datain
    Info (332115):      0.447      0.042 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.080      0.080  R        clock network delay
    Info (332115):      0.232      0.152      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.447
    Info (332115): Data Required Time :     0.232
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.240 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115): To Node      : DRAM_DQ[29]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.102     -0.102  R        clock network delay
    Info (332115):     -0.005      0.097     uTco  Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115):      1.240      1.245 RR  CELL  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.240
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     1.240 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -1.753
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -1.753 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_0
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.000  166720.000           launch edge time
    Info (332115): 166721.761      1.761  R        clock network delay
    Info (332115): 166721.902      0.141     uTco  Reset_Delay:u1|oRST_0
    Info (332115): 166721.902      0.000 RR  CELL  u1|oRST_0|regout
    Info (332115): 166722.302      0.400 RR    IC  u1|oRST_0~clkctrl|inclk[0]
    Info (332115): 166722.302      0.000 RR  CELL  u1|oRST_0~clkctrl|outclk
    Info (332115): 166723.137      0.835 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0|aclr
    Info (332115): 166723.582      0.445 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.001  166720.001           latch edge time
    Info (332115): 166721.797      1.796  R        clock network delay
    Info (332115): 166721.829      0.032     uTsu  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0
    Info (332115): 
    Info (332115): Data Arrival Time  : 166723.582
    Info (332115): Data Required Time : 166721.829
    Info (332115): Slack              :    -1.753 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.422
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.422 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.463      0.130  F        clock network delay
    Info (332115):      3.604      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.604      0.000 RR  CELL  u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      3.958      0.354 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      4.403      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.666      6.666           latch edge time
    Info (332115):      6.793      0.127  R        clock network delay
    Info (332115):      6.825      0.032     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.403
    Info (332115): Data Required Time :     6.825
    Info (332115): Slack              :     2.422 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.096
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.096 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.069      0.069  F        clock network delay
    Info (332115):     15.210      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.210      0.000 RR  CELL  u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.568      0.358 RR    IC  u8|read_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):     16.013      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.077      0.077  R        clock network delay
    Info (332115):     30.109      0.032     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.013
    Info (332115): Data Required Time :    30.109
    Info (332115): Slack              :    14.096 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.661
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.661 
    Info (332115): ===================================================================
    Info (332115): From Node    : I2C_CCD_Config:u9|combo_cnt[15]
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.757      1.757  R        clock network delay
    Info (332115):      1.898      0.141     uTco  I2C_CCD_Config:u9|combo_cnt[15]
    Info (332115):      1.898      0.000 RR  CELL  u9|combo_cnt[15]|regout
    Info (332115):      2.068      0.170 RR    IC  u9|Equal4~3|dataa
    Info (332115):      2.255      0.187 RR  CELL  u9|Equal4~3|combout
    Info (332115):      2.591      0.336 RR    IC  u9|Equal4~4|dataa
    Info (332115):      2.778      0.187 RR  CELL  u9|Equal4~4|combout
    Info (332115):      3.095      0.317 RR    IC  u9|i2c_reset|datab
    Info (332115):      3.270      0.175 RR  CELL  u9|i2c_reset|combout
    Info (332115):      3.672      0.402 RR    IC  u9|mI2C_CLK_DIV[0]|aclr
    Info (332115):      4.117      0.445 RF  CELL  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.746      1.746  R        clock network delay
    Info (332115):     21.778      0.032     uTsu  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.117
    Info (332115): Data Required Time :    21.778
    Info (332115): Slack              :    17.661 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.007
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.007 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : RAW2RGB:u3|wData1_d1[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.135      1.135  R        clock network delay
    Info (332115):      1.276      0.141     uTco  Reset_Delay:u1|oRST_1
    Info (332115):      1.276      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115):      1.676      0.400 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115):      1.676      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115):      2.508      0.832 RR    IC  u3|wData1_d1[0]|aclr
    Info (332115):      2.953      0.445 RR  CELL  RAW2RGB:u3|wData1_d1[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.794      1.794  R        clock network delay
    Info (332115):      1.946      0.152      uTh  RAW2RGB:u3|wData1_d1[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.953
    Info (332115): Data Required Time :     1.946
    Info (332115): Slack              :     1.007 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.038
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.038 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : I2C_CCD_Config:u9|iexposure_adj_delay[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.135      1.135  R        clock network delay
    Info (332115):      1.276      0.141     uTco  Reset_Delay:u1|oRST_1
    Info (332115):      1.276      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115):      1.676      0.400 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115):      1.676      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115):      2.507      0.831 RR    IC  u9|iexposure_adj_delay[0]|aclr
    Info (332115):      2.952      0.445 RR  CELL  I2C_CCD_Config:u9|iexposure_adj_delay[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.762      1.762  R        clock network delay
    Info (332115):      1.914      0.152      uTh  I2C_CCD_Config:u9|iexposure_adj_delay[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.952
    Info (332115): Data Required Time :     1.914
    Info (332115): Slack              :     1.038 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.914
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.914 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.470      0.137  F        clock network delay
    Info (332115):      3.611      0.141     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.611      0.000 RR  CELL  u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      3.758      0.147 RR    IC  u7|write_fifo2|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      4.203      0.445 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.137      0.137  R        clock network delay
    Info (332115):      0.289      0.152      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.203
    Info (332115): Data Required Time :     0.289
    Info (332115): Slack              :     3.914 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.580
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 15.580 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.079      0.079  F        clock network delay
    Info (332115):     15.220      0.141     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.220      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.366      0.146 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):     15.811      0.445 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.079      0.079  R        clock network delay
    Info (332115):      0.231      0.152      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.811
    Info (332115): Data Required Time :     0.231
    Info (332115): Slack              :    15.580 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.571      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      1.976      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -1.775     -3.751 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):     -1.023      0.752 RR    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.023      0.000 RR  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.258      0.765 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      0.153      0.411 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      3.333      3.333           launch edge time
    Info (332113):      3.333      0.000           source latency
    Info (332113):      3.333      0.000           iCLK_50_3
    Info (332113):      3.904      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      5.309      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):      1.558     -3.751 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):      2.310      0.752 FF    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):      2.310      0.000 FF  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):      3.075      0.765 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      3.486      0.411 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     0.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.333 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     -1.666     -1.666           launch edge time
    Info (332113):     -1.666      0.000           source latency
    Info (332113):     -1.666      0.000           iCLK_50_3
    Info (332113):     -1.095      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      0.310      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -3.441     -3.751 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):     -2.689      0.752 RR    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):     -2.689      0.000 RR  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):     -1.682      1.007 RR    IC  oDRAM0_CLK|datain
    Info (332113):     -0.164      1.518 RR  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.667      1.667           launch edge time
    Info (332113):      1.667      0.000           source latency
    Info (332113):      1.667      0.000           iCLK_50_3
    Info (332113):      2.238      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      3.643      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -0.108     -3.751 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):      0.644      0.752 FF    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):      0.644      0.000 FF  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):      1.651      1.007 FF    IC  oDRAM0_CLK|datain
    Info (332113):      3.169      1.518 FF  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     3.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889
    Info (332113): Targets: [get_clocks {oDRAM0_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.889 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : oDRAM0_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :     6.666
    Info (332113): Slack            :     3.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953
    Info (332113): Targets: [get_clocks {CCD_PIXCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 5.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): Clock            : CCD_PIXCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           GPIO_CLKIN_N1
    Info (332113):      0.571      0.571 RR  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      1.418      0.778 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):      1.849      0.431 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           GPIO_CLKIN_N1
    Info (332113):      8.904      0.571 FF  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      9.751      0.778 FF    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):     10.182      0.431 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     5.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000
    Info (332113): Targets: [get_clocks {iCLK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.000 
    Info (332113): ===================================================================
    Info (332113): Node             : I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): Clock            : iCLK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50
    Info (332113):      0.541      0.541 RR  CELL  iCLK_50|combout
    Info (332113):      0.609      0.068 RR    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):      0.609      0.000 RR  CELL  iCLK_50~clkctrl|outclk
    Info (332113):      1.438      0.829 RR    IC  u9|combo_cnt[0]|clk
    Info (332113):      1.760      0.322 RR  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50
    Info (332113):     10.541      0.541 FF  CELL  iCLK_50|combout
    Info (332113):     10.609      0.068 FF    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):     10.609      0.000 FF  CELL  iCLK_50~clkctrl|outclk
    Info (332113):     11.438      0.829 FF    IC  u9|combo_cnt[0]|clk
    Info (332113):     11.760      0.322 FF  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     9.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_2|combout
    Info (332113): Clock            : iCLK_50_2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_2
    Info (332113):     10.561      0.561 FF  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_3}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_3|combout
    Info (332113): Clock            : iCLK_50_3
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.571      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_3
    Info (332113):     10.571      0.571 FF  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873
    Info (332113): Targets: [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.873 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): Clock            : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113):      1.964      1.403 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     -1.787     -3.751 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     -1.040      0.747 RR    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.040      0.000 RR  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.299      0.741 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):      0.110      0.409 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     15.000     15.000           launch edge time
    Info (332113):     15.000      0.000           source latency
    Info (332113):     15.000      0.000           iCLK_50_2
    Info (332113):     15.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113):     16.964      1.403 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     13.213     -3.751 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     13.960      0.747 FF    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     13.960      0.000 FF  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     14.701      0.741 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):     15.110      0.409 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    15.000
    Info (332113): Slack            :    12.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223
    Info (332113): Targets: [get_clocks {CCD_MCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.223 
    Info (332113): ===================================================================
    Info (332113): Node             : GPIO_CLKOUT_N1
    Info (332113): Clock            : CCD_MCLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.223
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 512 megabytes
    Info: Processing ended: Wed May 25 21:48:56 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


