{"vcs1":{"timestamp_begin":1678797182.785871707, "rt":0.76, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1678797183.581616238, "rt":0.77, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1678797184.373137934, "rt":0.60, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678797182.522218515}
{"VCS_COMP_START_TIME": 1678797182.522218515}
{"VCS_COMP_END_TIME": 1678797185.584195521}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 340292}}
{"stitch_vcselab": {"peak_mem": 239052}}
