Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:36
gem5 executing on mnemosyne21.ecn.purdue.edu, pid 6314
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd129a02668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd129a0a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd129a126d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd129a1d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd129a256d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299ae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299b76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299c06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299ca6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299d26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299dc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299e46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12996e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299766d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299806d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299886d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299926d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12999b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299a36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12992d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299356d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12993f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299486d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12995b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299646d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298ed6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298f56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299086d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299126d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12991a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1299246d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12992c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298b56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298be6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298c86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298d16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298d96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298e36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12986d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298776d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12987f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298886d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298916d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12989a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298a36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298ac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298356d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12983d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298476d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12985a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298636d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12986c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1297f56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1297fe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298076d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298106d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298186d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1298216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd12982a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1297b36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd1297bc6d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297c73c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297c7e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297cd898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297d8320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297d8d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297df7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297ea278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297eacc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129770748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12977d1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12977dc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297836a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12978d128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12978db70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297935f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12979f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12979fac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297a8550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297a8f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129733a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297364a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129736ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129742978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12974d400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12974de48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297548d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12975e358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12975eda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129765828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296f12b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296f1cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296f9780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129704208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129704c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297096d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129714160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129714ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12971d630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1297270b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129727b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296b0588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296b0fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296bba58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296c34e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296c3f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296c99b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296d4438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296d4e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296db908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296e5390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296e5dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12966e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296772e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129677d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12967f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12968a240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12968ac88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129692710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12a74b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd12a74bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296a25f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296ab080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd1296abac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd129635550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd129635e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd12963c0f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd12963c320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd12963c550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd12963c780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd12963c9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd12963cbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd12963ce10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd129649080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd1296492b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd1296494e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd129649710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd129649940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd129649b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd129649da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd129649fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd1295fbef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd129604550>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40102475527500 because a thread reached the max instruction count
